Analysis & Synthesis report for exp41
Sat Oct 22 22:29:04 2016
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for isp1362:isp1362a|isp1362_system:system
 14. Parameter Settings for User Entity Instance: usb:usb0
 15. Port Connectivity Checks: "usb:usb0"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 22 22:29:04 2016      ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; exp41                                      ;
; Top-level Entity Name              ; exp41                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,347                                      ;
;     Total combinational functions  ; 2,876                                      ;
;     Dedicated logic registers      ; 1,940                                      ;
; Total registers                    ; 1940                                       ;
; Total pins                         ; 207                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 12,800                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; exp41              ; exp41              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------------------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type               ; File Name with Absolute Path                                                ; Library ;
+-----------------------------------------------------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------+---------+
; exp41.v                                                                     ; yes             ; User Verilog HDL File   ; E:/PROJECTS/Quartus_lesson/exp41/exp41.v                                    ;         ;
; hex.v                                                                       ; yes             ; User Verilog HDL File   ; E:/PROJECTS/Quartus_lesson/exp41/hex.v                                      ;         ;
; usb.v                                                                       ; yes             ; User Verilog HDL File   ; E:/PROJECTS/Quartus_lesson/exp41/usb.v                                      ;         ;
; isp1362_system.qxp                                                          ; yes             ; User File               ; E:/PROJECTS/Quartus_lesson/exp41/isp1362_system.qxp                         ;         ;
; isp1362.v                                                                   ; yes             ; User Verilog HDL File   ; E:/PROJECTS/Quartus_lesson/exp41/isp1362.v                                  ;         ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                            ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ; yes             ; Encrypted Megafunction  ; e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
+-----------------------------------------------------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,347                                                                                                                      ;
;                                             ;                                                                                                                            ;
; Total combinational functions               ; 2876                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                            ;
;     -- 4 input functions                    ; 1423                                                                                                                       ;
;     -- 3 input functions                    ; 921                                                                                                                        ;
;     -- <=2 input functions                  ; 532                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                            ;
;     -- normal mode                          ; 2654                                                                                                                       ;
;     -- arithmetic mode                      ; 222                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total registers                             ; 1940                                                                                                                       ;
;     -- Dedicated logic registers            ; 1940                                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; I/O pins                                    ; 207                                                                                                                        ;
; Total memory bits                           ; 12800                                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                          ;
; Total PLLs                                  ; 1                                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Maximum fan-out node                        ; isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_altpll_3ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 1729                                                                                                                       ;
; Total fan-out                               ; 18966                                                                                                                      ;
; Average fan-out                             ; 3.47                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                       ; Library Name   ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; |exp41                                                                                                                        ; 2876 (1)          ; 1940 (0)     ; 12800       ; 0            ; 0       ; 0         ; 207  ; 0            ; |exp41                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work           ;
;    |hex:hex0|                                                                                                                 ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|hex:hex0                                                                                                                                                                                                                                                                                                                                                                                                                           ; work           ;
;    |isp1362:isp1362a|                                                                                                         ; 2590 (0)          ; 1766 (0)     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a                                                                                                                                                                                                                                                                                                                                                                                                                   ; work           ;
;       |isp1362_system:system|                                                                                                 ; 2590 (2)          ; 1766 (0)     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system                                                                                                                                                                                                                                                                                                                                                                                             ; work           ;
;          |ISP1362_IF:usb|                                                                                                     ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|ISP1362_IF:usb                                                                                                                                                                                                                                                                                                                                                                              ; isp1362_system ;
;          |altera_reset_controller:rst_controller_001|                                                                         ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; isp1362_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; isp1362_system ;
;          |altera_reset_controller:rst_controller_003|                                                                         ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; isp1362_system ;
;          |altera_reset_controller:rst_controller|                                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; isp1362_system ;
;          |isp1362_system_altpll:altpll|                                                                                       ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll                                                                                                                                                                                                                                                                                                                                                                ; isp1362_system ;
;             |isp1362_system_altpll_altpll_3ra2:sd1|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_altpll_3ra2:sd1                                                                                                                                                                                                                                                                                                                          ; isp1362_system ;
;             |isp1362_system_altpll_stdsync_sv6:stdsync2|                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                     ; isp1362_system ;
;                |isp1362_system_altpll_dffpipe_l2c:dffpipe3|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_stdsync_sv6:stdsync2|isp1362_system_altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                          ; isp1362_system ;
;          |isp1362_system_fifo_0:fifo_0|                                                                                       ; 132 (0)           ; 108 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                                                                                ; isp1362_system ;
;             |isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                             ; 132 (77)          ; 108 (38)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                            ; isp1362_system ;
;                |isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|                                                             ; 55 (4)            ; 70 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                           ; isp1362_system ;
;                   |dcfifo:dual_clock_fifo|                                                                                    ; 51 (0)            ; 70 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                    ; work           ;
;                      |dcfifo_0sj1:auto_generated|                                                                             ; 51 (10)           ; 70 (18)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated                                                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:wrptr_g_gray2bin|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:ws_dgrp_gray2bin|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin                                                                                                                                                         ; work           ;
;                         |a_graycounter_mjc:wrptr_g1p|                                                                         ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                             ; work           ;
;                         |a_graycounter_q57:rdptr_g1p|                                                                         ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                                             ; work           ;
;                         |alt_synch_pipe_ikd:rs_dgwp|                                                                          ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                              ; work           ;
;                            |dffpipe_hd9:dffpipe12|                                                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                        ; work           ;
;                         |alt_synch_pipe_jkd:ws_dgrp|                                                                          ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                              ; work           ;
;                            |dffpipe_jd9:dffpipe16|                                                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16                                                                                                                                        ; work           ;
;                         |altsyncram_ij31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram                                                                                                                                                                ; work           ;
;                         |cmpr_c66:rdempty_eq_comp|                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|cmpr_c66:rdempty_eq_comp                                                                                                                                                                ; work           ;
;                         |cmpr_c66:wrempty_eq_comp|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|cmpr_c66:wrempty_eq_comp                                                                                                                                                                ; work           ;
;                         |cmpr_c66:wrfull_eq_comp|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|cmpr_c66:wrfull_eq_comp                                                                                                                                                                 ; work           ;
;                         |dffpipe_id9:ws_brp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|dffpipe_id9:ws_brp                                                                                                                                                                      ; work           ;
;                         |dffpipe_id9:ws_bwp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|dffpipe_id9:ws_bwp                                                                                                                                                                      ; work           ;
;          |isp1362_system_fifo_1:fifo_1|                                                                                       ; 133 (0)           ; 118 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1                                                                                                                                                                                                                                                                                                                                                                ; isp1362_system ;
;             |isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|                                             ; 133 (58)          ; 118 (38)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                            ; isp1362_system ;
;                |isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|                                                             ; 75 (4)            ; 80 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                           ; isp1362_system ;
;                   |dcfifo:dual_clock_fifo|                                                                                    ; 71 (0)            ; 80 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                    ; work           ;
;                      |dcfifo_fgk1:auto_generated|                                                                             ; 71 (14)           ; 80 (18)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated                                                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:rdptr_g_gray2bin|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:rs_dgwp_gray2bin|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:wrptr_g_gray2bin|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin                                                                                                                                                         ; work           ;
;                         |a_gray2bin_rgb:ws_dgrp_gray2bin|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin                                                                                                                                                         ; work           ;
;                         |a_graycounter_mjc:wrptr_g1p|                                                                         ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                             ; work           ;
;                         |a_graycounter_q57:rdptr_g1p|                                                                         ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                                             ; work           ;
;                         |alt_synch_pipe_kkd:rs_dgwp|                                                                          ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                                                                                                                                                              ; work           ;
;                            |dffpipe_kd9:dffpipe5|                                                                             ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_kd9:dffpipe5                                                                                                                                         ; work           ;
;                         |alt_synch_pipe_lkd:ws_dgrp|                                                                          ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                                                                                                                                                              ; work           ;
;                            |dffpipe_ld9:dffpipe8|                                                                             ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_ld9:dffpipe8                                                                                                                                         ; work           ;
;                         |altsyncram_ij31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|altsyncram_ij31:fifo_ram                                                                                                                                                                ; work           ;
;                         |cmpr_c66:rdempty_eq_comp|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|cmpr_c66:rdempty_eq_comp                                                                                                                                                                ; work           ;
;                         |cmpr_c66:rdfull_eq_comp|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|cmpr_c66:rdfull_eq_comp                                                                                                                                                                 ; work           ;
;                         |cmpr_c66:wrfull_eq_comp|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|cmpr_c66:wrfull_eq_comp                                                                                                                                                                 ; work           ;
;                         |dffpipe_id9:rs_brp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|dffpipe_id9:rs_brp                                                                                                                                                                      ; work           ;
;                         |dffpipe_id9:rs_bwp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|dffpipe_id9:rs_bwp                                                                                                                                                                      ; work           ;
;                         |dffpipe_id9:ws_brp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|dffpipe_id9:ws_brp                                                                                                                                                                      ; work           ;
;                         |dffpipe_id9:ws_bwp|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|dffpipe_id9:ws_bwp                                                                                                                                                                      ; work           ;
;          |isp1362_system_generic_tristate_controller:generic_tristate_controller|                                             ; 28 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_generic_tristate_controller:generic_tristate_controller                                                                                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_merlin_slave_translator:slave_translator|                                                                 ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_generic_tristate_controller:generic_tristate_controller|altera_merlin_slave_translator:slave_translator                                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_tristate_controller_translator:tdt|                                                                       ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_generic_tristate_controller:generic_tristate_controller|altera_tristate_controller_translator:tdt                                                                                                                                                                                                                                                                            ; isp1362_system ;
;          |isp1362_system_jtag_uart:jtag_uart|                                                                                 ; 143 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                          ; isp1362_system ;
;             |alt_jtag_atlantic:isp1362_system_jtag_uart_alt_jtag_atlantic|                                                    ; 55 (55)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|alt_jtag_atlantic:isp1362_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                             ; work           ;
;             |isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                  ; isp1362_system ;
;                |scfifo:rfifo|                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                     ; work           ;
;                   |scfifo_jr21:auto_generated|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                          ; work           ;
;                      |a_dpfifo_q131:dpfifo|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                     ; work           ;
;                         |a_fefifo_7cf:fifo_state|                                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                             ; work           ;
;                            |cntr_do7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                        ; work           ;
;                         |cntr_1ob:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                               ; work           ;
;                         |cntr_1ob:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                     ; work           ;
;                         |dpram_nl21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                  ; work           ;
;                            |altsyncram_r1m1:altsyncram1|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                      ; work           ;
;             |isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                  ; isp1362_system ;
;                |scfifo:wfifo|                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                     ; work           ;
;                   |scfifo_jr21:auto_generated|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                          ; work           ;
;                      |a_dpfifo_q131:dpfifo|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                     ; work           ;
;                         |a_fefifo_7cf:fifo_state|                                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                             ; work           ;
;                            |cntr_do7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                        ; work           ;
;                         |cntr_1ob:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                               ; work           ;
;                         |cntr_1ob:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                     ; work           ;
;                         |dpram_nl21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                  ; work           ;
;                            |altsyncram_r1m1:altsyncram1|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                      ; work           ;
;          |isp1362_system_mm_interconnect_0:mm_interconnect_0|                                                                 ; 764 (0)           ; 409 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                          ; isp1362_system ;
;             |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                     ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                              ; isp1362_system ;
;             |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; isp1362_system ;
;             |altera_avalon_sc_fifo:fifo_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                   ; isp1362_system ;
;             |altera_avalon_sc_fifo:fifo_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|                              ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                       ; isp1362_system ;
;             |altera_avalon_sc_fifo:fifo_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |altera_avalon_sc_fifo:fifo_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_avalon_sc_fifo:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|      ; 42 (42)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                               ; isp1362_system ;
;             |altera_avalon_sc_fifo:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                 ; isp1362_system ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; isp1362_system ;
;             |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; isp1362_system ;
;             |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                             ; isp1362_system ;
;             |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ; isp1362_system ;
;             |altera_avalon_sc_fifo:usb_dc_translator_avalon_universal_slave_0_agent_rsp_fifo|                                 ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_dc_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                          ; isp1362_system ;
;             |altera_avalon_sc_fifo:usb_hc_translator_avalon_universal_slave_0_agent_rsp_fifo|                                 ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_hc_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                          ; isp1362_system ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                            ; 3 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                     ; isp1362_system ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                     ; 3 (3)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; isp1362_system ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                             ; work           ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                             ; work           ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                                ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                         ; isp1362_system ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                     ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                ; isp1362_system ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                 ; work           ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                 ; work           ;
;             |altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_merlin_master_translator:nios2_qsys_data_master_translator|                                               ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                                                                        ; isp1362_system ;
;             |altera_merlin_master_translator:nios2_qsys_instruction_master_translator|                                        ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                                                                 ; isp1362_system ;
;             |altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|                            ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                     ; isp1362_system ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; isp1362_system ;
;             |altera_merlin_slave_agent:fifo_0_in_csr_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_in_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                        ; isp1362_system ;
;             |altera_merlin_slave_agent:fifo_1_out_csr_translator_avalon_universal_slave_0_agent|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ; isp1362_system ;
;             |altera_merlin_slave_agent:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent|             ; 18 (9)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                      ; isp1362_system ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generic_tristate_controller_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; isp1362_system ;
;             |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; isp1362_system ;
;             |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                             ; isp1362_system ;
;             |altera_merlin_slave_agent:usb_dc_translator_avalon_universal_slave_0_agent|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_dc_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                               ; isp1362_system ;
;             |altera_merlin_slave_translator:altpll_pll_slave_translator|                                                      ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator                                                                                                                                                                                                                                                                               ; isp1362_system ;
;             |altera_merlin_slave_translator:fifo_0_in_csr_translator|                                                         ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_in_csr_translator                                                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |altera_merlin_slave_translator:fifo_0_in_translator|                                                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_in_translator                                                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |altera_merlin_slave_translator:fifo_1_out_csr_translator|                                                        ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator                                                                                                                                                                                                                                                                                 ; isp1362_system ;
;             |altera_merlin_slave_translator:fifo_1_out_translator|                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator                                                                                                                                                                                                                                                                                     ; isp1362_system ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                           ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                    ; isp1362_system ;
;             |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                          ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                                                   ; isp1362_system ;
;             |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                       ; isp1362_system ;
;             |altera_merlin_slave_translator:usb_dc_translator|                                                                ; 15 (15)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_dc_translator                                                                                                                                                                                                                                                                                         ; isp1362_system ;
;             |altera_merlin_slave_translator:usb_hc_translator|                                                                ; 18 (18)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_hc_translator                                                                                                                                                                                                                                                                                         ; isp1362_system ;
;             |altera_merlin_width_adapter:width_adapter_001|                                                                   ; 33 (33)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                            ; isp1362_system ;
;             |altera_merlin_width_adapter:width_adapter|                                                                       ; 28 (28)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_addr_router:addr_router|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                                 ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_addr_router_001:addr_router_001|                                                ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                         ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                           ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                   ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 66 (62)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                           ; isp1362_system ;
;                |altera_merlin_arbitrator:arb|                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|                                                  ; 71 (66)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                           ; isp1362_system ;
;                |altera_merlin_arbitrator:arb|                                                                                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                               ; isp1362_system ;
;                |altera_merlin_arbitrator:arb|                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                       ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                       ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                           ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                               ; isp1362_system ;
;             |isp1362_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 136 (136)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                       ; isp1362_system ;
;          |isp1362_system_nios2_qsys:nios2_qsys|                                                                               ; 1001 (709)        ; 593 (322)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                        ; isp1362_system ;
;             |isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|                                     ; 292 (37)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                                            ; isp1362_system ;
;                |isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                                ; isp1362_system ;
;                   |isp1362_system_nios2_qsys_jtag_debug_module_sysclk:the_isp1362_system_nios2_qsys_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_sysclk:the_isp1362_system_nios2_qsys_jtag_debug_module_sysclk                                                      ; isp1362_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_sysclk:the_isp1362_system_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_sysclk:the_isp1362_system_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work           ;
;                   |isp1362_system_nios2_qsys_jtag_debug_module_tck:the_isp1362_system_nios2_qsys_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_tck:the_isp1362_system_nios2_qsys_jtag_debug_module_tck                                                            ; isp1362_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_tck:the_isp1362_system_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|isp1362_system_nios2_qsys_jtag_debug_module_tck:the_isp1362_system_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work           ;
;                   |sld_virtual_jtag_basic:isp1362_system_nios2_qsys_jtag_debug_module_phy|                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_jtag_debug_module_wrapper:the_isp1362_system_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:isp1362_system_nios2_qsys_jtag_debug_module_phy                                                                                         ; work           ;
;                |isp1362_system_nios2_qsys_nios2_avalon_reg:the_isp1362_system_nios2_qsys_nios2_avalon_reg|                    ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_avalon_reg:the_isp1362_system_nios2_qsys_nios2_avalon_reg                                                                                                                                                                                  ; isp1362_system ;
;                |isp1362_system_nios2_qsys_nios2_oci_break:the_isp1362_system_nios2_qsys_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_oci_break:the_isp1362_system_nios2_qsys_nios2_oci_break                                                                                                                                                                                    ; isp1362_system ;
;                |isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug                                                                                                                                                                                    ; isp1362_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                ; work           ;
;                |isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem                                                                                                                                                                                          ; isp1362_system ;
;                   |isp1362_system_nios2_qsys_ociram_sp_ram_module:isp1362_system_nios2_qsys_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem|isp1362_system_nios2_qsys_ociram_sp_ram_module:isp1362_system_nios2_qsys_ociram_sp_ram                                                                                                   ; isp1362_system ;
;                      |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem|isp1362_system_nios2_qsys_ociram_sp_ram_module:isp1362_system_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work           ;
;                         |altsyncram_2k91:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem|isp1362_system_nios2_qsys_ociram_sp_ram_module:isp1362_system_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2k91:auto_generated                                          ; work           ;
;             |isp1362_system_nios2_qsys_register_bank_a_module:isp1362_system_nios2_qsys_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_a_module:isp1362_system_nios2_qsys_register_bank_a                                                                                                                                                                                                                                                             ; isp1362_system ;
;                |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_a_module:isp1362_system_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work           ;
;                   |altsyncram_fdh1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_a_module:isp1362_system_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated                                                                                                                                                                                                    ; work           ;
;             |isp1362_system_nios2_qsys_register_bank_b_module:isp1362_system_nios2_qsys_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_b_module:isp1362_system_nios2_qsys_register_bank_b                                                                                                                                                                                                                                                             ; isp1362_system ;
;                |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_b_module:isp1362_system_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work           ;
;                   |altsyncram_gdh1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_b_module:isp1362_system_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gdh1:auto_generated                                                                                                                                                                                                    ; work           ;
;          |isp1362_system_sdram_controller:sdram_controller|                                                                   ; 328 (255)         ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                                            ; isp1362_system ;
;             |isp1362_system_sdram_controller_input_efifo_module:the_isp1362_system_sdram_controller_input_efifo_module|       ; 73 (73)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|isp1362_system_sdram_controller_input_efifo_module:the_isp1362_system_sdram_controller_input_efifo_module                                                                                                                                                                                                                                  ; isp1362_system ;
;          |isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge|                                                     ; 5 (5)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge                                                                                                                                                                                                                                                                                                                              ; isp1362_system ;
;          |isp1362_system_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer|                                             ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer                                                                                                                                                                                                                                                                                                                      ; isp1362_system ;
;             |isp1362_system_tristate_conduit_pin_sharer_pin_sharer:pin_sharer|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|isp1362:isp1362a|isp1362_system:system|isp1362_system_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer|isp1362_system_tristate_conduit_pin_sharer_pin_sharer:pin_sharer                                                                                                                                                                                                                                                     ; isp1362_system ;
;    |sld_hub:auto_hub|                                                                                                         ; 160 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                   ; work           ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                          ; 159 (118)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                      ; work           ;
;          |sld_rom_sr:hub_info_reg|                                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                              ; work           ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                          ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                            ; work           ;
;    |usb:usb0|                                                                                                                 ; 97 (97)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp41|usb:usb0                                                                                                                                                                                                                                                                                                                                                                                                                           ; work           ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                  ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|altsyncram_ij31:fifo_ram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                  ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_r:the_isp1362_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                  ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|isp1362_system_jtag_uart_scfifo_w:the_isp1362_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                  ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_ocimem:the_isp1362_system_nios2_qsys_nios2_ocimem|isp1362_system_nios2_qsys_ociram_sp_ram_module:isp1362_system_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; isp1362_system_nios2_qsys_ociram_default_contents.mif ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_a_module:isp1362_system_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; isp1362_system_nios2_qsys_rf_ram_a.mif                ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_register_bank_b_module:isp1362_system_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gdh1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; isp1362_system_nios2_qsys_rf_ram_b.mif                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; usb:usb0|LEDG[0,5..8]                 ; Stuck at GND due to stuck port data_in ;
; usb:usb0|state.STATE_READ             ; Lost fanout                            ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1940  ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 234   ;
; Number of registers using Asynchronous Clear ; 1371  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 939   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                  ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                ; 11      ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_generic_tristate_controller:generic_tristate_controller|altera_merlin_slave_translator:slave_translator|waitrequest_reset_override                                                                                          ; 28      ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; 4       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|F_pc[26]                                                                                                                                                                                              ; 3       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|F_pc[21]                                                                                                                                                                                              ; 6       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                ; 9       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                             ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0 ; 9       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; 112     ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0 ; 8       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                  ; 38      ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                       ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                       ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                        ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                        ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                        ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0 ; 7       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0 ; 6       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|isp1362_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; 2       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                          ; 1       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                          ; 4       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                             ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6    ; 6       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9    ; 6       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                               ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|alt_jtag_atlantic:isp1362_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                   ; 11      ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                   ; 4       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                   ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                        ; 9       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_fgk1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6    ; 4       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9    ; 4       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                             ; 1       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                               ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                   ; 3       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                   ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_avalon_reg:the_isp1362_system_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_avalon_reg:the_isp1362_system_nios2_qsys_nios2_avalon_reg|oci_ienable[1]                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_avalon_reg:the_isp1362_system_nios2_qsys_nios2_avalon_reg|oci_ienable[0]                  ; 2       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_jtag_uart:jtag_uart|alt_jtag_atlantic:isp1362_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                       ; 3       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                                     ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                     ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[4]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_1:fifo_1|isp1362_system_fifo_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                      ; 2       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                               ; 1       ;
; isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|pfdena_reg                                                                                                                                                                                                    ; 2       ;
; isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; 3       ;
; Total number of inverted registers = 66                                                                                                                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |exp41|usb:usb0|usb_write_data[0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |exp41|usb:usb0|state.STATE_READ  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp1362:isp1362a|isp1362_system:system                                                                                                             ;
+--------------------------------------------------------------------------------+------------------------------------------+------+----------------------------------------+
; Assignment                                                                     ; Value                                    ; From ; To                                     ;
+--------------------------------------------------------------------------------+------------------------------------------+------+----------------------------------------+
; LOCATION                                                                       ; PIN_Y2                                   ;      ; CLOCK_50                               ;
; LOCATION                                                                       ; PIN_R6                                   ;      ; DRAM_ADDR[0]                           ;
; LOCATION                                                                       ; PIN_R5                                   ;      ; DRAM_ADDR[10]                          ;
; LOCATION                                                                       ; PIN_AA5                                  ;      ; DRAM_ADDR[11]                          ;
; LOCATION                                                                       ; PIN_Y7                                   ;      ; DRAM_ADDR[12]                          ;
; LOCATION                                                                       ; PIN_V8                                   ;      ; DRAM_ADDR[1]                           ;
; LOCATION                                                                       ; PIN_U8                                   ;      ; DRAM_ADDR[2]                           ;
; LOCATION                                                                       ; PIN_P1                                   ;      ; DRAM_ADDR[3]                           ;
; LOCATION                                                                       ; PIN_V5                                   ;      ; DRAM_ADDR[4]                           ;
; LOCATION                                                                       ; PIN_W8                                   ;      ; DRAM_ADDR[5]                           ;
; LOCATION                                                                       ; PIN_W7                                   ;      ; DRAM_ADDR[6]                           ;
; LOCATION                                                                       ; PIN_AA7                                  ;      ; DRAM_ADDR[7]                           ;
; LOCATION                                                                       ; PIN_Y5                                   ;      ; DRAM_ADDR[8]                           ;
; LOCATION                                                                       ; PIN_Y6                                   ;      ; DRAM_ADDR[9]                           ;
; LOCATION                                                                       ; PIN_U7                                   ;      ; DRAM_BA[0]                             ;
; LOCATION                                                                       ; PIN_R4                                   ;      ; DRAM_BA[1]                             ;
; LOCATION                                                                       ; PIN_V7                                   ;      ; DRAM_CAS_N                             ;
; LOCATION                                                                       ; PIN_AA6                                  ;      ; DRAM_CKE                               ;
; LOCATION                                                                       ; PIN_AE5                                  ;      ; DRAM_CLK                               ;
; LOCATION                                                                       ; PIN_T4                                   ;      ; DRAM_CS_N                              ;
; LOCATION                                                                       ; PIN_U2                                   ;      ; DRAM_DQM[0]                            ;
; LOCATION                                                                       ; PIN_W4                                   ;      ; DRAM_DQM[1]                            ;
; LOCATION                                                                       ; PIN_K8                                   ;      ; DRAM_DQM[2]                            ;
; LOCATION                                                                       ; PIN_N8                                   ;      ; DRAM_DQM[3]                            ;
; LOCATION                                                                       ; PIN_W3                                   ;      ; DRAM_DQ[0]                             ;
; LOCATION                                                                       ; PIN_AB1                                  ;      ; DRAM_DQ[10]                            ;
; LOCATION                                                                       ; PIN_AA3                                  ;      ; DRAM_DQ[11]                            ;
; LOCATION                                                                       ; PIN_AB2                                  ;      ; DRAM_DQ[12]                            ;
; LOCATION                                                                       ; PIN_AC1                                  ;      ; DRAM_DQ[13]                            ;
; LOCATION                                                                       ; PIN_AB3                                  ;      ; DRAM_DQ[14]                            ;
; LOCATION                                                                       ; PIN_AC2                                  ;      ; DRAM_DQ[15]                            ;
; LOCATION                                                                       ; PIN_M8                                   ;      ; DRAM_DQ[16]                            ;
; LOCATION                                                                       ; PIN_L8                                   ;      ; DRAM_DQ[17]                            ;
; LOCATION                                                                       ; PIN_P2                                   ;      ; DRAM_DQ[18]                            ;
; LOCATION                                                                       ; PIN_N3                                   ;      ; DRAM_DQ[19]                            ;
; LOCATION                                                                       ; PIN_W2                                   ;      ; DRAM_DQ[1]                             ;
; LOCATION                                                                       ; PIN_N4                                   ;      ; DRAM_DQ[20]                            ;
; LOCATION                                                                       ; PIN_M4                                   ;      ; DRAM_DQ[21]                            ;
; LOCATION                                                                       ; PIN_M7                                   ;      ; DRAM_DQ[22]                            ;
; LOCATION                                                                       ; PIN_L7                                   ;      ; DRAM_DQ[23]                            ;
; LOCATION                                                                       ; PIN_U5                                   ;      ; DRAM_DQ[24]                            ;
; LOCATION                                                                       ; PIN_R7                                   ;      ; DRAM_DQ[25]                            ;
; LOCATION                                                                       ; PIN_R1                                   ;      ; DRAM_DQ[26]                            ;
; LOCATION                                                                       ; PIN_R2                                   ;      ; DRAM_DQ[27]                            ;
; LOCATION                                                                       ; PIN_R3                                   ;      ; DRAM_DQ[28]                            ;
; LOCATION                                                                       ; PIN_T3                                   ;      ; DRAM_DQ[29]                            ;
; LOCATION                                                                       ; PIN_V4                                   ;      ; DRAM_DQ[2]                             ;
; LOCATION                                                                       ; PIN_U4                                   ;      ; DRAM_DQ[30]                            ;
; LOCATION                                                                       ; PIN_U1                                   ;      ; DRAM_DQ[31]                            ;
; LOCATION                                                                       ; PIN_W1                                   ;      ; DRAM_DQ[3]                             ;
; LOCATION                                                                       ; PIN_V3                                   ;      ; DRAM_DQ[4]                             ;
; LOCATION                                                                       ; PIN_V2                                   ;      ; DRAM_DQ[5]                             ;
; LOCATION                                                                       ; PIN_V1                                   ;      ; DRAM_DQ[6]                             ;
; LOCATION                                                                       ; PIN_U3                                   ;      ; DRAM_DQ[7]                             ;
; LOCATION                                                                       ; PIN_Y3                                   ;      ; DRAM_DQ[8]                             ;
; LOCATION                                                                       ; PIN_Y4                                   ;      ; DRAM_DQ[9]                             ;
; LOCATION                                                                       ; PIN_U6                                   ;      ; DRAM_RAS_N                             ;
; LOCATION                                                                       ; PIN_V6                                   ;      ; DRAM_WE_N                              ;
; LOCATION                                                                       ; PIN_AG12                                 ;      ; FL_ADDR[0]                             ;
; LOCATION                                                                       ; PIN_AE9                                  ;      ; FL_ADDR[10]                            ;
; LOCATION                                                                       ; PIN_AF9                                  ;      ; FL_ADDR[11]                            ;
; LOCATION                                                                       ; PIN_AA10                                 ;      ; FL_ADDR[12]                            ;
; LOCATION                                                                       ; PIN_AD8                                  ;      ; FL_ADDR[13]                            ;
; LOCATION                                                                       ; PIN_AC8                                  ;      ; FL_ADDR[14]                            ;
; LOCATION                                                                       ; PIN_Y10                                  ;      ; FL_ADDR[15]                            ;
; LOCATION                                                                       ; PIN_AA8                                  ;      ; FL_ADDR[16]                            ;
; LOCATION                                                                       ; PIN_AH12                                 ;      ; FL_ADDR[17]                            ;
; LOCATION                                                                       ; PIN_AC12                                 ;      ; FL_ADDR[18]                            ;
; LOCATION                                                                       ; PIN_AD12                                 ;      ; FL_ADDR[19]                            ;
; LOCATION                                                                       ; PIN_AH7                                  ;      ; FL_ADDR[1]                             ;
; LOCATION                                                                       ; PIN_AE10                                 ;      ; FL_ADDR[20]                            ;
; LOCATION                                                                       ; PIN_AD10                                 ;      ; FL_ADDR[21]                            ;
; LOCATION                                                                       ; PIN_AD11                                 ;      ; FL_ADDR[22]                            ;
; LOCATION                                                                       ; PIN_Y13                                  ;      ; FL_ADDR[2]                             ;
; LOCATION                                                                       ; PIN_Y14                                  ;      ; FL_ADDR[3]                             ;
; LOCATION                                                                       ; PIN_Y12                                  ;      ; FL_ADDR[4]                             ;
; LOCATION                                                                       ; PIN_AA13                                 ;      ; FL_ADDR[5]                             ;
; LOCATION                                                                       ; PIN_AA12                                 ;      ; FL_ADDR[6]                             ;
; LOCATION                                                                       ; PIN_AB13                                 ;      ; FL_ADDR[7]                             ;
; LOCATION                                                                       ; PIN_AB12                                 ;      ; FL_ADDR[8]                             ;
; LOCATION                                                                       ; PIN_AB10                                 ;      ; FL_ADDR[9]                             ;
; LOCATION                                                                       ; PIN_AG7                                  ;      ; FL_CE_N                                ;
; LOCATION                                                                       ; PIN_AH8                                  ;      ; FL_DQ[0]                               ;
; LOCATION                                                                       ; PIN_AF10                                 ;      ; FL_DQ[1]                               ;
; LOCATION                                                                       ; PIN_AG10                                 ;      ; FL_DQ[2]                               ;
; LOCATION                                                                       ; PIN_AH10                                 ;      ; FL_DQ[3]                               ;
; LOCATION                                                                       ; PIN_AF11                                 ;      ; FL_DQ[4]                               ;
; LOCATION                                                                       ; PIN_AG11                                 ;      ; FL_DQ[5]                               ;
; LOCATION                                                                       ; PIN_AH11                                 ;      ; FL_DQ[6]                               ;
; LOCATION                                                                       ; PIN_AF12                                 ;      ; FL_DQ[7]                               ;
; LOCATION                                                                       ; PIN_AG8                                  ;      ; FL_OE_N                                ;
; LOCATION                                                                       ; PIN_AE11                                 ;      ; FL_RST_N                               ;
; LOCATION                                                                       ; PIN_AC10                                 ;      ; FL_WE_N                                ;
; LOCATION                                                                       ; PIN_AE12                                 ;      ; FL_WP_N                                ;
; LOCATION                                                                       ; PIN_M23                                  ;      ; KEY[0]                                 ;
; LOCATION                                                                       ; PIN_M21                                  ;      ; KEY[1]                                 ;
; LOCATION                                                                       ; PIN_N21                                  ;      ; KEY[2]                                 ;
; LOCATION                                                                       ; PIN_R24                                  ;      ; KEY[3]                                 ;
; LOCATION                                                                       ; PIN_H7                                   ;      ; OTG_ADDR[0]                            ;
; LOCATION                                                                       ; PIN_C3                                   ;      ; OTG_ADDR[1]                            ;
; LOCATION                                                                       ; PIN_A3                                   ;      ; OTG_CS_N                               ;
; LOCATION                                                                       ; PIN_J6                                   ;      ; OTG_DATA[0]                            ;
; LOCATION                                                                       ; PIN_G1                                   ;      ; OTG_DATA[10]                           ;
; LOCATION                                                                       ; PIN_G2                                   ;      ; OTG_DATA[11]                           ;
; LOCATION                                                                       ; PIN_G3                                   ;      ; OTG_DATA[12]                           ;
; LOCATION                                                                       ; PIN_F1                                   ;      ; OTG_DATA[13]                           ;
; LOCATION                                                                       ; PIN_F3                                   ;      ; OTG_DATA[14]                           ;
; LOCATION                                                                       ; PIN_G4                                   ;      ; OTG_DATA[15]                           ;
; LOCATION                                                                       ; PIN_K4                                   ;      ; OTG_DATA[1]                            ;
; LOCATION                                                                       ; PIN_J5                                   ;      ; OTG_DATA[2]                            ;
; LOCATION                                                                       ; PIN_K3                                   ;      ; OTG_DATA[3]                            ;
; LOCATION                                                                       ; PIN_J4                                   ;      ; OTG_DATA[4]                            ;
; LOCATION                                                                       ; PIN_J3                                   ;      ; OTG_DATA[5]                            ;
; LOCATION                                                                       ; PIN_J7                                   ;      ; OTG_DATA[6]                            ;
; LOCATION                                                                       ; PIN_H6                                   ;      ; OTG_DATA[7]                            ;
; LOCATION                                                                       ; PIN_H3                                   ;      ; OTG_DATA[8]                            ;
; LOCATION                                                                       ; PIN_H4                                   ;      ; OTG_DATA[9]                            ;
; LOCATION                                                                       ; PIN_C6                                   ;      ; OTG_FSPEED                             ;
; LOCATION                                                                       ; PIN_A6                                   ;      ; OTG_INT[0]                             ;
; LOCATION                                                                       ; PIN_D5                                   ;      ; OTG_INT[1]                             ;
; LOCATION                                                                       ; PIN_B6                                   ;      ; OTG_LSPEED                             ;
; LOCATION                                                                       ; PIN_B3                                   ;      ; OTG_RD_N                               ;
; LOCATION                                                                       ; PIN_C5                                   ;      ; OTG_RST_N                              ;
; LOCATION                                                                       ; PIN_A4                                   ;      ; OTG_WR_N                               ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                                      ;      ;                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                                        ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION                       ;      ;                                        ;
; TXPMA_SLEW_RATE                                                                ; LOW                                      ;      ;                                        ;
; ADCE_ENABLED                                                                   ; AUTO                                     ;      ;                                        ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                                       ;      ;                                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                                     ;      ;                                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                                     ;      ;                                        ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION                       ;      ;                                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                                      ;      ;                                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                                      ;      ;                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                                      ;      ;                                        ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                                      ;      ;                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                                      ;      ;                                        ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                                      ;      ;                                        ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                                       ;      ;                                        ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                                      ;      ;                                        ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                                      ;      ;                                        ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                                      ;      ;                                        ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                                      ;      ;                                        ;
; MUX_RESTRUCTURE                                                                ; AUTO                                     ;      ;                                        ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                                      ;      ;                                        ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                                     ;      ;                                        ;
; SAFE_STATE_MACHINE                                                             ; OFF                                      ;      ;                                        ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                                      ;      ;                                        ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                                     ;      ;                                        ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                                      ;      ;                                        ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                                       ;      ;                                        ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                                     ;      ;                                        ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ;                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                                      ;      ;                                        ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                                       ;      ;                                        ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                                      ;      ;                                        ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                                      ;      ;                                        ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                                      ;      ;                                        ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                                      ;      ;                                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                                      ;      ;                                        ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                                     ;      ;                                        ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                                       ;      ;                                        ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                                      ;      ;                                        ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                                       ;      ;                                        ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                                       ;      ;                                        ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                                       ;      ;                                        ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                                      ;      ;                                        ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                                      ;      ;                                        ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED                                 ;      ;                                        ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED                                 ;      ;                                        ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                 ;      ;                                        ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED                                 ;      ;                                        ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                 ;      ;                                        ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED                                 ;      ;                                        ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                                    ;      ;                                        ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                 ;      ;                                        ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                                     ;      ;                                        ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                                     ;      ;                                        ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                                     ;      ;                                        ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                                       ;      ;                                        ;
; AUTO_LCELL_INSERTION                                                           ; ON                                       ;      ;                                        ;
; CARRY_CHAIN_LENGTH                                                             ; 48                                       ;      ;                                        ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                                       ;      ;                                        ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                                       ;      ;                                        ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                                       ;      ;                                        ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                                       ;      ;                                        ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                                       ;      ;                                        ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                                        ;      ;                                        ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                                       ;      ;                                        ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                                        ;      ;                                        ;
; AUTO_CARRY_CHAINS                                                              ; ON                                       ;      ;                                        ;
; AUTO_CASCADE_CHAINS                                                            ; ON                                       ;      ;                                        ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                                       ;      ;                                        ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                                       ;      ;                                        ;
; AUTO_ROM_RECOGNITION                                                           ; ON                                       ;      ;                                        ;
; AUTO_RAM_RECOGNITION                                                           ; ON                                       ;      ;                                        ;
; AUTO_DSP_RECOGNITION                                                           ; ON                                       ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                                     ;      ;                                        ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                                     ;      ;                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                                       ;      ;                                        ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                                      ;      ;                                        ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                                       ;      ;                                        ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                                      ;      ;                                        ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                                      ;      ;                                        ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                                      ;      ;                                        ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                                      ;      ;                                        ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                                      ;      ;                                        ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                                      ;      ;                                        ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                                      ;      ;                                        ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                                       ;      ;                                        ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                                      ;      ;                                        ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                                     ;      ;                                        ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                                      ;      ;                                        ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                                     ;      ;                                        ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                                       ;      ;                                        ;
; AUTO_MERGE_PLLS                                                                ; ON                                       ;      ;                                        ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                                      ;      ;                                        ;
; SLOW_SLEW_RATE                                                                 ; OFF                                      ;      ;                                        ;
; PCI_IO                                                                         ; OFF                                      ;      ;                                        ;
; VREF_MODE                                                                      ; EXTERNAL                                 ;      ;                                        ;
; TURBO_BIT                                                                      ; ON                                       ;      ;                                        ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                                      ;      ;                                        ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                                      ;      ;                                        ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                                      ;      ;                                        ;
; AUTO_PACKED_REGISTERS_STRATIXII                                                ; AUTO                                     ;      ;                                        ;
; AUTO_PACKED_REGISTERS_MAXII                                                    ; AUTO                                     ;      ;                                        ;
; AUTO_PACKED_REGISTERS_CYCLONE                                                  ; AUTO                                     ;      ;                                        ;
; AUTO_PACKED_REGISTERS                                                          ; OFF                                      ;      ;                                        ;
; AUTO_PACKED_REGISTERS_STRATIX                                                  ; AUTO                                     ;      ;                                        ;
; NORMAL_LCELL_INSERT                                                            ; ON                                       ;      ;                                        ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                                       ;      ;                                        ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                                      ;      ;                                        ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                                      ;      ;                                        ;
; AUTO_TURBO_BIT                                                                 ; ON                                       ;      ;                                        ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                                       ;      ;                                        ;
; AUTO_GLOBAL_OE                                                                 ; ON                                       ;      ;                                        ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                                       ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                                      ;      ;                                        ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                                      ;      ;                                        ;
; CLAMPING_DIODE                                                                 ; OFF                                      ;      ;                                        ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                                      ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; HIGH                                     ;      ; counter8a0                             ;
; POWER_UP_LEVEL                                                                 ; HIGH                                     ;      ; parity9                                ;
; POWER_UP_LEVEL                                                                 ; HIGH                                     ;      ; counter5a0                             ;
; POWER_UP_LEVEL                                                                 ; HIGH                                     ;      ; parity6                                ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; jupdate                                ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[0]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[1]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[2]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[3]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[4]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[5]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[6]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rdata[7]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; read                                   ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; read_req                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; rvalid                                 ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; tck_t_dav                              ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; user_saw_rvalid                        ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[0]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[1]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[2]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[3]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[4]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[5]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[6]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; wdata[7]                               ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; write                                  ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; write_stalled                          ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; write_valid                            ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[0]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[1]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[2]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[3]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[4]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[5]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[6]                               ;
; DISABLE_DA_RULE                                                                ; D102                                     ;      ; wdata[7]                               ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                                      ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ;                                        ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                                      ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ;                                        ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                                      ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ;                                        ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                                      ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_sc_fifo                    ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_st_handshake_clock_crosser ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_burst_adapter              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_master_agent               ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_master_translator          ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_slave_agent                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_slave_translator           ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_width_adapter              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_reset_controller                  ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[0] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[0] ;
; PRESERVE_REGISTER                                                              ; on                                       ;      ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; din_s1                                 ;
; PRESERVE_REGISTER                                                              ; ON                                       ;      ; dreg[0]                                ;
; DONT_MERGE_REGISTER                                                            ; ON                                       ;      ; din_s1                                 ;
; DONT_MERGE_REGISTER                                                            ; ON                                       ;      ; dreg[0]                                ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ; din_s1                                 ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                   ;      ; dreg[0]                                ;
; IP_TOOL_NAME                                                                   ; altera_tristate_controller_aggregator    ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_tristate_controller_translator    ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                       ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                                      ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; LOW                                      ;      ; wrptr_g                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                                        ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                                      ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; LOW                                      ;      ; wrptr_g                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                                        ;      ;                                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; Qsys                                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; CLOCK_50                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[0]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[10]                          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[11]                          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[12]                          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[1]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[2]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[3]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[4]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[5]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[6]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[7]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[8]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_ADDR[9]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_BA[0]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_BA[1]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_CAS_N                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_CKE                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_CLK                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_CS_N                              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQM[0]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQM[1]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQM[2]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQM[3]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[0]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[10]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[11]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[12]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[13]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[14]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[15]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[16]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[17]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[18]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[19]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[1]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[20]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[21]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[22]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[23]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[24]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[25]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[26]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[27]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[28]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[29]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[2]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[30]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[31]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[3]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[4]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[5]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[6]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[7]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[8]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_DQ[9]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_RAS_N                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; DRAM_WE_N                              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[0]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[10]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[11]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[12]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[13]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[14]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[15]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[16]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[17]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[18]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[19]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[1]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[20]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[21]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[22]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[2]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[3]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[4]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[5]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[6]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[7]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[8]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_ADDR[9]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_CE_N                                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[0]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[1]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[2]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[3]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[4]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[5]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[6]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_DQ[7]                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_OE_N                                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_RST_N                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_WE_N                                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; FL_WP_N                                ;
; IO_STANDARD                                                                    ; 2.5 V                                    ;      ; KEY[0]                                 ;
; IO_STANDARD                                                                    ; 2.5 V                                    ;      ; KEY[1]                                 ;
; IO_STANDARD                                                                    ; 2.5 V                                    ;      ; KEY[2]                                 ;
; IO_STANDARD                                                                    ; 2.5 V                                    ;      ; KEY[3]                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_ADDR[0]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_ADDR[1]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_CS_N                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[0]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[10]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[11]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[12]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[13]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[14]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[15]                           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[1]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[2]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[3]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[4]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[5]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[6]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[7]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[8]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_DATA[9]                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_FSPEED                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_INT[0]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_INT[1]                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_LSPEED                             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_RD_N                               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_RST_N                              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL                              ;      ; OTG_WR_N                               ;
; IP_TOOL_NAME                                                                   ; altpll                                   ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; HIGH                                     ;      ; pfdena_reg                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_fifo                       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_fifo                       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_generic_tristate_controller       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_irq_mapper                        ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_jtag_uart                  ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_interconnect_wrapper       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_demultiplexer              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; clk                                    ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; reset                                  ;
; IP_TOOL_NAME                                                                   ; altera_merlin_demultiplexer              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; clk                                    ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; reset                                  ;
; IP_TOOL_NAME                                                                   ; altera_merlin_multiplexer                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_multiplexer                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_multiplexer                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_router                     ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_demultiplexer              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; clk                                    ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; reset                                  ;
; IP_TOOL_NAME                                                                   ; altera_merlin_demultiplexer              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; clk                                    ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; reset                                  ;
; IP_TOOL_NAME                                                                   ; altera_merlin_demultiplexer              ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; clk                                    ;
; MESSAGE_DISABLE                                                                ; 15610                                    ;      ; reset                                  ;
; IP_TOOL_NAME                                                                   ; altera_merlin_multiplexer                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_multiplexer                ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_nios2_qsys                        ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_avalon_new_sdram_controller       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[0]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[0]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[10]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[11]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[12]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[13]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[14]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[15]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[16]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[16]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[17]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[17]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[18]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[18]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[19]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[19]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[1]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[20]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[20]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[21]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[21]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[22]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[22]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[23]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[23]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[24]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[24]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[25]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[25]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[26]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[26]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[27]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[27]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[28]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[28]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[29]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[29]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[2]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[30]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[30]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[31]                            ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[31]~reg0                       ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[3]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[4]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[5]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[6]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[7]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[8]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[9]                             ;
; FAST_INPUT_REGISTER                                                            ; ON                                       ;      ; za_data[9]~reg0                        ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[12]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[16]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[17]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[18]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[19]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[20]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[21]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[22]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[23]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[24]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[25]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[26]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[27]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[28]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[29]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[30]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[31]                             ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_dqm[0]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_dqm[2]                               ;
; FAST_OUTPUT_REGISTER                                                           ; ON                                       ;      ; m_dqm[3]                               ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[16]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[17]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[18]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[19]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[20]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[21]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[22]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[23]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[24]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[25]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[26]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[27]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[28]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[29]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[30]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[31]                             ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER                                                    ; ON                                       ;      ; oe                                     ;
; IP_TOOL_NAME                                                                   ; altera_avalon_sysid_qsys                 ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_tristate_conduit_bridge           ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_tristate_conduit_pin_sharer       ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_merlin_std_arbitrator             ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; IP_TOOL_NAME                                                                   ; altera_tristate_conduit_pin_sharer_core  ;      ;                                        ;
; IP_TOOL_VERSION                                                                ; 13.1                                     ;      ;                                        ;
; IP_TOOL_ENV                                                                    ; Qsys                                     ;      ;                                        ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[0]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[10]                ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[1]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[2]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[3]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[4]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[5]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[6]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[7]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[8]                 ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                       ;      ; modified_post_count[9]                 ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                                      ;      ; clr_reg                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                                      ;      ;                                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                                      ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; LOW                                      ;      ; clr_reg                                ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                                      ;      ;                                        ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                                      ;      ;                                        ;
; POWER_UP_LEVEL                                                                 ; LOW                                      ;      ;                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                                      ;      ;                                        ;
+--------------------------------------------------------------------------------+------------------------------------------+------+----------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb:usb0 ;
+----------------+------------------+-------------------+
; Parameter Name ; Value            ; Type              ;
+----------------+------------------+-------------------+
; CMD_FETCH      ; 1111111111111111 ; Unsigned Binary   ;
; CMD_START      ; 1111111111101110 ; Unsigned Binary   ;
; CMD_PAUSE      ; 1111111111011101 ; Unsigned Binary   ;
; CMD_CLEAR      ; 1111111111001100 ; Unsigned Binary   ;
; STATE_IDLE     ; 0001             ; Unsigned Binary   ;
; STATE_READ     ; 0010             ; Unsigned Binary   ;
; STATE_LSW      ; 0100             ; Unsigned Binary   ;
; STATE_MSW      ; 1000             ; Unsigned Binary   ;
+----------------+------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb:usb0"                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd_start       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmd_pause       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmd_clear       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; channel_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Sat Oct 22 22:28:58 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp41 -c exp41
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file exp41.v
    Info (12023): Found entity 1: exp41
Info (12021): Found 1 design units, including 1 entities, in source file hex.v
    Info (12023): Found entity 1: hex
Info (12021): Found 1 design units, including 1 entities, in source file usb.v
    Info (12023): Found entity 1: usb
Info (12021): Found 1 design units, including 1 entities, in source file isp1362_system.qxp
    Info (12023): Found entity 1: isp1362_system
Info (12021): Found 1 design units, including 1 entities, in source file isp1362.v
    Info (12023): Found entity 1: isp1362
Info (12127): Elaborating entity "exp41" for the top level hierarchy
Critical Warning (10169): Verilog HDL warning at exp41.v(49): the port and data declarations for array port "LEDG" do not specify the same range for each dimension
Warning (10359): HDL warning at exp41.v(96): see declaration for object "LEDG"
Info (12128): Elaborating entity "hex" for hierarchy "hex:hex0"
Info (12128): Elaborating entity "usb" for hierarchy "usb:usb0"
Warning (10240): Verilog HDL Always Construct warning at usb.v(131): inferring latch(es) for variable "channel_address", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "channel_address[0]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[1]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[2]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[3]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[4]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[5]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[6]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[7]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[8]" at usb.v(131)
Info (10041): Inferred latch for "channel_address[9]" at usb.v(131)
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "isp1362" for hierarchy "isp1362:isp1362a"
Info (12128): Elaborating entity "isp1362_system" for hierarchy "isp1362:isp1362a|isp1362_system:system"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "OTG_FSPEED" is fed by VCC
    Warning (13033): The pin "OTG_LSPEED" is fed by GND
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "usb:usb0|state.STATE_IDLE" is converted into an equivalent circuit using register "usb:usb0|state.STATE_IDLE~_emulated" and latch "usb:usb0|state.STATE_IDLE~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "OTG_FSPEED~synth"
    Warning (13010): Node "DRAM_DQ[0]~synth"
    Warning (13010): Node "DRAM_DQ[1]~synth"
    Warning (13010): Node "DRAM_DQ[2]~synth"
    Warning (13010): Node "DRAM_DQ[3]~synth"
    Warning (13010): Node "DRAM_DQ[4]~synth"
    Warning (13010): Node "DRAM_DQ[5]~synth"
    Warning (13010): Node "DRAM_DQ[6]~synth"
    Warning (13010): Node "DRAM_DQ[7]~synth"
    Warning (13010): Node "DRAM_DQ[8]~synth"
    Warning (13010): Node "DRAM_DQ[9]~synth"
    Warning (13010): Node "DRAM_DQ[10]~synth"
    Warning (13010): Node "DRAM_DQ[11]~synth"
    Warning (13010): Node "DRAM_DQ[12]~synth"
    Warning (13010): Node "DRAM_DQ[13]~synth"
    Warning (13010): Node "DRAM_DQ[14]~synth"
    Warning (13010): Node "DRAM_DQ[15]~synth"
    Warning (13010): Node "DRAM_DQ[16]~synth"
    Warning (13010): Node "DRAM_DQ[17]~synth"
    Warning (13010): Node "DRAM_DQ[18]~synth"
    Warning (13010): Node "DRAM_DQ[19]~synth"
    Warning (13010): Node "DRAM_DQ[20]~synth"
    Warning (13010): Node "DRAM_DQ[21]~synth"
    Warning (13010): Node "DRAM_DQ[22]~synth"
    Warning (13010): Node "DRAM_DQ[23]~synth"
    Warning (13010): Node "DRAM_DQ[24]~synth"
    Warning (13010): Node "DRAM_DQ[25]~synth"
    Warning (13010): Node "DRAM_DQ[26]~synth"
    Warning (13010): Node "DRAM_DQ[27]~synth"
    Warning (13010): Node "DRAM_DQ[28]~synth"
    Warning (13010): Node "DRAM_DQ[29]~synth"
    Warning (13010): Node "DRAM_DQ[30]~synth"
    Warning (13010): Node "DRAM_DQ[31]~synth"
    Warning (13010): Node "FL_DQ[0]~synth"
    Warning (13010): Node "FL_DQ[1]~synth"
    Warning (13010): Node "FL_DQ[2]~synth"
    Warning (13010): Node "FL_DQ[3]~synth"
    Warning (13010): Node "FL_DQ[4]~synth"
    Warning (13010): Node "FL_DQ[5]~synth"
    Warning (13010): Node "FL_DQ[6]~synth"
    Warning (13010): Node "FL_DQ[7]~synth"
    Warning (13010): Node "OTG_DATA[0]~synth"
    Warning (13010): Node "OTG_DATA[1]~synth"
    Warning (13010): Node "OTG_DATA[2]~synth"
    Warning (13010): Node "OTG_DATA[3]~synth"
    Warning (13010): Node "OTG_DATA[4]~synth"
    Warning (13010): Node "OTG_DATA[5]~synth"
    Warning (13010): Node "OTG_DATA[6]~synth"
    Warning (13010): Node "OTG_DATA[7]~synth"
    Warning (13010): Node "OTG_DATA[8]~synth"
    Warning (13010): Node "OTG_DATA[9]~synth"
    Warning (13010): Node "OTG_DATA[10]~synth"
    Warning (13010): Node "OTG_DATA[11]~synth"
    Warning (13010): Node "OTG_DATA[12]~synth"
    Warning (13010): Node "OTG_DATA[13]~synth"
    Warning (13010): Node "OTG_DATA[14]~synth"
    Warning (13010): Node "OTG_DATA[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/PROJECTS/Quartus_lesson/exp41/output_files/exp41.map.smsg
Info (35026): Attempting to remove 144 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[0]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[0]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[1]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[1]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[2]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[2]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[3]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[3]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[4]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[4]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[5]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[5]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[6]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[6]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[7]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[7]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[8]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[8]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[9]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[9]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[10]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[10]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[11]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[11]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[12]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[12]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[13]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[13]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[14]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[14]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[15]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[15]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[16]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[16]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[17]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[17]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[18]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[18]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[19]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[19]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[20]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[20]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[21]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[21]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[22]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[22]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[23]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[23]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[24]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[24]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[25]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[25]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[26]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[26]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[27]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[27]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[28]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[28]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[29]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[29]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[30]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[30]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[31]~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_readdata[31]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_waitrequest~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_waitrequest"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_waitrequest~output"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_waitrequest"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|clk_clk~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|clk_clk"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_read~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_data_read"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_clk~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_write_clk"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_clk~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_clk"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_write~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_write"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|reset_reset_n~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|reset_reset_n"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[2]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[2]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[1]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[1]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[0]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[0]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[6]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[6]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[5]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[5]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[4]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[4]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[3]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[3]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[28]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[28]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[27]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[27]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[26]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[26]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[25]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[25]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[24]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[24]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[23]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[23]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[22]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[22]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[21]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[21]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[20]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[20]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[19]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[19]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[18]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[18]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[17]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[17]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[16]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[16]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[15]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[15]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[14]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[14]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[13]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[13]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[12]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[12]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[11]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[11]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[10]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[10]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[9]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[9]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[8]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[8]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[7]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[7]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[29]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[29]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[30]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[30]"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[31]~input"
    Info (35027): Removed I/O cell "isp1362:isp1362a|isp1362_system:system|fifo_read_data_writedata[31]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 27 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a16"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a17"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a18"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a19"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a20"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a21"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a22"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a23"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a24"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a25"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a26"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a27"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a28"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a29"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a30"
    Info (35004): Node: "isp1362:isp1362a|isp1362_system:system|isp1362_system_fifo_0:fifo_0|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0sj1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a31"
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3976 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 58 bidirectional pins
    Info (21061): Implemented 3603 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Sat Oct 22 22:29:04 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PROJECTS/Quartus_lesson/exp41/output_files/exp41.map.smsg.


