{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 22:49:28 2016 " "Info: Processing started: Tue Apr 19 22:49:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register STORE:inst4\|TMP\[5\] register STORE:inst4\|TMP\[7\] 382.7 MHz 2.613 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 382.7 MHz between source register \"STORE:inst4\|TMP\[5\]\" and destination register \"STORE:inst4\|TMP\[7\]\" (period= 2.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.429 ns + Longest register register " "Info: + Longest register to register delay is 2.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STORE:inst4\|TMP\[5\] 1 REG LCFF_X29_Y7_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y7_N13; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STORE:inst4|TMP[5] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.378 ns) 0.659 ns COMPAR:inst1\|LessThan0~0 2 COMB LCCOMB_X29_Y7_N20 4 " "Info: 2: + IC(0.281 ns) + CELL(0.378 ns) = 0.659 ns; Loc. = LCCOMB_X29_Y7_N20; Fanout = 4; COMB Node = 'COMPAR:inst1\|LessThan0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { STORE:inst4|TMP[5] COMPAR:inst1|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.032 ns COMPAR:inst1\|LessThan0~2 3 COMB LCCOMB_X30_Y7_N24 6 " "Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 1.032 ns; Loc. = LCCOMB_X30_Y7_N24; Fanout = 6; COMB Node = 'COMPAR:inst1\|LessThan0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { COMPAR:inst1|LessThan0~0 COMPAR:inst1|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.545 ns) 1.943 ns ADDSUB:inst3\|Add0~11 4 COMB LCCOMB_X29_Y7_N4 2 " "Info: 4: + IC(0.366 ns) + CELL(0.545 ns) = 1.943 ns; Loc. = LCCOMB_X29_Y7_N4; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { COMPAR:inst1|LessThan0~2 ADDSUB:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.978 ns ADDSUB:inst3\|Add0~15 5 COMB LCCOMB_X29_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.978 ns; Loc. = LCCOMB_X29_Y7_N6; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.013 ns ADDSUB:inst3\|Add0~19 6 COMB LCCOMB_X29_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.013 ns; Loc. = LCCOMB_X29_Y7_N8; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.048 ns ADDSUB:inst3\|Add0~23 7 COMB LCCOMB_X29_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.048 ns; Loc. = LCCOMB_X29_Y7_N10; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.083 ns ADDSUB:inst3\|Add0~27 8 COMB LCCOMB_X29_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.083 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.207 ns ADDSUB:inst3\|Add0~31 9 COMB LCCOMB_X29_Y7_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.207 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.332 ns ADDSUB:inst3\|Add0~34 10 COMB LCCOMB_X29_Y7_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.332 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.429 ns STORE:inst4\|TMP\[7\] 11 REG LCFF_X29_Y7_N17 17 " "Info: 11: + IC(0.000 ns) + CELL(0.097 ns) = 2.429 ns; Loc. = LCFF_X29_Y7_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 60.19 % ) " "Info: Total cell delay = 1.462 ns ( 60.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 39.81 % ) " "Info: Total interconnect delay = 0.967 ns ( 39.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { STORE:inst4|TMP[5] COMPAR:inst1|LessThan0~0 COMPAR:inst1|LessThan0~2 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { STORE:inst4|TMP[5] {} COMPAR:inst1|LessThan0~0 {} COMPAR:inst1|LessThan0~2 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.281ns 0.320ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.464 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns STORE:inst4\|TMP\[7\] 3 REG LCFF_X29_Y7_N17 17 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X29_Y7_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.464 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns STORE:inst4\|TMP\[5\] 3 REG LCFF_X29_Y7_N13 5 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X29_Y7_N13; Fanout = 5; REG Node = 'STORE:inst4\|TMP\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl STORE:inst4|TMP[5] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { STORE:inst4|TMP[5] COMPAR:inst1|LessThan0~0 COMPAR:inst1|LessThan0~2 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { STORE:inst4|TMP[5] {} COMPAR:inst1|LessThan0~0 {} COMPAR:inst1|LessThan0~2 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.281ns 0.320ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STORE:inst4\|TMP\[7\] N CLK 5.301 ns register " "Info: tsu for register \"STORE:inst4\|TMP\[7\]\" (data pin = \"N\", clock pin = \"CLK\") is 5.301 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.675 ns + Longest pin register " "Info: + Longest pin to register delay is 7.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns N 1 PIN PIN_A6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 2; PIN Node = 'N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 224 144 312 240 "N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.548 ns) + CELL(0.228 ns) 5.633 ns VendingMachine:inst\|Selector3~0 2 COMB LCCOMB_X29_Y7_N26 4 " "Info: 2: + IC(4.548 ns) + CELL(0.228 ns) = 5.633 ns; Loc. = LCCOMB_X29_Y7_N26; Fanout = 4; COMB Node = 'VendingMachine:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { N VendingMachine:inst|Selector3~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 6.178 ns VendingMachine:inst\|Selector3~1 3 COMB LCCOMB_X29_Y7_N30 5 " "Info: 3: + IC(0.320 ns) + CELL(0.225 ns) = 6.178 ns; Loc. = LCCOMB_X29_Y7_N30; Fanout = 5; COMB Node = 'VendingMachine:inst\|Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 6.468 ns DECODER:inst2\|Mux4~0 4 COMB LCCOMB_X29_Y7_N24 3 " "Info: 4: + IC(0.237 ns) + CELL(0.053 ns) = 6.468 ns; Loc. = LCCOMB_X29_Y7_N24; Fanout = 3; COMB Node = 'DECODER:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.436 ns) 7.154 ns ADDSUB:inst3\|Add0~7 5 COMB LCCOMB_X29_Y7_N2 2 " "Info: 5: + IC(0.250 ns) + CELL(0.436 ns) = 7.154 ns; Loc. = LCCOMB_X29_Y7_N2; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.189 ns ADDSUB:inst3\|Add0~11 6 COMB LCCOMB_X29_Y7_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.189 ns; Loc. = LCCOMB_X29_Y7_N4; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.224 ns ADDSUB:inst3\|Add0~15 7 COMB LCCOMB_X29_Y7_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.224 ns; Loc. = LCCOMB_X29_Y7_N6; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.259 ns ADDSUB:inst3\|Add0~19 8 COMB LCCOMB_X29_Y7_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.259 ns; Loc. = LCCOMB_X29_Y7_N8; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.294 ns ADDSUB:inst3\|Add0~23 9 COMB LCCOMB_X29_Y7_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.294 ns; Loc. = LCCOMB_X29_Y7_N10; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.329 ns ADDSUB:inst3\|Add0~27 10 COMB LCCOMB_X29_Y7_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.329 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = 'ADDSUB:inst3\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.453 ns ADDSUB:inst3\|Add0~31 11 COMB LCCOMB_X29_Y7_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 7.453 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.578 ns ADDSUB:inst3\|Add0~34 12 COMB LCCOMB_X29_Y7_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 7.578 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 1; COMB Node = 'ADDSUB:inst3\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 7.675 ns STORE:inst4\|TMP\[7\] 13 REG LCFF_X29_Y7_N17 17 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 7.675 ns; Loc. = LCFF_X29_Y7_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.320 ns ( 30.23 % ) " "Info: Total cell delay = 2.320 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.355 ns ( 69.77 % ) " "Info: Total interconnect delay = 5.355 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { N VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { N {} N~combout {} VendingMachine:inst|Selector3~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 4.548ns 0.320ns 0.237ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.225ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.464 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns STORE:inst4\|TMP\[7\] 3 REG LCFF_X29_Y7_N17 17 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X29_Y7_N17; Fanout = 17; REG Node = 'STORE:inst4\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { N VendingMachine:inst|Selector3~0 VendingMachine:inst|Selector3~1 DECODER:inst2|Mux4~0 ADDSUB:inst3|Add0~7 ADDSUB:inst3|Add0~11 ADDSUB:inst3|Add0~15 ADDSUB:inst3|Add0~19 ADDSUB:inst3|Add0~23 ADDSUB:inst3|Add0~27 ADDSUB:inst3|Add0~31 ADDSUB:inst3|Add0~34 STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { N {} N~combout {} VendingMachine:inst|Selector3~0 {} VendingMachine:inst|Selector3~1 {} DECODER:inst2|Mux4~0 {} ADDSUB:inst3|Add0~7 {} ADDSUB:inst3|Add0~11 {} ADDSUB:inst3|Add0~15 {} ADDSUB:inst3|Add0~19 {} ADDSUB:inst3|Add0~23 {} ADDSUB:inst3|Add0~27 {} ADDSUB:inst3|Add0~31 {} ADDSUB:inst3|Add0~34 {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 4.548ns 0.320ns 0.237ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.225ns 0.053ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STORE:inst4|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst4|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COINvalue\[3\] VendingMachine:inst\|y.S1 7.465 ns register " "Info: tco from clock \"CLK\" to destination pin \"COINvalue\[3\]\" through register \"VendingMachine:inst\|y.S1\" is 7.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns VendingMachine:inst\|y.S1 3 REG LCFF_X30_Y7_N17 6 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X30_Y7_N17; Fanout = 6; REG Node = 'VendingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl VendingMachine:inst|y.S1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.904 ns + Longest register pin " "Info: + Longest register to pin delay is 4.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachine:inst\|y.S1 1 REG LCFF_X30_Y7_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y7_N17; Fanout = 6; REG Node = 'VendingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachine:inst|y.S1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 0.352 ns VendingMachine:inst\|Selector3~0 2 COMB LCCOMB_X29_Y7_N26 4 " "Info: 2: + IC(0.299 ns) + CELL(0.053 ns) = 0.352 ns; Loc. = LCCOMB_X29_Y7_N26; Fanout = 4; COMB Node = 'VendingMachine:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { VendingMachine:inst|y.S1 VendingMachine:inst|Selector3~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.357 ns) 1.246 ns DECODER:inst2\|Mux1~1 3 COMB LCCOMB_X30_Y7_N30 1 " "Info: 3: + IC(0.537 ns) + CELL(0.357 ns) = 1.246 ns; Loc. = LCCOMB_X30_Y7_N30; Fanout = 1; COMB Node = 'DECODER:inst2\|Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { VendingMachine:inst|Selector3~0 DECODER:inst2|Mux1~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(2.144 ns) 4.904 ns COINvalue\[3\] 4 PIN PIN_N21 0 " "Info: 4: + IC(1.514 ns) + CELL(2.144 ns) = 4.904 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'COINvalue\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { DECODER:inst2|Mux1~1 COINvalue[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 72 752 928 88 "COINvalue\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 52.08 % ) " "Info: Total cell delay = 2.554 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.350 ns ( 47.92 % ) " "Info: Total interconnect delay = 2.350 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { VendingMachine:inst|y.S1 VendingMachine:inst|Selector3~0 DECODER:inst2|Mux1~1 COINvalue[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { VendingMachine:inst|y.S1 {} VendingMachine:inst|Selector3~0 {} DECODER:inst2|Mux1~1 {} COINvalue[3] {} } { 0.000ns 0.299ns 0.537ns 1.514ns } { 0.000ns 0.053ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { VendingMachine:inst|y.S1 VendingMachine:inst|Selector3~0 DECODER:inst2|Mux1~1 COINvalue[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { VendingMachine:inst|y.S1 {} VendingMachine:inst|Selector3~0 {} DECODER:inst2|Mux1~1 {} COINvalue[3] {} } { 0.000ns 0.299ns 0.537ns 1.514ns } { 0.000ns 0.053ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Q COINvalue\[3\] 10.191 ns Longest " "Info: Longest tpd from source pin \"Q\" to destination pin \"COINvalue\[3\]\" is 10.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Q 1 PIN PIN_C6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 3; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 240 144 312 256 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.557 ns) + CELL(0.228 ns) 5.632 ns DECODER:inst2\|Mux1~0 2 COMB LCCOMB_X30_Y7_N22 3 " "Info: 2: + IC(4.557 ns) + CELL(0.228 ns) = 5.632 ns; Loc. = LCCOMB_X30_Y7_N22; Fanout = 3; COMB Node = 'DECODER:inst2\|Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { Q DECODER:inst2|Mux1~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.378 ns) 6.533 ns DECODER:inst2\|Mux1~1 3 COMB LCCOMB_X30_Y7_N30 1 " "Info: 3: + IC(0.523 ns) + CELL(0.378 ns) = 6.533 ns; Loc. = LCCOMB_X30_Y7_N30; Fanout = 1; COMB Node = 'DECODER:inst2\|Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { DECODER:inst2|Mux1~0 DECODER:inst2|Mux1~1 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(2.144 ns) 10.191 ns COINvalue\[3\] 4 PIN PIN_N21 0 " "Info: 4: + IC(1.514 ns) + CELL(2.144 ns) = 10.191 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'COINvalue\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { DECODER:inst2|Mux1~1 COINvalue[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 72 752 928 88 "COINvalue\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.597 ns ( 35.30 % ) " "Info: Total cell delay = 3.597 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.594 ns ( 64.70 % ) " "Info: Total interconnect delay = 6.594 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.191 ns" { Q DECODER:inst2|Mux1~0 DECODER:inst2|Mux1~1 COINvalue[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.191 ns" { Q {} Q~combout {} DECODER:inst2|Mux1~0 {} DECODER:inst2|Mux1~1 {} COINvalue[3] {} } { 0.000ns 0.000ns 4.557ns 0.523ns 1.514ns } { 0.000ns 0.847ns 0.228ns 0.378ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VendingMachine:inst\|y.S2 D CLK -2.890 ns register " "Info: th for register \"VendingMachine:inst\|y.S2\" (data pin = \"D\", clock pin = \"CLK\") is -2.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 160 144 312 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns VendingMachine:inst\|y.S2 3 REG LCFF_X30_Y7_N7 21 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X30_Y7_N7; Fanout = 21; REG Node = 'VendingMachine:inst\|y.S2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl VendingMachine:inst|y.S2 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S2 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.506 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D 1 PIN PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 3; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/Block1.bdf" { { 208 144 312 224 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.871 ns) + CELL(0.053 ns) 4.754 ns VendingMachine:inst\|Selector1~0 2 COMB LCCOMB_X30_Y7_N4 2 " "Info: 2: + IC(3.871 ns) + CELL(0.053 ns) = 4.754 ns; Loc. = LCCOMB_X30_Y7_N4; Fanout = 2; COMB Node = 'VendingMachine:inst\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { D VendingMachine:inst|Selector1~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.346 ns) 5.351 ns VendingMachine:inst\|y.S2~0 3 COMB LCCOMB_X30_Y7_N6 1 " "Info: 3: + IC(0.251 ns) + CELL(0.346 ns) = 5.351 ns; Loc. = LCCOMB_X30_Y7_N6; Fanout = 1; COMB Node = 'VendingMachine:inst\|y.S2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { VendingMachine:inst|Selector1~0 VendingMachine:inst|y.S2~0 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.506 ns VendingMachine:inst\|y.S2 4 REG LCFF_X30_Y7_N7 21 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.506 ns; Loc. = LCFF_X30_Y7_N7; Fanout = 21; REG Node = 'VendingMachine:inst\|y.S2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { VendingMachine:inst|y.S2~0 VendingMachine:inst|y.S2 } "NODE_NAME" } } { "VendingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/VendingMachine/VendingMachine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 25.14 % ) " "Info: Total cell delay = 1.384 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 74.86 % ) " "Info: Total interconnect delay = 4.122 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { D VendingMachine:inst|Selector1~0 VendingMachine:inst|y.S2~0 VendingMachine:inst|y.S2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { D {} D~combout {} VendingMachine:inst|Selector1~0 {} VendingMachine:inst|y.S2~0 {} VendingMachine:inst|y.S2 {} } { 0.000ns 0.000ns 3.871ns 0.251ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl VendingMachine:inst|y.S2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} VendingMachine:inst|y.S2 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { D VendingMachine:inst|Selector1~0 VendingMachine:inst|y.S2~0 VendingMachine:inst|y.S2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { D {} D~combout {} VendingMachine:inst|Selector1~0 {} VendingMachine:inst|y.S2~0 {} VendingMachine:inst|y.S2 {} } { 0.000ns 0.000ns 3.871ns 0.251ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.346ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 22:49:28 2016 " "Info: Processing ended: Tue Apr 19 22:49:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
