// Seed: 3839300138
`define pp_2 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype wire `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
endmodule
