$date
   Tue Mar 25 14:35:07 2025
$end

$version
  2024.2.0
$end

$timescale
  1ps
$end

$scope module tb_counter $end
$var reg 1 ! clk $end
$var reg 1 " rst_ $end
$var reg 1 # load $end
$var reg 1 $ enable $end
$var reg 5 % data [4:0] $end
$var reg 5 & count [4:0] $end
$scope module dut_counter $end
$var wire 5 ' data [4:0] $end
$var reg 5 & count [4:0] $end
$var wire 1 ( load $end
$var wire 1 ) enable $end
$var wire 1 * clk $end
$var wire 1 + rst_ $end
$upscope $end
$scope task expect_test $end
$var reg 5 , expects [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
x"
x#
x$
bx %
bx &
bx '
x(
x)
1*
x+
bx ,
$end

#5000
0!
0"
b0 &
0*
0+

#10000
1!
1*

#15000
0!
1"
0#
1$
0(
1)
0*
1+
b0 ,

#20000
1!
b1 &
1*

#25000
0!
0*
b1 ,

#30000
1!
b10 &
1*

#35000
0!
0*
b10 ,

#40000
1!
b11 &
1*

#45000
0!
0*
b11 ,

#50000
1!
b100 &
1*

#55000
0!
0$
0)
0*
b100 ,

#60000
1!
1*

#65000
0!
0*

#70000
1!
1*

#75000
0!
1#
b10101 %
b10101 '
1(
0*

#80000
1!
b10101 &
1*

#85000
0!
1$
b11101 %
b11101 '
1)
0*
b10101 ,

#90000
1!
b11101 &
1*

#95000
0!
0#
bx %
bx '
0(
0*
b11101 ,

#100000
1!
b11110 &
1*

#105000
0!
0*
b11110 ,

#110000
1!
b11111 &
1*

#115000
0!
0*
b11111 ,

#120000
1!
b0 &
1*

#125000
0!
0*
b0 ,

#130000
1!
b1 &
1*

#135000
0!
0*
b1 ,
