# Single-cycle CPU

Single-cycle CPU microarchitecture, supports 5 tsc instructions (ADD, ADI, LHI, JMP, WWD)
