//Revision: $Id: //dwh/ddr_iip/ictl/dev/DWC_ddr_umctl2/src/apb/DWC_ddr_umctl2_apb_defines.svh#17 $
//  ------------------------------------------------------------------------
//
//                    (C) COPYRIGHT 2018 SYNOPSYS, INC.
//                            ALL RIGHTS RESERVED
//
//  This software and the associated documentation are confidential and
//  proprietary to Synopsys, Inc.  Your use or disclosure of this
//  software is subject to the terms and conditions of a written
//  license agreement between you, or your company, and Synopsys, Inc.
//
// The entire notice above must be reproduced on all authorized copies.
//
// Component Name   : DWC_ddr_umctl2
// Component Version: 3.60a
// Release Type     : GA
//  ------------------------------------------------------------------------

`ifndef __GUARD__DWC_DDR_UMCTL2_APB_DEFINES__SVH__
`define __GUARD__DWC_DDR_UMCTL2_APB_DEFINES__SVH__
`define SHIFTAPBADDR(a) a>>2

// Register MSTR 
`define UMCTL2_REG_MSTR_ADDR `SHIFTAPBADDR( 32'h00000000 )
`define UMCTL2_REG_MSK_MSTR_DDR3 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_MSTR_DDR3 1
`define UMCTL2_REG_OFFSET_MSTR_DDR3 0
`define UMCTL2_REG_DFLT_MSTR_DDR3 (`MEMC_DDR3_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_MSTR_MOBILE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_MSTR_MOBILE 1
`define UMCTL2_REG_OFFSET_MSTR_MOBILE 1
`define UMCTL2_REG_DFLT_MSTR_MOBILE 1'h0
`define UMCTL2_REG_MSK_MSTR_LPDDR2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_MSTR_LPDDR2 1
`define UMCTL2_REG_OFFSET_MSTR_LPDDR2 2
`define UMCTL2_REG_DFLT_MSTR_LPDDR2 1'h0
`define UMCTL2_REG_MSK_MSTR_LPDDR3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_MSTR_LPDDR3 1
`define UMCTL2_REG_OFFSET_MSTR_LPDDR3 3
`define UMCTL2_REG_DFLT_MSTR_LPDDR3 1'h0
`define UMCTL2_REG_MSK_MSTR_DDR4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_MSTR_DDR4 1
`define UMCTL2_REG_OFFSET_MSTR_DDR4 4
`define UMCTL2_REG_DFLT_MSTR_DDR4 1'h0
`define UMCTL2_REG_MSK_MSTR_LPDDR4 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_MSTR_LPDDR4 1
`define UMCTL2_REG_OFFSET_MSTR_LPDDR4 5
`define UMCTL2_REG_DFLT_MSTR_LPDDR4 1'h0
`define UMCTL2_REG_MSK_MSTR_BURST_MODE 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_MSTR_BURST_MODE 1
`define UMCTL2_REG_OFFSET_MSTR_BURST_MODE 8
`define UMCTL2_REG_DFLT_MSTR_BURST_MODE 1'h0
`define UMCTL2_REG_MSK_MSTR_BURSTCHOP 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_MSTR_BURSTCHOP 1
`define UMCTL2_REG_OFFSET_MSTR_BURSTCHOP 9
`define UMCTL2_REG_DFLT_MSTR_BURSTCHOP 1'h0
`define UMCTL2_REG_MSK_MSTR_EN_2T_TIMING_MODE 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_MSTR_EN_2T_TIMING_MODE 1
`define UMCTL2_REG_OFFSET_MSTR_EN_2T_TIMING_MODE 10
`define UMCTL2_REG_DFLT_MSTR_EN_2T_TIMING_MODE 1'h0
`define UMCTL2_REG_MSK_MSTR_GEARDOWN_MODE 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_MSTR_GEARDOWN_MODE 1
`define UMCTL2_REG_OFFSET_MSTR_GEARDOWN_MODE 11
`define UMCTL2_REG_DFLT_MSTR_GEARDOWN_MODE 1'h0
`define UMCTL2_REG_MSK_MSTR_DATA_BUS_WIDTH 32'b00000000000000000011000000000000
`define UMCTL2_REG_SIZE_MSTR_DATA_BUS_WIDTH 2
`define UMCTL2_REG_OFFSET_MSTR_DATA_BUS_WIDTH 12
`define UMCTL2_REG_DFLT_MSTR_DATA_BUS_WIDTH 2'h0
`define UMCTL2_REG_MSK_MSTR_DLL_OFF_MODE 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_MSTR_DLL_OFF_MODE 1
`define UMCTL2_REG_OFFSET_MSTR_DLL_OFF_MODE 15
`define UMCTL2_REG_DFLT_MSTR_DLL_OFF_MODE 1'h0
`define UMCTL2_REG_MSK_MSTR_BURST_RDWR 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_MSTR_BURST_RDWR 4
`define UMCTL2_REG_OFFSET_MSTR_BURST_RDWR 16
`define UMCTL2_REG_DFLT_MSTR_BURST_RDWR 4'h4
`define UMCTL2_REG_MSK_MSTR_ACTIVE_LOGICAL_RANKS 32'b00000000001100000000000000000000
`define UMCTL2_REG_SIZE_MSTR_ACTIVE_LOGICAL_RANKS 2
`define UMCTL2_REG_OFFSET_MSTR_ACTIVE_LOGICAL_RANKS 20
`define UMCTL2_REG_DFLT_MSTR_ACTIVE_LOGICAL_RANKS 2'h0
`define UMCTL2_REG_MSK_MSTR_FREQUENCY_RATIO 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_MSTR_FREQUENCY_RATIO 1
`define UMCTL2_REG_OFFSET_MSTR_FREQUENCY_RATIO 22
`define UMCTL2_REG_DFLT_MSTR_FREQUENCY_RATIO 1'h0
`define UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS_MSB 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_MSTR_ACTIVE_RANKS_MSB 1
`define UMCTL2_REG_OFFSET_MSTR_ACTIVE_RANKS_MSB 23
`define UMCTL2_REG_DFLT_MSTR_ACTIVE_RANKS_MSB 1'h0
`define UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS ( (`MEMC_NUM_RANKS==2) ? 32'b00000011000000000000000000000000 : 32'b00001111000000000000000000000000)
`define UMCTL2_REG_SIZE_MSTR_ACTIVE_RANKS ((`MEMC_NUM_RANKS==2) ? 2 : 4)
`define UMCTL2_REG_OFFSET_MSTR_ACTIVE_RANKS 24
`define UMCTL2_REG_DFLT_MSTR_ACTIVE_RANKS ((`MEMC_NUM_RANKS>=4) ? 'hF :((`MEMC_NUM_RANKS==2) ? 'h3 : 'h1))
`define UMCTL2_REG_MSK_MSTR_FREQUENCY_MODE 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_MSTR_FREQUENCY_MODE 1
`define UMCTL2_REG_OFFSET_MSTR_FREQUENCY_MODE 29
`define UMCTL2_REG_DFLT_MSTR_FREQUENCY_MODE 1'h0
`define UMCTL2_REG_MSK_MSTR_DEVICE_CONFIG 32'b11000000000000000000000000000000
`define UMCTL2_REG_SIZE_MSTR_DEVICE_CONFIG 2
`define UMCTL2_REG_OFFSET_MSTR_DEVICE_CONFIG 30
`define UMCTL2_REG_DFLT_MSTR_DEVICE_CONFIG 2'h0
`define UMCTL2_REG_MSK_MSTR ( `UMCTL2_REG_MSK_MSTR_DDR3 | `UMCTL2_REG_MSK_MSTR_MOBILE | `UMCTL2_REG_MSK_MSTR_LPDDR2 | `UMCTL2_REG_MSK_MSTR_LPDDR3 | `UMCTL2_REG_MSK_MSTR_DDR4 | `UMCTL2_REG_MSK_MSTR_LPDDR4 | `UMCTL2_REG_MSK_MSTR_BURST_MODE | `UMCTL2_REG_MSK_MSTR_BURSTCHOP | `UMCTL2_REG_MSK_MSTR_EN_2T_TIMING_MODE | `UMCTL2_REG_MSK_MSTR_GEARDOWN_MODE | `UMCTL2_REG_MSK_MSTR_DATA_BUS_WIDTH | `UMCTL2_REG_MSK_MSTR_DLL_OFF_MODE | `UMCTL2_REG_MSK_MSTR_BURST_RDWR | `UMCTL2_REG_MSK_MSTR_ACTIVE_LOGICAL_RANKS | `UMCTL2_REG_MSK_MSTR_FREQUENCY_RATIO | `UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS_MSB | `UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS | `UMCTL2_REG_MSK_MSTR_FREQUENCY_MODE | `UMCTL2_REG_MSK_MSTR_DEVICE_CONFIG )
`define UMCTL2_REG_RWONLY_MSK_MSTR ( 32'h0 `ifdef MEMC_DDR3 | `UMCTL2_REG_MSK_MSTR_DDR3 `endif `ifdef MEMC_MOBILE | `UMCTL2_REG_MSK_MSTR_MOBILE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_MSTR_LPDDR2 `endif `ifdef MEMC_LPDDR3 | `UMCTL2_REG_MSK_MSTR_LPDDR3 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MSTR_DDR4 `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_MSTR_LPDDR4 `endif `ifndef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_MSTR_BURST_MODE `endif `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_MSK_MSTR_BURSTCHOP `endif `ifndef MEMC_CMD_RTN2IDLE | `UMCTL2_REG_MSK_MSTR_EN_2T_TIMING_MODE `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_MSTR_GEARDOWN_MODE `endif `endif `endif | `UMCTL2_REG_MSK_MSTR_DATA_BUS_WIDTH `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_MSK_MSTR_DLL_OFF_MODE `endif | `UMCTL2_REG_MSK_MSTR_BURST_RDWR `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_MSTR_ACTIVE_LOGICAL_RANKS `endif `ifdef MEMC_PROG_FREQ_RATIO_EN | `UMCTL2_REG_MSK_MSTR_FREQUENCY_RATIO `endif `ifdef MEMC_NUM_RANKS_GT_4 | `UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS_MSB `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_MSTR_ACTIVE_RANKS `endif `ifdef UMCTL2_FAST_FREQUENCY_CHANGE | `UMCTL2_REG_MSK_MSTR_FREQUENCY_MODE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MSTR_DEVICE_CONFIG `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MSTR ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MSTR ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MSTR ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MSTR ( 32'h0  )
`define UMCTL2_REG_DFLT_MSTR ( 32'h0 `ifdef MEMC_DDR3 | ((`UMCTL2_REG_DFLT_MSTR_DDR3) << `UMCTL2_REG_OFFSET_MSTR_DDR3) `endif `ifdef MEMC_MOBILE | ((`UMCTL2_REG_DFLT_MSTR_MOBILE) << `UMCTL2_REG_OFFSET_MSTR_MOBILE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_MSTR_LPDDR2) << `UMCTL2_REG_OFFSET_MSTR_LPDDR2) `endif `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_DFLT_MSTR_LPDDR3) << `UMCTL2_REG_OFFSET_MSTR_LPDDR3) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MSTR_DDR4) << `UMCTL2_REG_OFFSET_MSTR_DDR4) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_MSTR_LPDDR4) << `UMCTL2_REG_OFFSET_MSTR_LPDDR4) `endif `ifndef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_MSTR_BURST_MODE) << `UMCTL2_REG_OFFSET_MSTR_BURST_MODE) `endif `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_DFLT_MSTR_BURSTCHOP) << `UMCTL2_REG_OFFSET_MSTR_BURSTCHOP) `endif `ifndef MEMC_CMD_RTN2IDLE | ((`UMCTL2_REG_DFLT_MSTR_EN_2T_TIMING_MODE) << `UMCTL2_REG_OFFSET_MSTR_EN_2T_TIMING_MODE) `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_MSTR_GEARDOWN_MODE) << `UMCTL2_REG_OFFSET_MSTR_GEARDOWN_MODE) `endif `endif `endif | ((`UMCTL2_REG_DFLT_MSTR_DATA_BUS_WIDTH) << `UMCTL2_REG_OFFSET_MSTR_DATA_BUS_WIDTH) `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_DFLT_MSTR_DLL_OFF_MODE) << `UMCTL2_REG_OFFSET_MSTR_DLL_OFF_MODE) `endif | ((`UMCTL2_REG_DFLT_MSTR_BURST_RDWR) << `UMCTL2_REG_OFFSET_MSTR_BURST_RDWR) `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_MSTR_ACTIVE_LOGICAL_RANKS) << `UMCTL2_REG_OFFSET_MSTR_ACTIVE_LOGICAL_RANKS) `endif `ifdef MEMC_PROG_FREQ_RATIO_EN | ((`UMCTL2_REG_DFLT_MSTR_FREQUENCY_RATIO) << `UMCTL2_REG_OFFSET_MSTR_FREQUENCY_RATIO) `endif `ifdef MEMC_NUM_RANKS_GT_4 | ((`UMCTL2_REG_DFLT_MSTR_ACTIVE_RANKS_MSB) << `UMCTL2_REG_OFFSET_MSTR_ACTIVE_RANKS_MSB) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_MSTR_ACTIVE_RANKS) << `UMCTL2_REG_OFFSET_MSTR_ACTIVE_RANKS) `endif `ifdef UMCTL2_FAST_FREQUENCY_CHANGE | ((`UMCTL2_REG_DFLT_MSTR_FREQUENCY_MODE) << `UMCTL2_REG_OFFSET_MSTR_FREQUENCY_MODE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MSTR_DEVICE_CONFIG) << `UMCTL2_REG_OFFSET_MSTR_DEVICE_CONFIG) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MSTR ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MSTR)) : ({^(`UMCTL2_REG_DFLT_MSTR & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MSTR & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MSTR & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MSTR & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MSTR 32

// Register STAT 
`define UMCTL2_REG_STAT_ADDR `SHIFTAPBADDR( 32'h00000004 )
`define UMCTL2_REG_MSK_STAT_OPERATING_MODE ( (`MEMC_MOBILE_OR_LPDDR2_OR_DDR4_EN==1) ? 32'b00000000000000000000000000000111 : 32'b00000000000000000000000000000011)
`define UMCTL2_REG_SIZE_STAT_OPERATING_MODE ((`MEMC_MOBILE_OR_LPDDR2_OR_DDR4_EN==1) ? 3 : 2)
`define UMCTL2_REG_OFFSET_STAT_OPERATING_MODE 0
`define UMCTL2_REG_DFLT_STAT_OPERATING_MODE ('h0)
`define UMCTL2_REG_MSK_STAT_SELFREF_TYPE 32'b00000000000000000000000000110000
`define UMCTL2_REG_SIZE_STAT_SELFREF_TYPE 2
`define UMCTL2_REG_OFFSET_STAT_SELFREF_TYPE 4
`define UMCTL2_REG_DFLT_STAT_SELFREF_TYPE 2'h0
`define UMCTL2_REG_MSK_STAT_SELFREF_STATE 32'b00000000000000000000001100000000
`define UMCTL2_REG_SIZE_STAT_SELFREF_STATE 2
`define UMCTL2_REG_OFFSET_STAT_SELFREF_STATE 8
`define UMCTL2_REG_DFLT_STAT_SELFREF_STATE 2'h0
`define UMCTL2_REG_MSK_STAT_SELFREF_CAM_NOT_EMPTY 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_STAT_SELFREF_CAM_NOT_EMPTY 1
`define UMCTL2_REG_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY 12
`define UMCTL2_REG_DFLT_STAT_SELFREF_CAM_NOT_EMPTY 1'h0
`define UMCTL2_REG_MSK_STAT ( `UMCTL2_REG_MSK_STAT_OPERATING_MODE | `UMCTL2_REG_MSK_STAT_SELFREF_TYPE | `UMCTL2_REG_MSK_STAT_SELFREF_STATE | `UMCTL2_REG_MSK_STAT_SELFREF_CAM_NOT_EMPTY )
`define UMCTL2_REG_RWONLY_MSK_STAT ( 32'h0 | `UMCTL2_REG_MSK_STAT_OPERATING_MODE | `UMCTL2_REG_MSK_STAT_SELFREF_TYPE `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_STAT_SELFREF_STATE `endif | `UMCTL2_REG_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define UMCTL2_REG_ONEBITRO_MSK_STAT ( 32'h0 | `UMCTL2_REG_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define UMCTL2_REG_COMPANION_MSK_STAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_STAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_STAT ( 32'h0  )
`define UMCTL2_REG_DFLT_STAT ( 32'h0 | ((`UMCTL2_REG_DFLT_STAT_OPERATING_MODE) << `UMCTL2_REG_OFFSET_STAT_OPERATING_MODE) | ((`UMCTL2_REG_DFLT_STAT_SELFREF_TYPE) << `UMCTL2_REG_OFFSET_STAT_SELFREF_TYPE) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_STAT_SELFREF_STATE) << `UMCTL2_REG_OFFSET_STAT_SELFREF_STATE) `endif | ((`UMCTL2_REG_DFLT_STAT_SELFREF_CAM_NOT_EMPTY) << `UMCTL2_REG_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_STAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_STAT)) : ({^(`UMCTL2_REG_DFLT_STAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_STAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_STAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_STAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_STAT 13

`ifdef UMCTL2_DDR4_MRAM_EN_OR_HET_RANK_RFC
// Register MSTR1 
`define UMCTL2_REG_MSTR1_ADDR `SHIFTAPBADDR( 32'h00000008 )
`define UMCTL2_REG_MSK_MSTR1_RANK_TMGREG_SEL ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_MSTR1_RANK_TMGREG_SEL `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_MSTR1_RANK_TMGREG_SEL 0
`define UMCTL2_REG_DFLT_MSTR1_RANK_TMGREG_SEL ('h0)
`define UMCTL2_REG_MSK_MSTR1_RFC_TMGREG_SEL ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_MSTR1_RFC_TMGREG_SEL `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_MSTR1_RFC_TMGREG_SEL 8
`define UMCTL2_REG_DFLT_MSTR1_RFC_TMGREG_SEL ('h0)
`define UMCTL2_REG_MSK_MSTR1_ALT_ADDRMAP_EN 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_MSTR1_ALT_ADDRMAP_EN 1
`define UMCTL2_REG_OFFSET_MSTR1_ALT_ADDRMAP_EN 16
`define UMCTL2_REG_DFLT_MSTR1_ALT_ADDRMAP_EN 1'h0
`define UMCTL2_REG_MSK_MSTR1 ( `UMCTL2_REG_MSK_MSTR1_RANK_TMGREG_SEL | `UMCTL2_REG_MSK_MSTR1_RFC_TMGREG_SEL | `UMCTL2_REG_MSK_MSTR1_ALT_ADDRMAP_EN )
`define UMCTL2_REG_RWONLY_MSK_MSTR1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MSTR1_RANK_TMGREG_SEL `endif `ifdef UMCTL2_HET_RANK_RFC | `UMCTL2_REG_MSK_MSTR1_RFC_TMGREG_SEL `endif `ifdef UMCTL2_HET_RANK | `UMCTL2_REG_MSK_MSTR1_ALT_ADDRMAP_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MSTR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MSTR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MSTR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MSTR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_MSTR1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MSTR1_RANK_TMGREG_SEL) << `UMCTL2_REG_OFFSET_MSTR1_RANK_TMGREG_SEL) `endif `ifdef UMCTL2_HET_RANK_RFC | ((`UMCTL2_REG_DFLT_MSTR1_RFC_TMGREG_SEL) << `UMCTL2_REG_OFFSET_MSTR1_RFC_TMGREG_SEL) `endif `ifdef UMCTL2_HET_RANK | ((`UMCTL2_REG_DFLT_MSTR1_ALT_ADDRMAP_EN) << `UMCTL2_REG_OFFSET_MSTR1_ALT_ADDRMAP_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MSTR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MSTR1)) : ({^(`UMCTL2_REG_DFLT_MSTR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MSTR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MSTR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MSTR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MSTR1 17
`endif //UMCTL2_DDR4_MRAM_EN_OR_HET_RANK_RFC

`ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
// Register MRCTRL3 
`define UMCTL2_REG_MRCTRL3_ADDR `SHIFTAPBADDR( 32'h0000000c )
`define UMCTL2_REG_MSK_MRCTRL3_MR_RANK_SEL ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_MRCTRL3_MR_RANK_SEL `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_MRCTRL3_MR_RANK_SEL 0
`define UMCTL2_REG_DFLT_MRCTRL3_MR_RANK_SEL ((`MEMC_NUM_RANKS==16) ? 'hFFFF : (`MEMC_NUM_RANKS==8) ? 'hFF : (`MEMC_NUM_RANKS==4) ? 'hF : (`MEMC_NUM_RANKS==2) ? 'h3 : 'h1)
`define UMCTL2_REG_MSK_MRCTRL3 `UMCTL2_REG_MSK_MRCTRL3_MR_RANK_SEL
`define UMCTL2_REG_RWONLY_MSK_MRCTRL3 ( 32'h0 | `UMCTL2_REG_MSK_MRCTRL3_MR_RANK_SEL  )
`define UMCTL2_REG_ONEBITRO_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRCTRL3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRCTRL3 ( 32'h0 | ((`UMCTL2_REG_DFLT_MRCTRL3_MR_RANK_SEL) << `UMCTL2_REG_OFFSET_MRCTRL3_MR_RANK_SEL)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRCTRL3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRCTRL3)) : ({^(`UMCTL2_REG_DFLT_MRCTRL3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRCTRL3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRCTRL3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRCTRL3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRCTRL3 (0+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_1_OR_2_OR_4

// Register MRCTRL0 
`define UMCTL2_REG_MRCTRL0_ADDR `SHIFTAPBADDR( 32'h00000010 )
`define UMCTL2_REG_MSK_MRCTRL0_MR_TYPE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_MRCTRL0_MR_TYPE 1
`define UMCTL2_REG_OFFSET_MRCTRL0_MR_TYPE 0
`define UMCTL2_REG_DFLT_MRCTRL0_MR_TYPE 1'h0
`define UMCTL2_REG_MSK_MRCTRL0_MPR_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_MRCTRL0_MPR_EN 1
`define UMCTL2_REG_OFFSET_MRCTRL0_MPR_EN 1
`define UMCTL2_REG_DFLT_MRCTRL0_MPR_EN 1'h0
`define UMCTL2_REG_MSK_MRCTRL0_PDA_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_MRCTRL0_PDA_EN 1
`define UMCTL2_REG_OFFSET_MRCTRL0_PDA_EN 2
`define UMCTL2_REG_DFLT_MRCTRL0_PDA_EN 1'h0
`define UMCTL2_REG_MSK_MRCTRL0_SW_INIT_INT 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_MRCTRL0_SW_INIT_INT 1
`define UMCTL2_REG_OFFSET_MRCTRL0_SW_INIT_INT 3
`define UMCTL2_REG_DFLT_MRCTRL0_SW_INIT_INT 1'h0
`define UMCTL2_REG_MSK_MRCTRL0_MR_RANK ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define UMCTL2_REG_SIZE_MRCTRL0_MR_RANK `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_MRCTRL0_MR_RANK 4
`define UMCTL2_REG_DFLT_MRCTRL0_MR_RANK ((`MEMC_NUM_RANKS==4) ? 'hF :((`MEMC_NUM_RANKS==2) ? 'h3 : 'h1))
`define UMCTL2_REG_MSK_MRCTRL0_MR_ADDR 32'b00000000000000001111000000000000
`define UMCTL2_REG_SIZE_MRCTRL0_MR_ADDR 4
`define UMCTL2_REG_OFFSET_MRCTRL0_MR_ADDR 12
`define UMCTL2_REG_DFLT_MRCTRL0_MR_ADDR 4'h0
`define UMCTL2_REG_MSK_MRCTRL0_MR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_MRCTRL0_MR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_OFFSET_MRCTRL0_MR_CID 16
`define UMCTL2_REG_DFLT_MRCTRL0_MR_CID ('h0)
`define UMCTL2_REG_MSK_MRCTRL0_PBA_MODE 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_MRCTRL0_PBA_MODE 1
`define UMCTL2_REG_OFFSET_MRCTRL0_PBA_MODE 30
`define UMCTL2_REG_DFLT_MRCTRL0_PBA_MODE 1'h0
`define UMCTL2_REG_MSK_MRCTRL0_MR_WR 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_MRCTRL0_MR_WR 1
`define UMCTL2_REG_OFFSET_MRCTRL0_MR_WR 31
`define UMCTL2_REG_DFLT_MRCTRL0_MR_WR 1'h0
`define UMCTL2_REG_MSK_MRCTRL0 ( `UMCTL2_REG_MSK_MRCTRL0_MR_TYPE | `UMCTL2_REG_MSK_MRCTRL0_MPR_EN | `UMCTL2_REG_MSK_MRCTRL0_PDA_EN | `UMCTL2_REG_MSK_MRCTRL0_SW_INIT_INT | `UMCTL2_REG_MSK_MRCTRL0_MR_RANK | `UMCTL2_REG_MSK_MRCTRL0_MR_ADDR | `UMCTL2_REG_MSK_MRCTRL0_MR_CID | `UMCTL2_REG_MSK_MRCTRL0_PBA_MODE | `UMCTL2_REG_MSK_MRCTRL0_MR_WR )
`define UMCTL2_REG_RWONLY_MSK_MRCTRL0 ( 32'h0 `ifdef MEMC_LPDDR2_OR_DDR4 | `UMCTL2_REG_MSK_MRCTRL0_MR_TYPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRCTRL0_MPR_EN `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRCTRL0_PDA_EN `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_MRCTRL0_SW_INIT_INT `endif `ifdef MEMC_NUM_RANKS_1_OR_2_OR_4 | `UMCTL2_REG_MSK_MRCTRL0_MR_RANK `endif | `UMCTL2_REG_MSK_MRCTRL0_MR_ADDR `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_MRCTRL0_MR_CID `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRCTRL0_PBA_MODE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRCTRL0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRCTRL0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRCTRL0 ( 32'h0 | `UMCTL2_REG_MSK_MRCTRL0_MR_WR  )
`define UMCTL2_REG_ONETOCLR_MSK_MRCTRL0 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRCTRL0 ( 32'h0 `ifdef MEMC_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_DFLT_MRCTRL0_MR_TYPE) << `UMCTL2_REG_OFFSET_MRCTRL0_MR_TYPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MRCTRL0_MPR_EN) << `UMCTL2_REG_OFFSET_MRCTRL0_MPR_EN) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MRCTRL0_PDA_EN) << `UMCTL2_REG_OFFSET_MRCTRL0_PDA_EN) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_MRCTRL0_SW_INIT_INT) << `UMCTL2_REG_OFFSET_MRCTRL0_SW_INIT_INT) `endif `ifdef MEMC_NUM_RANKS_1_OR_2_OR_4 | ((`UMCTL2_REG_DFLT_MRCTRL0_MR_RANK) << `UMCTL2_REG_OFFSET_MRCTRL0_MR_RANK) `endif | ((`UMCTL2_REG_DFLT_MRCTRL0_MR_ADDR) << `UMCTL2_REG_OFFSET_MRCTRL0_MR_ADDR) `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_MRCTRL0_MR_CID) << `UMCTL2_REG_OFFSET_MRCTRL0_MR_CID) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MRCTRL0_PBA_MODE) << `UMCTL2_REG_OFFSET_MRCTRL0_PBA_MODE) `endif | ((`UMCTL2_REG_DFLT_MRCTRL0_MR_WR) << `UMCTL2_REG_OFFSET_MRCTRL0_MR_WR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRCTRL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRCTRL0)) : ({^(`UMCTL2_REG_DFLT_MRCTRL0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRCTRL0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRCTRL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRCTRL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRCTRL0 32

// Register MRCTRL1 
`define UMCTL2_REG_MRCTRL1_ADDR `SHIFTAPBADDR( 32'h00000014 )
`define UMCTL2_REG_MSK_MRCTRL1_MR_DATA ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_SIZE_MRCTRL1_MR_DATA `MEMC_PAGE_BITS
`define UMCTL2_REG_OFFSET_MRCTRL1_MR_DATA 0
`define UMCTL2_REG_DFLT_MRCTRL1_MR_DATA ('h0)
`define UMCTL2_REG_MSK_MRCTRL1 `UMCTL2_REG_MSK_MRCTRL1_MR_DATA
`define UMCTL2_REG_RWONLY_MSK_MRCTRL1 ( 32'h0 | `UMCTL2_REG_MSK_MRCTRL1_MR_DATA  )
`define UMCTL2_REG_ONEBITRO_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRCTRL1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRCTRL1 ( 32'h0 | ((`UMCTL2_REG_DFLT_MRCTRL1_MR_DATA) << `UMCTL2_REG_OFFSET_MRCTRL1_MR_DATA)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRCTRL1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRCTRL1)) : ({^(`UMCTL2_REG_DFLT_MRCTRL1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRCTRL1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRCTRL1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRCTRL1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRCTRL1 (0+`MEMC_PAGE_BITS)

// Register MRSTAT 
`define UMCTL2_REG_MRSTAT_ADDR `SHIFTAPBADDR( 32'h00000018 )
`define UMCTL2_REG_MSK_MRSTAT_MR_WR_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_MRSTAT_MR_WR_BUSY 1
`define UMCTL2_REG_OFFSET_MRSTAT_MR_WR_BUSY 0
`define UMCTL2_REG_DFLT_MRSTAT_MR_WR_BUSY 1'h0
`define UMCTL2_REG_MSK_MRSTAT_PDA_DONE 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_MRSTAT_PDA_DONE 1
`define UMCTL2_REG_OFFSET_MRSTAT_PDA_DONE 8
`define UMCTL2_REG_DFLT_MRSTAT_PDA_DONE 1'h0
`define UMCTL2_REG_MSK_MRSTAT ( `UMCTL2_REG_MSK_MRSTAT_MR_WR_BUSY | `UMCTL2_REG_MSK_MRSTAT_PDA_DONE )
`define UMCTL2_REG_RWONLY_MSK_MRSTAT ( 32'h0 | `UMCTL2_REG_MSK_MRSTAT_MR_WR_BUSY `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRSTAT_PDA_DONE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRSTAT ( 32'h0 | `UMCTL2_REG_MSK_MRSTAT_MR_WR_BUSY `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRSTAT_PDA_DONE `endif  )
`define UMCTL2_REG_COMPANION_MSK_MRSTAT ( 32'b0 | `UMCTL2_REG_MSK_MRSTAT_MR_WR_BUSY  )
`define UMCTL2_REG_ONETOSET_MSK_MRSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_MRSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_MRSTAT_MR_WR_BUSY) << `UMCTL2_REG_OFFSET_MRSTAT_MR_WR_BUSY) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MRSTAT_PDA_DONE) << `UMCTL2_REG_OFFSET_MRSTAT_PDA_DONE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRSTAT)) : ({^(`UMCTL2_REG_DFLT_MRSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRSTAT 9

`ifdef MEMC_DDR4
// Register MRCTRL2 
`define UMCTL2_REG_MRCTRL2_ADDR `SHIFTAPBADDR( 32'h0000001c )
`define UMCTL2_REG_MSK_MRCTRL2_MR_DEVICE_SEL 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_MRCTRL2_MR_DEVICE_SEL 32
`define UMCTL2_REG_OFFSET_MRCTRL2_MR_DEVICE_SEL 0
`define UMCTL2_REG_DFLT_MRCTRL2_MR_DEVICE_SEL 32'h0
`define UMCTL2_REG_MSK_MRCTRL2 `UMCTL2_REG_MSK_MRCTRL2_MR_DEVICE_SEL
`define UMCTL2_REG_RWONLY_MSK_MRCTRL2 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_MRCTRL2_MR_DEVICE_SEL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRCTRL2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRCTRL2 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_MRCTRL2_MR_DEVICE_SEL) << `UMCTL2_REG_OFFSET_MRCTRL2_MR_DEVICE_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRCTRL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRCTRL2)) : ({^(`UMCTL2_REG_DFLT_MRCTRL2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRCTRL2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRCTRL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRCTRL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRCTRL2 32
`endif //MEMC_DDR4

`ifdef MEMC_LPDDR2
// Register DERATEEN 
`define UMCTL2_REG_DERATEEN_ADDR `SHIFTAPBADDR( 32'h00000020 )
`define UMCTL2_REG_MSK_DERATEEN_DERATE_ENABLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DERATEEN_DERATE_ENABLE 1
`define UMCTL2_REG_OFFSET_DERATEEN_DERATE_ENABLE 0
`define UMCTL2_REG_DFLT_DERATEEN_DERATE_ENABLE 1'h0
`define UMCTL2_REG_MSK_DERATEEN_DERATE_VALUE 32'b00000000000000000000000000000110
`define UMCTL2_REG_SIZE_DERATEEN_DERATE_VALUE 2
`define UMCTL2_REG_OFFSET_DERATEEN_DERATE_VALUE 1
`define UMCTL2_REG_DFLT_DERATEEN_DERATE_VALUE 2'h0
`define UMCTL2_REG_MSK_DERATEEN_DERATE_BYTE 32'b00000000000000000000000011110000
`define UMCTL2_REG_SIZE_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_OFFSET_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_DFLT_DERATEEN_DERATE_BYTE 4'h0
`define UMCTL2_REG_MSK_DERATEEN_RC_DERATE_VALUE 32'b00000000000000000000011100000000
`define UMCTL2_REG_SIZE_DERATEEN_RC_DERATE_VALUE 3
`define UMCTL2_REG_OFFSET_DERATEEN_RC_DERATE_VALUE 8
`define UMCTL2_REG_DFLT_DERATEEN_RC_DERATE_VALUE 3'h0
`define UMCTL2_REG_MSK_DERATEEN_DERATE_MR4_TUF_DIS 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_DERATEEN_DERATE_MR4_TUF_DIS 1
`define UMCTL2_REG_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS 12
`define UMCTL2_REG_DFLT_DERATEEN_DERATE_MR4_TUF_DIS 1'h0
`define UMCTL2_REG_MSK_DERATEEN ( `UMCTL2_REG_MSK_DERATEEN_DERATE_ENABLE | `UMCTL2_REG_MSK_DERATEEN_DERATE_VALUE | `UMCTL2_REG_MSK_DERATEEN_DERATE_BYTE | `UMCTL2_REG_MSK_DERATEEN_RC_DERATE_VALUE | `UMCTL2_REG_MSK_DERATEEN_DERATE_MR4_TUF_DIS )
`define UMCTL2_REG_RWONLY_MSK_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATEEN_DERATE_ENABLE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATEEN_DERATE_VALUE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATEEN_DERATE_BYTE `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DERATEEN_RC_DERATE_VALUE `endif | `UMCTL2_REG_MSK_DERATEEN_DERATE_MR4_TUF_DIS  )
`define UMCTL2_REG_ONEBITRO_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DERATEEN ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_DFLT_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATEEN_DERATE_ENABLE) << `UMCTL2_REG_OFFSET_DERATEEN_DERATE_ENABLE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATEEN_DERATE_VALUE) << `UMCTL2_REG_OFFSET_DERATEEN_DERATE_VALUE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATEEN_DERATE_BYTE) << `UMCTL2_REG_OFFSET_DERATEEN_DERATE_BYTE) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DERATEEN_RC_DERATE_VALUE) << `UMCTL2_REG_OFFSET_DERATEEN_RC_DERATE_VALUE) `endif | ((`UMCTL2_REG_DFLT_DERATEEN_DERATE_MR4_TUF_DIS) << `UMCTL2_REG_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DERATEEN ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DERATEEN)) : ({^(`UMCTL2_REG_DFLT_DERATEEN & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DERATEEN & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DERATEEN & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DERATEEN & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DERATEEN 13
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register DERATEINT 
`define UMCTL2_REG_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00000024 )
`define UMCTL2_REG_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define UMCTL2_REG_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define UMCTL2_REG_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define UMCTL2_REG_MSK_DERATEINT `UMCTL2_REG_MSK_DERATEINT_MR4_READ_INTERVAL
`define UMCTL2_REG_RWONLY_MSK_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATEINT_MR4_READ_INTERVAL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DERATEINT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_DFLT_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATEINT_MR4_READ_INTERVAL) << `UMCTL2_REG_OFFSET_DERATEINT_MR4_READ_INTERVAL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DERATEINT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DERATEINT)) : ({^(`UMCTL2_REG_DFLT_DERATEINT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DERATEINT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DERATEINT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DERATEINT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DERATEINT 32
`endif //MEMC_LPDDR2

`ifdef UMCTL2_FREQUENCY_NUM_GT_2
// Register MSTR2 
`define UMCTL2_REG_MSTR2_ADDR `SHIFTAPBADDR( 32'h00000028 )
`define UMCTL2_REG_MSK_MSTR2_TARGET_FREQUENCY 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_MSTR2_TARGET_FREQUENCY 2
`define UMCTL2_REG_OFFSET_MSTR2_TARGET_FREQUENCY 0
`define UMCTL2_REG_DFLT_MSTR2_TARGET_FREQUENCY 2'h1
`define UMCTL2_REG_MSK_MSTR2 `UMCTL2_REG_MSK_MSTR2_TARGET_FREQUENCY
`define UMCTL2_REG_RWONLY_MSK_MSTR2 ( 32'h0 `ifdef UMCTL2_FREQUENCY_NUM_GT_2 | `UMCTL2_REG_MSK_MSTR2_TARGET_FREQUENCY `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MSTR2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MSTR2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MSTR2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MSTR2 ( 32'h0  )
`define UMCTL2_REG_DFLT_MSTR2 ( 32'h0 `ifdef UMCTL2_FREQUENCY_NUM_GT_2 | ((`UMCTL2_REG_DFLT_MSTR2_TARGET_FREQUENCY) << `UMCTL2_REG_OFFSET_MSTR2_TARGET_FREQUENCY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MSTR2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MSTR2)) : ({^(`UMCTL2_REG_DFLT_MSTR2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MSTR2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MSTR2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MSTR2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MSTR2 2
`endif //UMCTL2_FREQUENCY_NUM_GT_2

`ifdef MEMC_LPDDR2
// Register DERATECTL 
`define UMCTL2_REG_DERATECTL_ADDR `SHIFTAPBADDR( 32'h0000002c )
`define UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 1
`define UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 0
`define UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 1'h1
`define UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1
`define UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1
`define UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 2
`define UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_DERATECTL ( `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN | `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR | `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE )
`define UMCTL2_REG_RWONLY_MSK_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DERATECTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DERATECTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DERATECTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE `endif  )
`define UMCTL2_REG_DFLT_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN) << `UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR) << `UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE) << `UMCTL2_REG_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DERATECTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DERATECTL)) : ({^(`UMCTL2_REG_DFLT_DERATECTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DERATECTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DERATECTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DERATECTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DERATECTL 3
`endif //MEMC_LPDDR2

// Register PWRCTL 
`define UMCTL2_REG_PWRCTL_ADDR `SHIFTAPBADDR( 32'h00000030 )
`define UMCTL2_REG_MSK_PWRCTL_SELFREF_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PWRCTL_SELFREF_EN 1
`define UMCTL2_REG_OFFSET_PWRCTL_SELFREF_EN 0
`define UMCTL2_REG_DFLT_PWRCTL_SELFREF_EN 1'h0
`define UMCTL2_REG_MSK_PWRCTL_POWERDOWN_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_PWRCTL_POWERDOWN_EN 1
`define UMCTL2_REG_OFFSET_PWRCTL_POWERDOWN_EN 1
`define UMCTL2_REG_DFLT_PWRCTL_POWERDOWN_EN 1'h0
`define UMCTL2_REG_MSK_PWRCTL_DEEPPOWERDOWN_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_PWRCTL_DEEPPOWERDOWN_EN 1
`define UMCTL2_REG_OFFSET_PWRCTL_DEEPPOWERDOWN_EN 2
`define UMCTL2_REG_DFLT_PWRCTL_DEEPPOWERDOWN_EN 1'h0
`define UMCTL2_REG_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1
`define UMCTL2_REG_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 3
`define UMCTL2_REG_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1'h0
`define UMCTL2_REG_MSK_PWRCTL_MPSM_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_PWRCTL_MPSM_EN 1
`define UMCTL2_REG_OFFSET_PWRCTL_MPSM_EN 4
`define UMCTL2_REG_DFLT_PWRCTL_MPSM_EN 1'h0
`define UMCTL2_REG_MSK_PWRCTL_SELFREF_SW 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_PWRCTL_SELFREF_SW 1
`define UMCTL2_REG_OFFSET_PWRCTL_SELFREF_SW 5
`define UMCTL2_REG_DFLT_PWRCTL_SELFREF_SW 1'h0
`define UMCTL2_REG_MSK_PWRCTL_STAY_IN_SELFREF 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_PWRCTL_STAY_IN_SELFREF 1
`define UMCTL2_REG_OFFSET_PWRCTL_STAY_IN_SELFREF 6
`define UMCTL2_REG_DFLT_PWRCTL_STAY_IN_SELFREF 1'h0
`define UMCTL2_REG_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_PWRCTL_DIS_CAM_DRAIN_SELFREF 1
`define UMCTL2_REG_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF 7
`define UMCTL2_REG_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF 1'h0
`define UMCTL2_REG_MSK_PWRCTL_LPDDR4_SR_ALLOWED 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_PWRCTL_LPDDR4_SR_ALLOWED 1
`define UMCTL2_REG_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED 8
`define UMCTL2_REG_DFLT_PWRCTL_LPDDR4_SR_ALLOWED 1'h0
`define UMCTL2_REG_MSK_PWRCTL ( `UMCTL2_REG_MSK_PWRCTL_SELFREF_EN | `UMCTL2_REG_MSK_PWRCTL_POWERDOWN_EN | `UMCTL2_REG_MSK_PWRCTL_DEEPPOWERDOWN_EN | `UMCTL2_REG_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE | `UMCTL2_REG_MSK_PWRCTL_MPSM_EN | `UMCTL2_REG_MSK_PWRCTL_SELFREF_SW | `UMCTL2_REG_MSK_PWRCTL_STAY_IN_SELFREF | `UMCTL2_REG_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF | `UMCTL2_REG_MSK_PWRCTL_LPDDR4_SR_ALLOWED )
`define UMCTL2_REG_RWONLY_MSK_PWRCTL ( 32'h0 | `UMCTL2_REG_MSK_PWRCTL_SELFREF_EN | `UMCTL2_REG_MSK_PWRCTL_POWERDOWN_EN `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_PWRCTL_DEEPPOWERDOWN_EN `endif | `UMCTL2_REG_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_PWRCTL_MPSM_EN `endif | `UMCTL2_REG_MSK_PWRCTL_SELFREF_SW `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_PWRCTL_STAY_IN_SELFREF `endif | `UMCTL2_REG_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_PWRCTL_LPDDR4_SR_ALLOWED `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PWRCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_PWRCTL ( 32'h0 | ((`UMCTL2_REG_DFLT_PWRCTL_SELFREF_EN) << `UMCTL2_REG_OFFSET_PWRCTL_SELFREF_EN) | ((`UMCTL2_REG_DFLT_PWRCTL_POWERDOWN_EN) << `UMCTL2_REG_OFFSET_PWRCTL_POWERDOWN_EN) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_PWRCTL_DEEPPOWERDOWN_EN) << `UMCTL2_REG_OFFSET_PWRCTL_DEEPPOWERDOWN_EN) `endif | ((`UMCTL2_REG_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) << `UMCTL2_REG_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_PWRCTL_MPSM_EN) << `UMCTL2_REG_OFFSET_PWRCTL_MPSM_EN) `endif | ((`UMCTL2_REG_DFLT_PWRCTL_SELFREF_SW) << `UMCTL2_REG_OFFSET_PWRCTL_SELFREF_SW) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_PWRCTL_STAY_IN_SELFREF) << `UMCTL2_REG_OFFSET_PWRCTL_STAY_IN_SELFREF) `endif | ((`UMCTL2_REG_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF) << `UMCTL2_REG_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_PWRCTL_LPDDR4_SR_ALLOWED) << `UMCTL2_REG_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PWRCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PWRCTL)) : ({^(`UMCTL2_REG_DFLT_PWRCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PWRCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PWRCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PWRCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PWRCTL 9

// Register PWRTMG 
`define UMCTL2_REG_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00000034 )
`define UMCTL2_REG_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_PWRTMG_POWERDOWN_TO_X32 5
`define UMCTL2_REG_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define UMCTL2_REG_DFLT_PWRTMG_POWERDOWN_TO_X32 5'h10
`define UMCTL2_REG_MSK_PWRTMG_T_DPD_X4096 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_OFFSET_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_DFLT_PWRTMG_T_DPD_X4096 (`MEMC_MOBILE_OR_LPDDR2_EN) ? 8'h20 : 8'h0
`define UMCTL2_REG_MSK_PWRTMG_SELFREF_TO_X32 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_PWRTMG_SELFREF_TO_X32 8
`define UMCTL2_REG_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define UMCTL2_REG_DFLT_PWRTMG_SELFREF_TO_X32 8'h40
`define UMCTL2_REG_MSK_PWRTMG ( `UMCTL2_REG_MSK_PWRTMG_POWERDOWN_TO_X32 | `UMCTL2_REG_MSK_PWRTMG_T_DPD_X4096 | `UMCTL2_REG_MSK_PWRTMG_SELFREF_TO_X32 )
`define UMCTL2_REG_RWONLY_MSK_PWRTMG ( 32'h0 | `UMCTL2_REG_MSK_PWRTMG_POWERDOWN_TO_X32 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_PWRTMG_T_DPD_X4096 `endif | `UMCTL2_REG_MSK_PWRTMG_SELFREF_TO_X32  )
`define UMCTL2_REG_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PWRTMG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_DFLT_PWRTMG ( 32'h0 | ((`UMCTL2_REG_DFLT_PWRTMG_POWERDOWN_TO_X32) << `UMCTL2_REG_OFFSET_PWRTMG_POWERDOWN_TO_X32) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_PWRTMG_T_DPD_X4096) << `UMCTL2_REG_OFFSET_PWRTMG_T_DPD_X4096) `endif | ((`UMCTL2_REG_DFLT_PWRTMG_SELFREF_TO_X32) << `UMCTL2_REG_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PWRTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PWRTMG)) : ({^(`UMCTL2_REG_DFLT_PWRTMG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PWRTMG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PWRTMG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PWRTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PWRTMG 24

// Register HWLPCTL 
`define UMCTL2_REG_HWLPCTL_ADDR `SHIFTAPBADDR( 32'h00000038 )
`define UMCTL2_REG_MSK_HWLPCTL_HW_LP_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_HWLPCTL_HW_LP_EN 1
`define UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_EN 0
`define UMCTL2_REG_DFLT_HWLPCTL_HW_LP_EN 1'h1
`define UMCTL2_REG_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define UMCTL2_REG_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN 1'h1
`define UMCTL2_REG_MSK_HWLPCTL_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_SIZE_HWLPCTL_HW_LP_IDLE_X32 12
`define UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_IDLE_X32 16
`define UMCTL2_REG_DFLT_HWLPCTL_HW_LP_IDLE_X32 12'h0
`define UMCTL2_REG_MSK_HWLPCTL ( `UMCTL2_REG_MSK_HWLPCTL_HW_LP_EN | `UMCTL2_REG_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN | `UMCTL2_REG_MSK_HWLPCTL_HW_LP_IDLE_X32 )
`define UMCTL2_REG_RWONLY_MSK_HWLPCTL ( 32'h0 | `UMCTL2_REG_MSK_HWLPCTL_HW_LP_EN | `UMCTL2_REG_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN | `UMCTL2_REG_MSK_HWLPCTL_HW_LP_IDLE_X32  )
`define UMCTL2_REG_ONEBITRO_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_HWLPCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_HWLPCTL ( 32'h0 | ((`UMCTL2_REG_DFLT_HWLPCTL_HW_LP_EN) << `UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_EN) | ((`UMCTL2_REG_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN) << `UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN) | ((`UMCTL2_REG_DFLT_HWLPCTL_HW_LP_IDLE_X32) << `UMCTL2_REG_OFFSET_HWLPCTL_HW_LP_IDLE_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_HWLPCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_HWLPCTL)) : ({^(`UMCTL2_REG_DFLT_HWLPCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_HWLPCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_HWLPCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_HWLPCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_HWLPCTL 28

`ifdef UMCTL2_HWFFC_EN
// Register HWFFCCTL 
`define UMCTL2_REG_HWFFCCTL_ADDR `SHIFTAPBADDR( 32'h0000003c )
`define UMCTL2_REG_MSK_HWFFCCTL_HWFFC_EN 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_HWFFCCTL_HWFFC_EN 2
`define UMCTL2_REG_OFFSET_HWFFCCTL_HWFFC_EN 0
`define UMCTL2_REG_DFLT_HWFFCCTL_HWFFC_EN 2'h0
`define UMCTL2_REG_MSK_HWFFCCTL_INIT_FSP 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_HWFFCCTL_INIT_FSP 1
`define UMCTL2_REG_OFFSET_HWFFCCTL_INIT_FSP 4
`define UMCTL2_REG_DFLT_HWFFCCTL_INIT_FSP 1'h1
`define UMCTL2_REG_MSK_HWFFCCTL_INIT_VRCG 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_HWFFCCTL_INIT_VRCG 1
`define UMCTL2_REG_OFFSET_HWFFCCTL_INIT_VRCG 5
`define UMCTL2_REG_DFLT_HWFFCCTL_INIT_VRCG 1'h0
`define UMCTL2_REG_MSK_HWFFCCTL_TARGET_VRCG 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_HWFFCCTL_TARGET_VRCG 1
`define UMCTL2_REG_OFFSET_HWFFCCTL_TARGET_VRCG 6
`define UMCTL2_REG_DFLT_HWFFCCTL_TARGET_VRCG 1'h0
`define UMCTL2_REG_MSK_HWFFCCTL_CKE_POWER_DOWN_MODE 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_HWFFCCTL_CKE_POWER_DOWN_MODE 1
`define UMCTL2_REG_OFFSET_HWFFCCTL_CKE_POWER_DOWN_MODE 7
`define UMCTL2_REG_DFLT_HWFFCCTL_CKE_POWER_DOWN_MODE 1'h0
`define UMCTL2_REG_MSK_HWFFCCTL_POWER_SAVING_CTRL_WORD 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_HWFFCCTL_POWER_SAVING_CTRL_WORD 4
`define UMCTL2_REG_OFFSET_HWFFCCTL_POWER_SAVING_CTRL_WORD 8
`define UMCTL2_REG_DFLT_HWFFCCTL_POWER_SAVING_CTRL_WORD 4'h0
`define UMCTL2_REG_MSK_HWFFCCTL_CTRL_WORD_NUM 32'b00000000000000001111000000000000
`define UMCTL2_REG_SIZE_HWFFCCTL_CTRL_WORD_NUM 4
`define UMCTL2_REG_OFFSET_HWFFCCTL_CTRL_WORD_NUM 12
`define UMCTL2_REG_DFLT_HWFFCCTL_CTRL_WORD_NUM 4'h0
`define UMCTL2_REG_MSK_HWFFCCTL ( `UMCTL2_REG_MSK_HWFFCCTL_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCCTL_INIT_FSP | `UMCTL2_REG_MSK_HWFFCCTL_INIT_VRCG | `UMCTL2_REG_MSK_HWFFCCTL_TARGET_VRCG | `UMCTL2_REG_MSK_HWFFCCTL_CKE_POWER_DOWN_MODE | `UMCTL2_REG_MSK_HWFFCCTL_POWER_SAVING_CTRL_WORD | `UMCTL2_REG_MSK_HWFFCCTL_CTRL_WORD_NUM )
`define UMCTL2_REG_RWONLY_MSK_HWFFCCTL ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCCTL_HWFFC_EN `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_HWFFCCTL_INIT_FSP `endif `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCCTL_INIT_VRCG `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCCTL_TARGET_VRCG `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_HWFFCCTL_CKE_POWER_DOWN_MODE `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_HWFFCCTL_POWER_SAVING_CTRL_WORD `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_HWFFCCTL_CTRL_WORD_NUM `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_HWFFCCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_HWFFCCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_HWFFCCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_HWFFCCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_HWFFCCTL ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCCTL_HWFFC_EN) << `UMCTL2_REG_OFFSET_HWFFCCTL_HWFFC_EN) `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_HWFFCCTL_INIT_FSP) << `UMCTL2_REG_OFFSET_HWFFCCTL_INIT_FSP) `endif `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCCTL_INIT_VRCG) << `UMCTL2_REG_OFFSET_HWFFCCTL_INIT_VRCG) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCCTL_TARGET_VRCG) << `UMCTL2_REG_OFFSET_HWFFCCTL_TARGET_VRCG) `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_HWFFCCTL_CKE_POWER_DOWN_MODE) << `UMCTL2_REG_OFFSET_HWFFCCTL_CKE_POWER_DOWN_MODE) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_HWFFCCTL_POWER_SAVING_CTRL_WORD) << `UMCTL2_REG_OFFSET_HWFFCCTL_POWER_SAVING_CTRL_WORD) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_HWFFCCTL_CTRL_WORD_NUM) << `UMCTL2_REG_OFFSET_HWFFCCTL_CTRL_WORD_NUM) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_HWFFCCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_HWFFCCTL)) : ({^(`UMCTL2_REG_DFLT_HWFFCCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_HWFFCCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_HWFFCCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_HWFFCCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_HWFFCCTL 16
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
// Register HWFFCSTAT 
`define UMCTL2_REG_HWFFCSTAT_ADDR `SHIFTAPBADDR( 32'h00000040 )
`define UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_HWFFCSTAT_HWFFC_IN_PROGRESS 1
`define UMCTL2_REG_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS 0
`define UMCTL2_REG_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS 1'h0
`define UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define UMCTL2_REG_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define UMCTL2_REG_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE 1'h0
`define UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FREQUENCY ( (`UMCTL2_FREQUENCY_NUM>2) ? 32'b00000000000000000000000000110000 : 32'b00000000000000000000000000010000)
`define UMCTL2_REG_SIZE_HWFFCSTAT_CURRENT_FREQUENCY ((`UMCTL2_FREQUENCY_NUM>2) ? 2 : 1)
`define UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY 4
`define UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_FREQUENCY ('h0)
`define UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FSP 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_HWFFCSTAT_CURRENT_FSP 1
`define UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_FSP 8
`define UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_FSP 1'h1
`define UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_VRCG 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_HWFFCSTAT_CURRENT_VRCG 1
`define UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_VRCG 9
`define UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_VRCG 1'h1
`define UMCTL2_REG_MSK_HWFFCSTAT ( `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS | `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FREQUENCY | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FSP | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_VRCG )
`define UMCTL2_REG_RWONLY_MSK_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FREQUENCY `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FSP `endif `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_VRCG `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FREQUENCY `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_FSP `endif `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_HWFFCSTAT_CURRENT_VRCG `endif  )
`define UMCTL2_REG_COMPANION_MSK_HWFFCSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_HWFFCSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_HWFFCSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS) << `UMCTL2_REG_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE) << `UMCTL2_REG_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_FREQUENCY) << `UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY) `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_FSP) << `UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_FSP) `endif `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_HWFFCSTAT_CURRENT_VRCG) << `UMCTL2_REG_OFFSET_HWFFCSTAT_CURRENT_VRCG) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_HWFFCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_HWFFCSTAT)) : ({^(`UMCTL2_REG_DFLT_HWFFCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_HWFFCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_HWFFCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_HWFFCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_HWFFCSTAT 10
`endif //UMCTL2_HWFFC_EN

// Register RFSHCTL0 
`define UMCTL2_REG_RFSHCTL0_ADDR `SHIFTAPBADDR( 32'h00000050 )
`define UMCTL2_REG_MSK_RFSHCTL0_PER_BANK_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_RFSHCTL0_PER_BANK_REFRESH 1
`define UMCTL2_REG_OFFSET_RFSHCTL0_PER_BANK_REFRESH 2
`define UMCTL2_REG_DFLT_RFSHCTL0_PER_BANK_REFRESH 1'h0
`define UMCTL2_REG_MSK_RFSHCTL0_REFRESH_BURST 32'b00000000000000000000001111110000
`define UMCTL2_REG_SIZE_RFSHCTL0_REFRESH_BURST 6
`define UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_BURST 4
`define UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_BURST 6'h0
`define UMCTL2_REG_MSK_RFSHCTL0_REFRESH_TO_X1_X32 32'b00000000000000011111000000000000
`define UMCTL2_REG_SIZE_RFSHCTL0_REFRESH_TO_X1_X32 5
`define UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32 12
`define UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_TO_X1_X32 5'h10
`define UMCTL2_REG_MSK_RFSHCTL0_REFRESH_MARGIN 32'b00000000111100000000000000000000
`define UMCTL2_REG_SIZE_RFSHCTL0_REFRESH_MARGIN 4
`define UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_MARGIN 20
`define UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_MARGIN 4'h2
`define UMCTL2_REG_MSK_RFSHCTL0 ( `UMCTL2_REG_MSK_RFSHCTL0_PER_BANK_REFRESH | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_MARGIN )
`define UMCTL2_REG_RWONLY_MSK_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_RFSHCTL0_PER_BANK_REFRESH `endif | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_MSK_RFSHCTL0_REFRESH_MARGIN  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHCTL0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_RFSHCTL0_PER_BANK_REFRESH) << `UMCTL2_REG_OFFSET_RFSHCTL0_PER_BANK_REFRESH) `endif | ((`UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_BURST) << `UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_BURST) | ((`UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_TO_X1_X32) << `UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32) | ((`UMCTL2_REG_DFLT_RFSHCTL0_REFRESH_MARGIN) << `UMCTL2_REG_OFFSET_RFSHCTL0_REFRESH_MARGIN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHCTL0)) : ({^(`UMCTL2_REG_DFLT_RFSHCTL0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHCTL0 24

`ifdef MEMC_NUM_RANKS_GT_1
// Register RFSHCTL1 
`define UMCTL2_REG_RFSHCTL1_ADDR `SHIFTAPBADDR( 32'h00000054 )
`define UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 12
`define UMCTL2_REG_OFFSET_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 0
`define UMCTL2_REG_DFLT_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 12'h0
`define UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_SIZE_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 12
`define UMCTL2_REG_OFFSET_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 16
`define UMCTL2_REG_DFLT_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 12'h0
`define UMCTL2_REG_MSK_RFSHCTL1 ( `UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 | `UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 )
`define UMCTL2_REG_RWONLY_MSK_RFSHCTL1 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32 `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHCTL1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHCTL1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHCTL1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHCTL1 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHCTL1 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32) << `UMCTL2_REG_OFFSET_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32) << `UMCTL2_REG_OFFSET_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHCTL1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHCTL1)) : ({^(`UMCTL2_REG_DFLT_RFSHCTL1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHCTL1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHCTL1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHCTL1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHCTL1 28
`endif //MEMC_NUM_RANKS_GT_1

`ifdef MEMC_NUM_RANKS_GT_2
// Register RFSHCTL2 
`define UMCTL2_REG_RFSHCTL2_ADDR `SHIFTAPBADDR( 32'h00000058 )
`define UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 12
`define UMCTL2_REG_OFFSET_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 0
`define UMCTL2_REG_DFLT_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 12'h0
`define UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_SIZE_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 12
`define UMCTL2_REG_OFFSET_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 16
`define UMCTL2_REG_DFLT_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 12'h0
`define UMCTL2_REG_MSK_RFSHCTL2 ( `UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 | `UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 )
`define UMCTL2_REG_RWONLY_MSK_RFSHCTL2 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_2 | `UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32 `endif `ifdef MEMC_NUM_RANKS_GT_2 | `UMCTL2_REG_MSK_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHCTL2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHCTL2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHCTL2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHCTL2 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHCTL2 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_2 | ((`UMCTL2_REG_DFLT_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32) << `UMCTL2_REG_OFFSET_RFSHCTL2_REFRESH_TIMER2_START_VALUE_X32) `endif `ifdef MEMC_NUM_RANKS_GT_2 | ((`UMCTL2_REG_DFLT_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32) << `UMCTL2_REG_OFFSET_RFSHCTL2_REFRESH_TIMER3_START_VALUE_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHCTL2)) : ({^(`UMCTL2_REG_DFLT_RFSHCTL2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHCTL2 28
`endif //MEMC_NUM_RANKS_GT_2

`ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
// Register RFSHCTL4 
`define UMCTL2_REG_RFSHCTL4_ADDR `SHIFTAPBADDR( 32'h0000005c )
`define UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 32'b00000000000000000000011111111111
`define UMCTL2_REG_SIZE_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 11
`define UMCTL2_REG_OFFSET_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 0
`define UMCTL2_REG_DFLT_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 11'h0
`define UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 32'b00000111111111110000000000000000
`define UMCTL2_REG_SIZE_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 11
`define UMCTL2_REG_OFFSET_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 16
`define UMCTL2_REG_DFLT_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 11'h0
`define UMCTL2_REG_MSK_RFSHCTL4 ( `UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 | `UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 )
`define UMCTL2_REG_RWONLY_MSK_RFSHCTL4 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32 `endif `ifdef MEMC_NUM_RANKS_GT_4 | `UMCTL2_REG_MSK_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHCTL4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHCTL4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHCTL4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHCTL4 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHCTL4 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32) << `UMCTL2_REG_OFFSET_RFSHCTL4_REFRESH_TIMER_LR_OFFSET_X32) `endif `ifdef MEMC_NUM_RANKS_GT_4 | ((`UMCTL2_REG_DFLT_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32) << `UMCTL2_REG_OFFSET_RFSHCTL4_REFRESH_TIMER_RANK_OFFSET_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHCTL4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHCTL4)) : ({^(`UMCTL2_REG_DFLT_RFSHCTL4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHCTL4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHCTL4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHCTL4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHCTL4 27
`endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN

// Register RFSHCTL3 
`define UMCTL2_REG_RFSHCTL3_ADDR `SHIFTAPBADDR( 32'h00000060 )
`define UMCTL2_REG_MSK_RFSHCTL3_DIS_AUTO_REFRESH 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_RFSHCTL3_DIS_AUTO_REFRESH 1
`define UMCTL2_REG_OFFSET_RFSHCTL3_DIS_AUTO_REFRESH 0
`define UMCTL2_REG_DFLT_RFSHCTL3_DIS_AUTO_REFRESH 1'h0
`define UMCTL2_REG_MSK_RFSHCTL3_REFRESH_UPDATE_LEVEL 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_RFSHCTL3_REFRESH_UPDATE_LEVEL 1
`define UMCTL2_REG_OFFSET_RFSHCTL3_REFRESH_UPDATE_LEVEL 1
`define UMCTL2_REG_DFLT_RFSHCTL3_REFRESH_UPDATE_LEVEL 1'h0
`define UMCTL2_REG_MSK_RFSHCTL3_REFRESH_MODE 32'b00000000000000000000000001110000
`define UMCTL2_REG_SIZE_RFSHCTL3_REFRESH_MODE 3
`define UMCTL2_REG_OFFSET_RFSHCTL3_REFRESH_MODE 4
`define UMCTL2_REG_DFLT_RFSHCTL3_REFRESH_MODE 3'h0
`define UMCTL2_REG_MSK_RFSHCTL3_RANK_DIS_REFRESH ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_RFSHCTL3_RANK_DIS_REFRESH `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_RFSHCTL3_RANK_DIS_REFRESH 16
`define UMCTL2_REG_DFLT_RFSHCTL3_RANK_DIS_REFRESH ('h0)
`define UMCTL2_REG_MSK_RFSHCTL3 ( `UMCTL2_REG_MSK_RFSHCTL3_DIS_AUTO_REFRESH | `UMCTL2_REG_MSK_RFSHCTL3_REFRESH_UPDATE_LEVEL | `UMCTL2_REG_MSK_RFSHCTL3_REFRESH_MODE | `UMCTL2_REG_MSK_RFSHCTL3_RANK_DIS_REFRESH )
`define UMCTL2_REG_RWONLY_MSK_RFSHCTL3 ( 32'h0 | `UMCTL2_REG_MSK_RFSHCTL3_DIS_AUTO_REFRESH | `UMCTL2_REG_MSK_RFSHCTL3_REFRESH_UPDATE_LEVEL `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RFSHCTL3_REFRESH_MODE `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_RFSHCTL3_RANK_DIS_REFRESH `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHCTL3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHCTL3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHCTL3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHCTL3 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHCTL3 ( 32'h0 | ((`UMCTL2_REG_DFLT_RFSHCTL3_DIS_AUTO_REFRESH) << `UMCTL2_REG_OFFSET_RFSHCTL3_DIS_AUTO_REFRESH) | ((`UMCTL2_REG_DFLT_RFSHCTL3_REFRESH_UPDATE_LEVEL) << `UMCTL2_REG_OFFSET_RFSHCTL3_REFRESH_UPDATE_LEVEL) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RFSHCTL3_REFRESH_MODE) << `UMCTL2_REG_OFFSET_RFSHCTL3_REFRESH_MODE) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_RFSHCTL3_RANK_DIS_REFRESH) << `UMCTL2_REG_OFFSET_RFSHCTL3_RANK_DIS_REFRESH) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHCTL3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHCTL3)) : ({^(`UMCTL2_REG_DFLT_RFSHCTL3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHCTL3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHCTL3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHCTL3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHCTL3 (16+`MEMC_NUM_RANKS)

// Register RFSHTMG 
`define UMCTL2_REG_RFSHTMG_ADDR `SHIFTAPBADDR( 32'h00000064 )
`define UMCTL2_REG_MSK_RFSHTMG_T_RFC_MIN 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_RFSHTMG_T_RFC_MIN 10
`define UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_MIN 0
`define UMCTL2_REG_DFLT_RFSHTMG_T_RFC_MIN 10'h8c
`define UMCTL2_REG_MSK_RFSHTMG_LPDDR3_TREFBW_EN 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_RFSHTMG_LPDDR3_TREFBW_EN 1
`define UMCTL2_REG_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN 15
`define UMCTL2_REG_DFLT_RFSHTMG_LPDDR3_TREFBW_EN 1'h0
`define UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_SIZE_RFSHTMG_T_RFC_NOM_X1_X32 12
`define UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32 16
`define UMCTL2_REG_DFLT_RFSHTMG_T_RFC_NOM_X1_X32 12'h62
`define UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_SEL 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_RFSHTMG_T_RFC_NOM_X1_SEL 1
`define UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL 31
`define UMCTL2_REG_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL 1'h0
`define UMCTL2_REG_MSK_RFSHTMG ( `UMCTL2_REG_MSK_RFSHTMG_T_RFC_MIN | `UMCTL2_REG_MSK_RFSHTMG_LPDDR3_TREFBW_EN | `UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_X32 | `UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_SEL )
`define UMCTL2_REG_RWONLY_MSK_RFSHTMG ( 32'h0 | `UMCTL2_REG_MSK_RFSHTMG_T_RFC_MIN `ifdef MEMC_LPDDR3 | `UMCTL2_REG_MSK_RFSHTMG_LPDDR3_TREFBW_EN `endif | `UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_X32 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_RFSHTMG_T_RFC_NOM_X1_SEL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHTMG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHTMG ( 32'h0 | ((`UMCTL2_REG_DFLT_RFSHTMG_T_RFC_MIN) << `UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_MIN) `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_DFLT_RFSHTMG_LPDDR3_TREFBW_EN) << `UMCTL2_REG_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN) `endif | ((`UMCTL2_REG_DFLT_RFSHTMG_T_RFC_NOM_X1_X32) << `UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL) << `UMCTL2_REG_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHTMG)) : ({^(`UMCTL2_REG_DFLT_RFSHTMG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHTMG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHTMG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHTMG 32

`ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
// Register RFSHTMG1 
`define UMCTL2_REG_RFSHTMG1_ADDR `SHIFTAPBADDR( 32'h00000068 )
`define UMCTL2_REG_MSK_RFSHTMG1_T_RFC_MIN_DLR 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_RFSHTMG1_T_RFC_MIN_DLR 8
`define UMCTL2_REG_OFFSET_RFSHTMG1_T_RFC_MIN_DLR 0
`define UMCTL2_REG_DFLT_RFSHTMG1_T_RFC_MIN_DLR 8'h8c
`define UMCTL2_REG_MSK_RFSHTMG1_T_PBR2PBR 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_RFSHTMG1_T_PBR2PBR 8
`define UMCTL2_REG_OFFSET_RFSHTMG1_T_PBR2PBR 16
`define UMCTL2_REG_DFLT_RFSHTMG1_T_PBR2PBR 8'h8c
`define UMCTL2_REG_MSK_RFSHTMG1 ( `UMCTL2_REG_MSK_RFSHTMG1_T_RFC_MIN_DLR | `UMCTL2_REG_MSK_RFSHTMG1_T_PBR2PBR )
`define UMCTL2_REG_RWONLY_MSK_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_RFSHTMG1_T_RFC_MIN_DLR `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_RFSHTMG1_T_PBR2PBR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHTMG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_RFSHTMG1_T_RFC_MIN_DLR) << `UMCTL2_REG_OFFSET_RFSHTMG1_T_RFC_MIN_DLR) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_RFSHTMG1_T_PBR2PBR) << `UMCTL2_REG_OFFSET_RFSHTMG1_T_PBR2PBR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHTMG1)) : ({^(`UMCTL2_REG_DFLT_RFSHTMG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHTMG1 24
`endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCFG0 
`define UMCTL2_REG_ECCCFG0_ADDR `SHIFTAPBADDR( 32'h00000070 )
`define UMCTL2_REG_MSK_ECCCFG0_ECC_MODE 32'b00000000000000000000000000000111
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_MODE 3
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_MODE 0
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_MODE 3'h0
`define UMCTL2_REG_MSK_ECCCFG0_TEST_MODE 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_ECCCFG0_TEST_MODE 1
`define UMCTL2_REG_OFFSET_ECCCFG0_TEST_MODE 3
`define UMCTL2_REG_DFLT_ECCCFG0_TEST_MODE 1'h0
`define UMCTL2_REG_MSK_ECCCFG0_DIS_SCRUB 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_ECCCFG0_DIS_SCRUB 1
`define UMCTL2_REG_OFFSET_ECCCFG0_DIS_SCRUB 4
`define UMCTL2_REG_DFLT_ECCCFG0_DIS_SCRUB 1'h0
`define UMCTL2_REG_MSK_ECCCFG0_ECC_AP_EN 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_AP_EN 1
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_AP_EN 6
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_AP_EN 1'h1
`define UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_REMAP_EN 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_REGION_REMAP_EN 1
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_REMAP_EN 7
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_REMAP_EN 1'h0
`define UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP 32'b00000000000000000111111100000000
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_REGION_MAP 7
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP 8
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP 7'h7f
`define UMCTL2_REG_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 6
`define UMCTL2_REG_OFFSET_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 16
`define UMCTL2_REG_DFLT_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 6'h3f
`define UMCTL2_REG_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD ( 32'hFFFFFFFF & { {`MEMC_MAX_INLINE_ECC_PER_BURST_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_AP_ERR_THRESHOLD `MEMC_MAX_INLINE_ECC_PER_BURST_BITS
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_AP_ERR_THRESHOLD 24
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_AP_ERR_THRESHOLD (`MEMC_MAX_INLINE_ECC_PER_BURST/2-1)
`define UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_OTHER 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_REGION_MAP_OTHER 1
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP_OTHER 29
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP_OTHER 1'h0
`define UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_GRANU 32'b11000000000000000000000000000000
`define UMCTL2_REG_SIZE_ECCCFG0_ECC_REGION_MAP_GRANU 2
`define UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP_GRANU 30
`define UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP_GRANU 2'h0
`define UMCTL2_REG_MSK_ECCCFG0 ( `UMCTL2_REG_MSK_ECCCFG0_ECC_MODE | `UMCTL2_REG_MSK_ECCCFG0_TEST_MODE | `UMCTL2_REG_MSK_ECCCFG0_DIS_SCRUB | `UMCTL2_REG_MSK_ECCCFG0_ECC_AP_EN | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_REMAP_EN | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP | `UMCTL2_REG_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 | `UMCTL2_REG_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_OTHER | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_GRANU )
`define UMCTL2_REG_RWONLY_MSK_ECCCFG0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCFG0_ECC_MODE `endif `ifndef UMCTL2_INCL_ARB `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCFG0_TEST_MODE `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_USE_RMW | `UMCTL2_REG_MSK_ECCCFG0_DIS_SCRUB `endif `endif `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCCFG0_ECC_AP_EN `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_REMAP_EN `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 `endif `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_OTHER `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG0_ECC_REGION_MAP_GRANU `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCFG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCFG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCFG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCFG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCFG0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_MODE) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_MODE) `endif `ifndef UMCTL2_INCL_ARB `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCFG0_TEST_MODE) << `UMCTL2_REG_OFFSET_ECCCFG0_TEST_MODE) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_USE_RMW | ((`UMCTL2_REG_DFLT_ECCCFG0_DIS_SCRUB) << `UMCTL2_REG_OFFSET_ECCCFG0_DIS_SCRUB) `endif `endif `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_AP_EN) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_AP_EN) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_REMAP_EN) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_REMAP_EN) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32) << `UMCTL2_REG_OFFSET_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32) `endif `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_AP_ERR_THRESHOLD) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_AP_ERR_THRESHOLD) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP_OTHER) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP_OTHER) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG0_ECC_REGION_MAP_GRANU) << `UMCTL2_REG_OFFSET_ECCCFG0_ECC_REGION_MAP_GRANU) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCFG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCFG0)) : ({^(`UMCTL2_REG_DFLT_ECCCFG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCFG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCFG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCFG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCFG0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCFG1 
`define UMCTL2_REG_ECCCFG1_ADDR `SHIFTAPBADDR( 32'h00000074 )
`define UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ECCCFG1_DATA_POISON_EN 1
`define UMCTL2_REG_OFFSET_ECCCFG1_DATA_POISON_EN 0
`define UMCTL2_REG_DFLT_ECCCFG1_DATA_POISON_EN 1'h0
`define UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_BIT 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_ECCCFG1_DATA_POISON_BIT 1
`define UMCTL2_REG_OFFSET_ECCCFG1_DATA_POISON_BIT 1
`define UMCTL2_REG_DFLT_ECCCFG1_DATA_POISON_BIT 1'h0
`define UMCTL2_REG_MSK_ECCCFG1_POISON_CHIP_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_ECCCFG1_POISON_CHIP_EN 1
`define UMCTL2_REG_OFFSET_ECCCFG1_POISON_CHIP_EN 2
`define UMCTL2_REG_DFLT_ECCCFG1_POISON_CHIP_EN 1'h0
`define UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_ECCCFG1_ECC_REGION_PARITY_LOCK 1
`define UMCTL2_REG_OFFSET_ECCCFG1_ECC_REGION_PARITY_LOCK 4
`define UMCTL2_REG_DFLT_ECCCFG1_ECC_REGION_PARITY_LOCK 1'h1
`define UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_ECCCFG1_ECC_REGION_WASTE_LOCK 1
`define UMCTL2_REG_OFFSET_ECCCFG1_ECC_REGION_WASTE_LOCK 5
`define UMCTL2_REG_DFLT_ECCCFG1_ECC_REGION_WASTE_LOCK 1'h1
`define UMCTL2_REG_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 1
`define UMCTL2_REG_OFFSET_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 7
`define UMCTL2_REG_DFLT_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 1'h1
`define UMCTL2_REG_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ECCCFG1_ACTIVE_BLK_CHANNEL 4
`define UMCTL2_REG_OFFSET_ECCCFG1_ACTIVE_BLK_CHANNEL 8
`define UMCTL2_REG_DFLT_ECCCFG1_ACTIVE_BLK_CHANNEL `MEMC_NO_OF_BLK_CHANNEL-1
`define UMCTL2_REG_MSK_ECCCFG1 ( `UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_EN | `UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_BIT | `UMCTL2_REG_MSK_ECCCFG1_POISON_CHIP_EN | `UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK | `UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK | `UMCTL2_REG_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM | `UMCTL2_REG_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL )
`define UMCTL2_REG_RWONLY_MSK_ECCCFG1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_EN `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCFG1_DATA_POISON_BIT `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ECCCFG1_POISON_CHIP_EN `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCFG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCFG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCFG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCFG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCFG1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCFG1_DATA_POISON_EN) << `UMCTL2_REG_OFFSET_ECCCFG1_DATA_POISON_EN) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCFG1_DATA_POISON_BIT) << `UMCTL2_REG_OFFSET_ECCCFG1_DATA_POISON_BIT) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ECCCFG1_POISON_CHIP_EN) << `UMCTL2_REG_OFFSET_ECCCFG1_POISON_CHIP_EN) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG1_ECC_REGION_PARITY_LOCK) << `UMCTL2_REG_OFFSET_ECCCFG1_ECC_REGION_PARITY_LOCK) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG1_ECC_REGION_WASTE_LOCK) << `UMCTL2_REG_OFFSET_ECCCFG1_ECC_REGION_WASTE_LOCK) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM) << `UMCTL2_REG_OFFSET_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCFG1_ACTIVE_BLK_CHANNEL) << `UMCTL2_REG_OFFSET_ECCCFG1_ACTIVE_BLK_CHANNEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCFG1)) : ({^(`UMCTL2_REG_DFLT_ECCCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCFG1 12
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCSTAT 
`define UMCTL2_REG_ECCSTAT_ADDR `SHIFTAPBADDR( 32'h00000078 )
`define UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_ECCSTAT_ECC_CORRECTED_BIT_NUM 7
`define UMCTL2_REG_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM 0
`define UMCTL2_REG_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM 7'h0
`define UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1) ? 32'b00000000000000000000000100000000 : (`MEMC_FREQ_RATIO==2) ? 32'b00000000000000000000111100000000 : 32'b00000000000000000000001100000000)
`define UMCTL2_REG_SIZE_ECCSTAT_ECC_CORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1) ? 1 : (`MEMC_FREQ_RATIO==2) ? 4 : 2)
`define UMCTL2_REG_OFFSET_ECCSTAT_ECC_CORRECTED_ERR 8
`define UMCTL2_REG_DFLT_ECCSTAT_ECC_CORRECTED_ERR ('h0)
`define UMCTL2_REG_MSK_ECCSTAT_ECC_UNCORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1) ? 32'b00000000000000010000000000000000 : (`MEMC_FREQ_RATIO==2) ? 32'b00000000000011110000000000000000 : 32'b00000000000000110000000000000000)
`define UMCTL2_REG_SIZE_ECCSTAT_ECC_UNCORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1) ? 1 : (`MEMC_FREQ_RATIO==2) ? 4 : 2)
`define UMCTL2_REG_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR 16
`define UMCTL2_REG_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR ('h0)
`define UMCTL2_REG_MSK_ECCSTAT ( `UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM | `UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_ERR | `UMCTL2_REG_MSK_ECCSTAT_ECC_UNCORRECTED_ERR )
`define UMCTL2_REG_RWONLY_MSK_ECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCSTAT_ECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCSTAT_ECC_UNCORRECTED_ERR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM) << `UMCTL2_REG_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCSTAT_ECC_CORRECTED_ERR) << `UMCTL2_REG_OFFSET_ECCSTAT_ECC_CORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR) << `UMCTL2_REG_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCSTAT)) : ({^(`UMCTL2_REG_DFLT_ECCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCSTAT 20
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCTL 
`define UMCTL2_REG_ECCCTL_ADDR `SHIFTAPBADDR( 32'h0000007c )
`define UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ECCCTL_ECC_CORRECTED_ERR_CLR 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR 0
`define UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_ECCCTL_ECC_CORR_ERR_CNT_CLR 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR 2
`define UMCTL2_REG_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 3
`define UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_AP_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR 4
`define UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 8
`define UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 9
`define UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_EN 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_AP_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN 10
`define UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 16
`define UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 17
`define UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_ECCCTL_ECC_AP_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE 18
`define UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_ECCCTL ( `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR | `UMCTL2_REG_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR | `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_EN | `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE )
`define UMCTL2_REG_RWONLY_MSK_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_EN `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE `endif `endif  )
`define UMCTL2_REG_DFLT_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCTL)) : ({^(`UMCTL2_REG_DFLT_ECCCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCTL 19
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCERRCNT 
`define UMCTL2_REG_ECCERRCNT_ADDR `SHIFTAPBADDR( 32'h00000080 )
`define UMCTL2_REG_MSK_ECCERRCNT_ECC_CORR_ERR_CNT 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_ECCERRCNT_ECC_CORR_ERR_CNT 16
`define UMCTL2_REG_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT 0
`define UMCTL2_REG_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT 16'h0
`define UMCTL2_REG_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT 32'b11111111111111110000000000000000
`define UMCTL2_REG_SIZE_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define UMCTL2_REG_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define UMCTL2_REG_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT 16'h0
`define UMCTL2_REG_MSK_ECCERRCNT ( `UMCTL2_REG_MSK_ECCERRCNT_ECC_CORR_ERR_CNT | `UMCTL2_REG_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT )
`define UMCTL2_REG_RWONLY_MSK_ECCERRCNT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCERRCNT_ECC_CORR_ERR_CNT `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCERRCNT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCERRCNT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT) << `UMCTL2_REG_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT) << `UMCTL2_REG_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCERRCNT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCERRCNT)) : ({^(`UMCTL2_REG_DFLT_ECCERRCNT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCERRCNT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCERRCNT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCERRCNT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCERRCNT 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCADDR0 
`define UMCTL2_REG_ECCCADDR0_ADDR `SHIFTAPBADDR( 32'h00000084 )
`define UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_SIZE_ECCCADDR0_ECC_CORR_ROW `MEMC_PAGE_BITS
`define UMCTL2_REG_OFFSET_ECCCADDR0_ECC_CORR_ROW 0
`define UMCTL2_REG_DFLT_ECCCADDR0_ECC_CORR_ROW ('h0)
`define UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCCADDR0_ECC_CORR_RANK `MEMC_RANK_BITS
`define UMCTL2_REG_OFFSET_ECCCADDR0_ECC_CORR_RANK 24
`define UMCTL2_REG_DFLT_ECCCADDR0_ECC_CORR_RANK ('h0)
`define UMCTL2_REG_MSK_ECCCADDR0 ( `UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_ROW | `UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_RANK )
`define UMCTL2_REG_RWONLY_MSK_ECCCADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_ROW `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ECCCADDR0_ECC_CORR_RANK `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCADDR0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCADDR0_ECC_CORR_ROW) << `UMCTL2_REG_OFFSET_ECCCADDR0_ECC_CORR_ROW) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ECCCADDR0_ECC_CORR_RANK) << `UMCTL2_REG_OFFSET_ECCCADDR0_ECC_CORR_RANK) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCADDR0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCADDR0)) : ({^(`UMCTL2_REG_DFLT_ECCCADDR0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCADDR0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCADDR0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCADDR0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCADDR0 (24+`MEMC_RANK_BITS)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCADDR1 
`define UMCTL2_REG_ECCCADDR1_ADDR `SHIFTAPBADDR( 32'h00000088 )
`define UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_COL 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_ECCCADDR1_ECC_CORR_COL 12
`define UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_COL 0
`define UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_COL 12'h0
`define UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCCADDR1_ECC_CORR_BANK `MEMC_BANK_BITS
`define UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_BANK 16
`define UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_BANK ('h0)
`define UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCCADDR1_ECC_CORR_BG `MEMC_BG_BITS
`define UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_BG 24
`define UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_BG ('h0)
`define UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCCADDR1_ECC_CORR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_CID 28
`define UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_CID ('h0)
`define UMCTL2_REG_MSK_ECCCADDR1 ( `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_COL | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BANK | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BG | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_CID )
`define UMCTL2_REG_RWONLY_MSK_ECCCADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_COL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BANK `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_BG `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_ECCCADDR1_ECC_CORR_CID `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCADDR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_COL) << `UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_COL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_BANK) << `UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_BANK) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_BG) << `UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_BG) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_ECCCADDR1_ECC_CORR_CID) << `UMCTL2_REG_OFFSET_ECCCADDR1_ECC_CORR_CID) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCADDR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCADDR1)) : ({^(`UMCTL2_REG_DFLT_ECCCADDR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCADDR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCADDR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCADDR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCADDR1 (28+`UMCTL2_CID_WIDTH)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCSYN0 
`define UMCTL2_REG_ECCCSYN0_ADDR `SHIFTAPBADDR( 32'h0000008c )
`define UMCTL2_REG_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32
`define UMCTL2_REG_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 0
`define UMCTL2_REG_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'h0
`define UMCTL2_REG_MSK_ECCCSYN0 `UMCTL2_REG_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0
`define UMCTL2_REG_RWONLY_MSK_ECCCSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCSYN0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) << `UMCTL2_REG_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCSYN0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCSYN0)) : ({^(`UMCTL2_REG_DFLT_ECCCSYN0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCSYN0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCSYN0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCSYN0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCSYN0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCCSYN1 
`define UMCTL2_REG_ECCCSYN1_ADDR `SHIFTAPBADDR( 32'h00000090 )
`define UMCTL2_REG_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32
`define UMCTL2_REG_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 0
`define UMCTL2_REG_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'h0
`define UMCTL2_REG_MSK_ECCCSYN1 `UMCTL2_REG_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32
`define UMCTL2_REG_RWONLY_MSK_ECCCSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCSYN1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) << `UMCTL2_REG_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCSYN1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCSYN1)) : ({^(`UMCTL2_REG_DFLT_ECCCSYN1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCSYN1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCSYN1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCSYN1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCSYN1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCSYN2 
`define UMCTL2_REG_ECCCSYN2_ADDR `SHIFTAPBADDR( 32'h00000094 )
`define UMCTL2_REG_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8
`define UMCTL2_REG_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 0
`define UMCTL2_REG_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8'h0
`define UMCTL2_REG_MSK_ECCCSYN2 `UMCTL2_REG_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64
`define UMCTL2_REG_RWONLY_MSK_ECCCSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCCSYN2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCCSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) << `UMCTL2_REG_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCCSYN2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCCSYN2)) : ({^(`UMCTL2_REG_DFLT_ECCCSYN2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCCSYN2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCCSYN2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCCSYN2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCCSYN2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCBITMASK0 
`define UMCTL2_REG_ECCBITMASK0_ADDR `SHIFTAPBADDR( 32'h00000098 )
`define UMCTL2_REG_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32
`define UMCTL2_REG_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 0
`define UMCTL2_REG_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'h0
`define UMCTL2_REG_MSK_ECCBITMASK0 `UMCTL2_REG_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0
`define UMCTL2_REG_RWONLY_MSK_ECCBITMASK0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCBITMASK0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCBITMASK0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) << `UMCTL2_REG_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCBITMASK0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCBITMASK0)) : ({^(`UMCTL2_REG_DFLT_ECCBITMASK0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCBITMASK0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCBITMASK0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCBITMASK0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCBITMASK0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCBITMASK1 
`define UMCTL2_REG_ECCBITMASK1_ADDR `SHIFTAPBADDR( 32'h0000009c )
`define UMCTL2_REG_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32
`define UMCTL2_REG_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 0
`define UMCTL2_REG_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'h0
`define UMCTL2_REG_MSK_ECCBITMASK1 `UMCTL2_REG_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32
`define UMCTL2_REG_RWONLY_MSK_ECCBITMASK1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCBITMASK1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCBITMASK1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) << `UMCTL2_REG_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCBITMASK1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCBITMASK1)) : ({^(`UMCTL2_REG_DFLT_ECCBITMASK1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCBITMASK1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCBITMASK1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCBITMASK1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCBITMASK1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCBITMASK2 
`define UMCTL2_REG_ECCBITMASK2_ADDR `SHIFTAPBADDR( 32'h000000a0 )
`define UMCTL2_REG_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8
`define UMCTL2_REG_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 0
`define UMCTL2_REG_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8'h0
`define UMCTL2_REG_MSK_ECCBITMASK2 `UMCTL2_REG_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64
`define UMCTL2_REG_RWONLY_MSK_ECCBITMASK2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCBITMASK2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCBITMASK2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) << `UMCTL2_REG_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCBITMASK2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCBITMASK2)) : ({^(`UMCTL2_REG_DFLT_ECCBITMASK2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCBITMASK2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCBITMASK2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCBITMASK2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCBITMASK2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUADDR0 
`define UMCTL2_REG_ECCUADDR0_ADDR `SHIFTAPBADDR( 32'h000000a4 )
`define UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_SIZE_ECCUADDR0_ECC_UNCORR_ROW `MEMC_PAGE_BITS
`define UMCTL2_REG_OFFSET_ECCUADDR0_ECC_UNCORR_ROW 0
`define UMCTL2_REG_DFLT_ECCUADDR0_ECC_UNCORR_ROW ('h0)
`define UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCUADDR0_ECC_UNCORR_RANK `MEMC_RANK_BITS
`define UMCTL2_REG_OFFSET_ECCUADDR0_ECC_UNCORR_RANK 24
`define UMCTL2_REG_DFLT_ECCUADDR0_ECC_UNCORR_RANK ('h0)
`define UMCTL2_REG_MSK_ECCUADDR0 ( `UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_ROW | `UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_RANK )
`define UMCTL2_REG_RWONLY_MSK_ECCUADDR0 ( 32'h0 | `UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_ROW `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ECCUADDR0_ECC_UNCORR_RANK `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCUADDR0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCUADDR0 ( 32'h0 | ((`UMCTL2_REG_DFLT_ECCUADDR0_ECC_UNCORR_ROW) << `UMCTL2_REG_OFFSET_ECCUADDR0_ECC_UNCORR_ROW) `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ECCUADDR0_ECC_UNCORR_RANK) << `UMCTL2_REG_OFFSET_ECCUADDR0_ECC_UNCORR_RANK) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCUADDR0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCUADDR0)) : ({^(`UMCTL2_REG_DFLT_ECCUADDR0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCUADDR0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCUADDR0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCUADDR0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCUADDR0 (24+`MEMC_RANK_BITS)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUADDR1 
`define UMCTL2_REG_ECCUADDR1_ADDR `SHIFTAPBADDR( 32'h000000a8 )
`define UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_COL 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_ECCUADDR1_ECC_UNCORR_COL 12
`define UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_COL 0
`define UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_COL 12'h0
`define UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCUADDR1_ECC_UNCORR_BANK `MEMC_BANK_BITS
`define UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_BANK 16
`define UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_BANK ('h0)
`define UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCUADDR1_ECC_UNCORR_BG `MEMC_BG_BITS
`define UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_BG 24
`define UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_BG ('h0)
`define UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCUADDR1_ECC_UNCORR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_CID 28
`define UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_CID ('h0)
`define UMCTL2_REG_MSK_ECCUADDR1 ( `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_COL | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BANK | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BG | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_CID )
`define UMCTL2_REG_RWONLY_MSK_ECCUADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_COL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BANK `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_BG `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_ECCUADDR1_ECC_UNCORR_CID `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCUADDR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCUADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_COL) << `UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_COL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_BANK) << `UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_BANK) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_BG) << `UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_BG) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_ECCUADDR1_ECC_UNCORR_CID) << `UMCTL2_REG_OFFSET_ECCUADDR1_ECC_UNCORR_CID) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCUADDR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCUADDR1)) : ({^(`UMCTL2_REG_DFLT_ECCUADDR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCUADDR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCUADDR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCUADDR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCUADDR1 (28+`UMCTL2_CID_WIDTH)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUSYN0 
`define UMCTL2_REG_ECCUSYN0_ADDR `SHIFTAPBADDR( 32'h000000ac )
`define UMCTL2_REG_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32
`define UMCTL2_REG_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 0
`define UMCTL2_REG_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'h0
`define UMCTL2_REG_MSK_ECCUSYN0 `UMCTL2_REG_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0
`define UMCTL2_REG_RWONLY_MSK_ECCUSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCUSYN0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCUSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) << `UMCTL2_REG_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCUSYN0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCUSYN0)) : ({^(`UMCTL2_REG_DFLT_ECCUSYN0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCUSYN0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCUSYN0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCUSYN0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCUSYN0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCUSYN1 
`define UMCTL2_REG_ECCUSYN1_ADDR `SHIFTAPBADDR( 32'h000000b0 )
`define UMCTL2_REG_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32
`define UMCTL2_REG_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 0
`define UMCTL2_REG_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'h0
`define UMCTL2_REG_MSK_ECCUSYN1 `UMCTL2_REG_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32
`define UMCTL2_REG_RWONLY_MSK_ECCUSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCUSYN1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCUSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) << `UMCTL2_REG_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCUSYN1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCUSYN1)) : ({^(`UMCTL2_REG_DFLT_ECCUSYN1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCUSYN1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCUSYN1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCUSYN1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCUSYN1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUSYN2 
`define UMCTL2_REG_ECCUSYN2_ADDR `SHIFTAPBADDR( 32'h000000b4 )
`define UMCTL2_REG_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8
`define UMCTL2_REG_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 0
`define UMCTL2_REG_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8'h0
`define UMCTL2_REG_MSK_ECCUSYN2 `UMCTL2_REG_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64
`define UMCTL2_REG_RWONLY_MSK_ECCUSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCUSYN2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCUSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) << `UMCTL2_REG_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCUSYN2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCUSYN2)) : ({^(`UMCTL2_REG_DFLT_ECCUSYN2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCUSYN2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCUSYN2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCUSYN2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCUSYN2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCPOISONADDR0 
`define UMCTL2_REG_ECCPOISONADDR0_ADDR `SHIFTAPBADDR( 32'h000000b8 )
`define UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_COL 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_ECCPOISONADDR0_ECC_POISON_COL 12
`define UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_COL 0
`define UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_COL 12'h0
`define UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCPOISONADDR0_ECC_POISON_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_CID 16
`define UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_CID ('h0)
`define UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ECCPOISONADDR0_ECC_POISON_RANK `MEMC_RANK_BITS
`define UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_RANK 24
`define UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_RANK ('h0)
`define UMCTL2_REG_MSK_ECCPOISONADDR0 ( `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_COL | `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_CID | `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_RANK )
`define UMCTL2_REG_RWONLY_MSK_ECCPOISONADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_COL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_CID `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ECCPOISONADDR0_ECC_POISON_RANK `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCPOISONADDR0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCPOISONADDR0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCPOISONADDR0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCPOISONADDR0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCPOISONADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_COL) << `UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_COL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_CID) << `UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_CID) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ECCPOISONADDR0_ECC_POISON_RANK) << `UMCTL2_REG_OFFSET_ECCPOISONADDR0_ECC_POISON_RANK) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCPOISONADDR0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCPOISONADDR0)) : ({^(`UMCTL2_REG_DFLT_ECCPOISONADDR0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCPOISONADDR0 (24+`MEMC_RANK_BITS)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCPOISONADDR1 
`define UMCTL2_REG_ECCPOISONADDR1_ADDR `SHIFTAPBADDR( 32'h000000bc )
`define UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_SIZE_ECCPOISONADDR1_ECC_POISON_ROW `MEMC_PAGE_BITS
`define UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_ROW 0
`define UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_ROW ('h0)
`define UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BANK 32'b00000111000000000000000000000000
`define UMCTL2_REG_SIZE_ECCPOISONADDR1_ECC_POISON_BANK 3
`define UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_BANK 24
`define UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_BANK 3'h0
`define UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BG 32'b00110000000000000000000000000000
`define UMCTL2_REG_SIZE_ECCPOISONADDR1_ECC_POISON_BG 2
`define UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_BG 28
`define UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_BG 2'h0
`define UMCTL2_REG_MSK_ECCPOISONADDR1 ( `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_ROW | `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BANK | `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BG )
`define UMCTL2_REG_RWONLY_MSK_ECCPOISONADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_ROW `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BANK `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ECCPOISONADDR1_ECC_POISON_BG `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCPOISONADDR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCPOISONADDR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCPOISONADDR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCPOISONADDR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCPOISONADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_ROW) << `UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_ROW) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_BANK) << `UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_BANK) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ECCPOISONADDR1_ECC_POISON_BG) << `UMCTL2_REG_OFFSET_ECCPOISONADDR1_ECC_POISON_BG) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCPOISONADDR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCPOISONADDR1)) : ({^(`UMCTL2_REG_DFLT_ECCPOISONADDR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCPOISONADDR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCPOISONADDR1 30
`endif //MEMC_ECC_SUPPORT_GT_0

// Register CRCPARCTL0 
`define UMCTL2_REG_CRCPARCTL0_ADDR `SHIFTAPBADDR( 32'h000000c0 )
`define UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 0
`define UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1
`define UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 2
`define UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 4
`define UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 8
`define UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 1
`define UMCTL2_REG_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 15
`define UMCTL2_REG_DFLT_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 1'h1
`define UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT 32'b00000000000001110000000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL0_RETRY_CTRLUPD_WAIT 3
`define UMCTL2_REG_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_WAIT 16
`define UMCTL2_REG_DFLT_CRCPARCTL0_RETRY_CTRLUPD_WAIT 3'h0
`define UMCTL2_REG_MSK_CRCPARCTL0 ( `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR | `UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE | `UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT )
`define UMCTL2_REG_RWONLY_MSK_CRCPARCTL0 ( 32'h0 | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CRCPARCTL0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CRCPARCTL0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CRCPARCTL0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CRCPARCTL0 ( 32'h0 | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR `endif  )
`define UMCTL2_REG_DFLT_CRCPARCTL0 ( 32'h0 | ((`UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_EN) << `UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_EN) | ((`UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR) << `UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR) | ((`UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR) << `UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR) `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR) << `UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR) << `UMCTL2_REG_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL0_RETRY_CTRLUPD_ENABLE) << `UMCTL2_REG_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_ENABLE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL0_RETRY_CTRLUPD_WAIT) << `UMCTL2_REG_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_WAIT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CRCPARCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CRCPARCTL0)) : ({^(`UMCTL2_REG_DFLT_CRCPARCTL0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CRCPARCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CRCPARCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CRCPARCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CRCPARCTL0 19

`ifdef MEMC_DDR4
// Register CRCPARCTL1 
`define UMCTL2_REG_CRCPARCTL1_ADDR `SHIFTAPBADDR( 32'h000000c4 )
`define UMCTL2_REG_MSK_CRCPARCTL1_PARITY_ENABLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_CRCPARCTL1_PARITY_ENABLE 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_PARITY_ENABLE 0
`define UMCTL2_REG_DFLT_CRCPARCTL1_PARITY_ENABLE 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL1_CRC_ENABLE 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_CRCPARCTL1_CRC_ENABLE 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_ENABLE 4
`define UMCTL2_REG_DFLT_CRCPARCTL1_CRC_ENABLE 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL1_CRC_INC_DM 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_CRC_INC_DM 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_INC_DM 7
`define UMCTL2_REG_DFLT_CRCPARCTL1_CRC_INC_DM 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE 8
`define UMCTL2_REG_DFLT_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL1_ALERT_WAIT_FOR_SW 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_ALERT_WAIT_FOR_SW 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_ALERT_WAIT_FOR_SW 9
`define UMCTL2_REG_DFLT_CRCPARCTL1_ALERT_WAIT_FOR_SW 1'h1
`define UMCTL2_REG_MSK_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR 12
`define UMCTL2_REG_DFLT_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR 1'h1
`define UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT_EN 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_RETRY_ADD_RD_LAT_EN 1
`define UMCTL2_REG_OFFSET_CRCPARCTL1_RETRY_ADD_RD_LAT_EN 15
`define UMCTL2_REG_DFLT_CRCPARCTL1_RETRY_ADD_RD_LAT_EN 1'h0
`define UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT ( 32'hFFFFFFFF & { {`UMCTL2_RETRY_MAX_ADD_RD_LAT_LG2{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_CRCPARCTL1_RETRY_ADD_RD_LAT `UMCTL2_RETRY_MAX_ADD_RD_LAT_LG2
`define UMCTL2_REG_OFFSET_CRCPARCTL1_RETRY_ADD_RD_LAT 16
`define UMCTL2_REG_DFLT_CRCPARCTL1_RETRY_ADD_RD_LAT ('h0)
`define UMCTL2_REG_MSK_CRCPARCTL1_DFI_T_PHY_RDLAT 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL1_DFI_T_PHY_RDLAT 7
`define UMCTL2_REG_OFFSET_CRCPARCTL1_DFI_T_PHY_RDLAT 24
`define UMCTL2_REG_DFLT_CRCPARCTL1_DFI_T_PHY_RDLAT (`MEMC_FREQ_RATIO==2) ? 7'h10 : 7'h20
`define UMCTL2_REG_MSK_CRCPARCTL1 ( `UMCTL2_REG_MSK_CRCPARCTL1_PARITY_ENABLE | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_ENABLE | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_INC_DM | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE | `UMCTL2_REG_MSK_CRCPARCTL1_ALERT_WAIT_FOR_SW | `UMCTL2_REG_MSK_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR | `UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT_EN | `UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT | `UMCTL2_REG_MSK_CRCPARCTL1_DFI_T_PHY_RDLAT )
`define UMCTL2_REG_RWONLY_MSK_CRCPARCTL1 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_CRCPARCTL1_PARITY_ENABLE `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_ENABLE `endif `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_INC_DM `endif `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL1_ALERT_WAIT_FOR_SW `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR `endif `ifdef UMCTL2_RETRY_MAX_ADD_RD_LAT_EN | `UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT_EN `endif `ifdef UMCTL2_RETRY_MAX_ADD_RD_LAT_EN | `UMCTL2_REG_MSK_CRCPARCTL1_RETRY_ADD_RD_LAT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL1_DFI_T_PHY_RDLAT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CRCPARCTL1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CRCPARCTL1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CRCPARCTL1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CRCPARCTL1 ( 32'h0  )
`define UMCTL2_REG_DFLT_CRCPARCTL1 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_CRCPARCTL1_PARITY_ENABLE) << `UMCTL2_REG_OFFSET_CRCPARCTL1_PARITY_ENABLE) `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_CRCPARCTL1_CRC_ENABLE) << `UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_ENABLE) `endif `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_CRCPARCTL1_CRC_INC_DM) << `UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_INC_DM) `endif `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE) << `UMCTL2_REG_OFFSET_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL1_ALERT_WAIT_FOR_SW) << `UMCTL2_REG_OFFSET_CRCPARCTL1_ALERT_WAIT_FOR_SW) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR) << `UMCTL2_REG_OFFSET_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR) `endif `ifdef UMCTL2_RETRY_MAX_ADD_RD_LAT_EN | ((`UMCTL2_REG_DFLT_CRCPARCTL1_RETRY_ADD_RD_LAT_EN) << `UMCTL2_REG_OFFSET_CRCPARCTL1_RETRY_ADD_RD_LAT_EN) `endif `ifdef UMCTL2_RETRY_MAX_ADD_RD_LAT_EN | ((`UMCTL2_REG_DFLT_CRCPARCTL1_RETRY_ADD_RD_LAT) << `UMCTL2_REG_OFFSET_CRCPARCTL1_RETRY_ADD_RD_LAT) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL1_DFI_T_PHY_RDLAT) << `UMCTL2_REG_OFFSET_CRCPARCTL1_DFI_T_PHY_RDLAT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CRCPARCTL1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CRCPARCTL1)) : ({^(`UMCTL2_REG_DFLT_CRCPARCTL1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CRCPARCTL1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CRCPARCTL1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CRCPARCTL1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CRCPARCTL1 31
`endif //MEMC_DDR4

`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CRCPARCTL2 
`define UMCTL2_REG_CRCPARCTL2_ADDR `SHIFTAPBADDR( 32'h000000c8 )
`define UMCTL2_REG_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6
`define UMCTL2_REG_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 0
`define UMCTL2_REG_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6'hc
`define UMCTL2_REG_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5
`define UMCTL2_REG_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX 8
`define UMCTL2_REG_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5'h5
`define UMCTL2_REG_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX 32'b00000001111111110000000000000000
`define UMCTL2_REG_SIZE_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9
`define UMCTL2_REG_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX 16
`define UMCTL2_REG_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9'h30
`define UMCTL2_REG_MSK_CRCPARCTL2 ( `UMCTL2_REG_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 | `UMCTL2_REG_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX | `UMCTL2_REG_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX )
`define UMCTL2_REG_RWONLY_MSK_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CRCPARCTL2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_DFLT_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) << `UMCTL2_REG_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX) << `UMCTL2_REG_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX) << `UMCTL2_REG_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CRCPARCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CRCPARCTL2)) : ({^(`UMCTL2_REG_DFLT_CRCPARCTL2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CRCPARCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CRCPARCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CRCPARCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CRCPARCTL2 25
`endif //UMCTL2_CRC_PARITY_RETRY

// Register CRCPARSTAT 
`define UMCTL2_REG_CRCPARSTAT_ADDR `SHIFTAPBADDR( 32'h000000cc )
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_CNT 16
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_CNT 0
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_CNT 16'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_INT 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_INT 16
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_INT 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 17
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 18
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 19
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ( (`UMCTL2_HWFFC_EN_VAL==1) ? 32'b00000000111100000000000000000000 : 32'b00000000011100000000000000000000)
`define UMCTL2_REG_SIZE_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ((`UMCTL2_HWFFC_EN_VAL==1) ? 4 : 3)
`define UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE 20
`define UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ('h0)
`define UMCTL2_REG_MSK_CRCPARSTAT_RETRY_CURRENT_STATE 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_RETRY_CURRENT_STATE 4
`define UMCTL2_REG_OFFSET_CRCPARSTAT_RETRY_CURRENT_STATE 24
`define UMCTL2_REG_DFLT_CRCPARSTAT_RETRY_CURRENT_STATE 4'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_RETRY_OPERATING_MODE 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_RETRY_OPERATING_MODE 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_RETRY_OPERATING_MODE 28
`define UMCTL2_REG_DFLT_CRCPARSTAT_RETRY_OPERATING_MODE 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_CRCPARSTAT_CMD_IN_ERR_WINDOW 1
`define UMCTL2_REG_OFFSET_CRCPARSTAT_CMD_IN_ERR_WINDOW 29
`define UMCTL2_REG_DFLT_CRCPARSTAT_CMD_IN_ERR_WINDOW 1'h0
`define UMCTL2_REG_MSK_CRCPARSTAT ( `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE | `UMCTL2_REG_MSK_CRCPARSTAT_RETRY_CURRENT_STATE | `UMCTL2_REG_MSK_CRCPARSTAT_RETRY_OPERATING_MODE | `UMCTL2_REG_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW )
`define UMCTL2_REG_RWONLY_MSK_CRCPARSTAT ( 32'h0 | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_RETRY_CURRENT_STATE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_RETRY_OPERATING_MODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CRCPARSTAT ( 32'h0 | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_RETRY_OPERATING_MODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW `endif  )
`define UMCTL2_REG_COMPANION_MSK_CRCPARSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CRCPARSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CRCPARSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_CRCPARSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_CNT) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_CNT) | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_INT) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_INT) `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_NO_SW) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_NO_SW) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE) << `UMCTL2_REG_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_RETRY_CURRENT_STATE) << `UMCTL2_REG_OFFSET_CRCPARSTAT_RETRY_CURRENT_STATE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_RETRY_OPERATING_MODE) << `UMCTL2_REG_OFFSET_CRCPARSTAT_RETRY_OPERATING_MODE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARSTAT_CMD_IN_ERR_WINDOW) << `UMCTL2_REG_OFFSET_CRCPARSTAT_CMD_IN_ERR_WINDOW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CRCPARSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CRCPARSTAT)) : ({^(`UMCTL2_REG_DFLT_CRCPARSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CRCPARSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CRCPARSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CRCPARSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CRCPARSTAT 30

// Register INIT0 
`define UMCTL2_REG_INIT0_ADDR `SHIFTAPBADDR( 32'h000000d0 )
`define UMCTL2_REG_MSK_INIT0_PRE_CKE_X1024 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_INIT0_PRE_CKE_X1024 12
`define UMCTL2_REG_OFFSET_INIT0_PRE_CKE_X1024 0
`define UMCTL2_REG_DFLT_INIT0_PRE_CKE_X1024 12'h4e
`define UMCTL2_REG_MSK_INIT0_POST_CKE_X1024 32'b00000011111111110000000000000000
`define UMCTL2_REG_SIZE_INIT0_POST_CKE_X1024 10
`define UMCTL2_REG_OFFSET_INIT0_POST_CKE_X1024 16
`define UMCTL2_REG_DFLT_INIT0_POST_CKE_X1024 10'h2
`define UMCTL2_REG_MSK_INIT0_SKIP_DRAM_INIT 32'b11000000000000000000000000000000
`define UMCTL2_REG_SIZE_INIT0_SKIP_DRAM_INIT 2
`define UMCTL2_REG_OFFSET_INIT0_SKIP_DRAM_INIT 30
`define UMCTL2_REG_DFLT_INIT0_SKIP_DRAM_INIT 2'h0
`define UMCTL2_REG_MSK_INIT0 ( `UMCTL2_REG_MSK_INIT0_PRE_CKE_X1024 | `UMCTL2_REG_MSK_INIT0_POST_CKE_X1024 | `UMCTL2_REG_MSK_INIT0_SKIP_DRAM_INIT )
`define UMCTL2_REG_RWONLY_MSK_INIT0 ( 32'h0 | `UMCTL2_REG_MSK_INIT0_PRE_CKE_X1024 | `UMCTL2_REG_MSK_INIT0_POST_CKE_X1024 | `UMCTL2_REG_MSK_INIT0_SKIP_DRAM_INIT  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT0 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT0 ( 32'h0 | ((`UMCTL2_REG_DFLT_INIT0_PRE_CKE_X1024) << `UMCTL2_REG_OFFSET_INIT0_PRE_CKE_X1024) | ((`UMCTL2_REG_DFLT_INIT0_POST_CKE_X1024) << `UMCTL2_REG_OFFSET_INIT0_POST_CKE_X1024) | ((`UMCTL2_REG_DFLT_INIT0_SKIP_DRAM_INIT) << `UMCTL2_REG_OFFSET_INIT0_SKIP_DRAM_INIT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT0)) : ({^(`UMCTL2_REG_DFLT_INIT0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT0 32

// Register INIT1 
`define UMCTL2_REG_INIT1_ADDR `SHIFTAPBADDR( 32'h000000d4 )
`define UMCTL2_REG_MSK_INIT1_PRE_OCD_X32 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_INIT1_PRE_OCD_X32 4
`define UMCTL2_REG_OFFSET_INIT1_PRE_OCD_X32 0
`define UMCTL2_REG_DFLT_INIT1_PRE_OCD_X32 4'h0
`define UMCTL2_REG_MSK_INIT1_DRAM_RSTN_X1024 32'b00000001111111110000000000000000
`define UMCTL2_REG_SIZE_INIT1_DRAM_RSTN_X1024 9
`define UMCTL2_REG_OFFSET_INIT1_DRAM_RSTN_X1024 16
`define UMCTL2_REG_DFLT_INIT1_DRAM_RSTN_X1024 9'h0
`define UMCTL2_REG_MSK_INIT1 ( `UMCTL2_REG_MSK_INIT1_PRE_OCD_X32 | `UMCTL2_REG_MSK_INIT1_DRAM_RSTN_X1024 )
`define UMCTL2_REG_RWONLY_MSK_INIT1 ( 32'h0 | `UMCTL2_REG_MSK_INIT1_PRE_OCD_X32 `ifdef MEMC_DDR3_OR_4_OR_LPDDR4 | `UMCTL2_REG_MSK_INIT1_DRAM_RSTN_X1024 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT1 ( 32'h0 | ((`UMCTL2_REG_DFLT_INIT1_PRE_OCD_X32) << `UMCTL2_REG_OFFSET_INIT1_PRE_OCD_X32) `ifdef MEMC_DDR3_OR_4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_INIT1_DRAM_RSTN_X1024) << `UMCTL2_REG_OFFSET_INIT1_DRAM_RSTN_X1024) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT1)) : ({^(`UMCTL2_REG_DFLT_INIT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT1 25

`ifdef MEMC_LPDDR2
// Register INIT2 
`define UMCTL2_REG_INIT2_ADDR `SHIFTAPBADDR( 32'h000000d8 )
`define UMCTL2_REG_MSK_INIT2_MIN_STABLE_CLOCK_X1 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_INIT2_MIN_STABLE_CLOCK_X1 4
`define UMCTL2_REG_OFFSET_INIT2_MIN_STABLE_CLOCK_X1 0
`define UMCTL2_REG_DFLT_INIT2_MIN_STABLE_CLOCK_X1 (`MEMC_LPDDR2_EN) ? 4'h5 : 4'h0
`define UMCTL2_REG_MSK_INIT2_IDLE_AFTER_RESET_X32 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_INIT2_IDLE_AFTER_RESET_X32 8
`define UMCTL2_REG_OFFSET_INIT2_IDLE_AFTER_RESET_X32 8
`define UMCTL2_REG_DFLT_INIT2_IDLE_AFTER_RESET_X32 (`MEMC_LPDDR2_EN) ? 8'hd : 8'h0
`define UMCTL2_REG_MSK_INIT2 ( `UMCTL2_REG_MSK_INIT2_MIN_STABLE_CLOCK_X1 | `UMCTL2_REG_MSK_INIT2_IDLE_AFTER_RESET_X32 )
`define UMCTL2_REG_RWONLY_MSK_INIT2 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_INIT2_MIN_STABLE_CLOCK_X1 `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_INIT2_IDLE_AFTER_RESET_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT2 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT2 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_INIT2_MIN_STABLE_CLOCK_X1) << `UMCTL2_REG_OFFSET_INIT2_MIN_STABLE_CLOCK_X1) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_INIT2_IDLE_AFTER_RESET_X32) << `UMCTL2_REG_OFFSET_INIT2_IDLE_AFTER_RESET_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT2)) : ({^(`UMCTL2_REG_DFLT_INIT2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT2 16
`endif //MEMC_LPDDR2

// Register INIT3 
`define UMCTL2_REG_INIT3_ADDR `SHIFTAPBADDR( 32'h000000dc )
`define UMCTL2_REG_MSK_INIT3_EMR 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_INIT3_EMR 16
`define UMCTL2_REG_OFFSET_INIT3_EMR 0
`define UMCTL2_REG_DFLT_INIT3_EMR 16'h510
`define UMCTL2_REG_MSK_INIT3_MR 32'b11111111111111110000000000000000
`define UMCTL2_REG_SIZE_INIT3_MR 16
`define UMCTL2_REG_OFFSET_INIT3_MR 16
`define UMCTL2_REG_DFLT_INIT3_MR 16'h0
`define UMCTL2_REG_MSK_INIT3 ( `UMCTL2_REG_MSK_INIT3_EMR | `UMCTL2_REG_MSK_INIT3_MR )
`define UMCTL2_REG_RWONLY_MSK_INIT3 ( 32'h0 | `UMCTL2_REG_MSK_INIT3_EMR | `UMCTL2_REG_MSK_INIT3_MR  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT3 ( 32'h0 | ((`UMCTL2_REG_DFLT_INIT3_EMR) << `UMCTL2_REG_OFFSET_INIT3_EMR) | ((`UMCTL2_REG_DFLT_INIT3_MR) << `UMCTL2_REG_OFFSET_INIT3_MR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT3)) : ({^(`UMCTL2_REG_DFLT_INIT3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT3 32

// Register INIT4 
`define UMCTL2_REG_INIT4_ADDR `SHIFTAPBADDR( 32'h000000e0 )
`define UMCTL2_REG_MSK_INIT4_EMR3 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_INIT4_EMR3 16
`define UMCTL2_REG_OFFSET_INIT4_EMR3 0
`define UMCTL2_REG_DFLT_INIT4_EMR3 16'h0
`define UMCTL2_REG_MSK_INIT4_EMR2 32'b11111111111111110000000000000000
`define UMCTL2_REG_SIZE_INIT4_EMR2 16
`define UMCTL2_REG_OFFSET_INIT4_EMR2 16
`define UMCTL2_REG_DFLT_INIT4_EMR2 16'h0
`define UMCTL2_REG_MSK_INIT4 ( `UMCTL2_REG_MSK_INIT4_EMR3 | `UMCTL2_REG_MSK_INIT4_EMR2 )
`define UMCTL2_REG_RWONLY_MSK_INIT4 ( 32'h0 | `UMCTL2_REG_MSK_INIT4_EMR3 | `UMCTL2_REG_MSK_INIT4_EMR2  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT4 ( 32'h0 | ((`UMCTL2_REG_DFLT_INIT4_EMR3) << `UMCTL2_REG_OFFSET_INIT4_EMR3) | ((`UMCTL2_REG_DFLT_INIT4_EMR2) << `UMCTL2_REG_OFFSET_INIT4_EMR2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT4)) : ({^(`UMCTL2_REG_DFLT_INIT4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT4 32

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register INIT5 
`define UMCTL2_REG_INIT5_ADDR `SHIFTAPBADDR( 32'h000000e4 )
`define UMCTL2_REG_MSK_INIT5_MAX_AUTO_INIT_X1024 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_INIT5_MAX_AUTO_INIT_X1024 10
`define UMCTL2_REG_OFFSET_INIT5_MAX_AUTO_INIT_X1024 0
`define UMCTL2_REG_DFLT_INIT5_MAX_AUTO_INIT_X1024 (`MEMC_LPDDR2_EN) ? 10'h4 : 10'h0
`define UMCTL2_REG_MSK_INIT5_DEV_ZQINIT_X32 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_INIT5_DEV_ZQINIT_X32 8
`define UMCTL2_REG_OFFSET_INIT5_DEV_ZQINIT_X32 16
`define UMCTL2_REG_DFLT_INIT5_DEV_ZQINIT_X32 8'h10
`define UMCTL2_REG_MSK_INIT5 ( `UMCTL2_REG_MSK_INIT5_MAX_AUTO_INIT_X1024 | `UMCTL2_REG_MSK_INIT5_DEV_ZQINIT_X32 )
`define UMCTL2_REG_RWONLY_MSK_INIT5 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_INIT5_MAX_AUTO_INIT_X1024 `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_INIT5_DEV_ZQINIT_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT5 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT5 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_INIT5_MAX_AUTO_INIT_X1024) << `UMCTL2_REG_OFFSET_INIT5_MAX_AUTO_INIT_X1024) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_INIT5_DEV_ZQINIT_X32) << `UMCTL2_REG_OFFSET_INIT5_DEV_ZQINIT_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT5)) : ({^(`UMCTL2_REG_DFLT_INIT5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT5 24
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT6 
`define UMCTL2_REG_INIT6_ADDR `SHIFTAPBADDR( 32'h000000e8 )
`define UMCTL2_REG_MSK_INIT6_MR5 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_INIT6_MR5 16
`define UMCTL2_REG_OFFSET_INIT6_MR5 0
`define UMCTL2_REG_DFLT_INIT6_MR5 16'h0
`define UMCTL2_REG_MSK_INIT6_MR4 32'b11111111111111110000000000000000
`define UMCTL2_REG_SIZE_INIT6_MR4 16
`define UMCTL2_REG_OFFSET_INIT6_MR4 16
`define UMCTL2_REG_DFLT_INIT6_MR4 16'h0
`define UMCTL2_REG_MSK_INIT6 ( `UMCTL2_REG_MSK_INIT6_MR5 | `UMCTL2_REG_MSK_INIT6_MR4 )
`define UMCTL2_REG_RWONLY_MSK_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_INIT6_MR5 `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_INIT6_MR4 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_INIT6_MR5) << `UMCTL2_REG_OFFSET_INIT6_MR5) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_INIT6_MR4) << `UMCTL2_REG_OFFSET_INIT6_MR4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT6)) : ({^(`UMCTL2_REG_DFLT_INIT6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT6 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT7 
`define UMCTL2_REG_INIT7_ADDR `SHIFTAPBADDR( 32'h000000ec )
`define UMCTL2_REG_MSK_INIT7_MR6 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_INIT7_MR6 16
`define UMCTL2_REG_OFFSET_INIT7_MR6 0
`define UMCTL2_REG_DFLT_INIT7_MR6 16'h0
`define UMCTL2_REG_MSK_INIT7_MR22 32'b11111111111111110000000000000000
`define UMCTL2_REG_SIZE_INIT7_MR22 16
`define UMCTL2_REG_OFFSET_INIT7_MR22 16
`define UMCTL2_REG_DFLT_INIT7_MR22 16'h0
`define UMCTL2_REG_MSK_INIT7 ( `UMCTL2_REG_MSK_INIT7_MR6 | `UMCTL2_REG_MSK_INIT7_MR22 )
`define UMCTL2_REG_RWONLY_MSK_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_INIT7_MR6 `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_INIT7_MR22 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_INIT7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_DFLT_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_INIT7_MR6) << `UMCTL2_REG_OFFSET_INIT7_MR6) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_INIT7_MR22) << `UMCTL2_REG_OFFSET_INIT7_MR22) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_INIT7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_INIT7)) : ({^(`UMCTL2_REG_DFLT_INIT7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_INIT7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_INIT7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_INIT7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_INIT7 32
`endif //MEMC_DDR4_OR_LPDDR4

// Register DIMMCTL 
`define UMCTL2_REG_DIMMCTL_ADDR `SHIFTAPBADDR( 32'h000000f0 )
`define UMCTL2_REG_MSK_DIMMCTL_DIMM_STAGGER_CS_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DIMMCTL_DIMM_STAGGER_CS_EN 1
`define UMCTL2_REG_OFFSET_DIMMCTL_DIMM_STAGGER_CS_EN 0
`define UMCTL2_REG_DFLT_DIMMCTL_DIMM_STAGGER_CS_EN 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_DIMM_ADDR_MIRR_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DIMMCTL_DIMM_ADDR_MIRR_EN 1
`define UMCTL2_REG_OFFSET_DIMMCTL_DIMM_ADDR_MIRR_EN 1
`define UMCTL2_REG_DFLT_DIMMCTL_DIMM_ADDR_MIRR_EN 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_DIMM_OUTPUT_INV_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DIMMCTL_DIMM_OUTPUT_INV_EN 1
`define UMCTL2_REG_OFFSET_DIMMCTL_DIMM_OUTPUT_INV_EN 2
`define UMCTL2_REG_DFLT_DIMMCTL_DIMM_OUTPUT_INV_EN 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_MRS_A17_EN 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_DIMMCTL_MRS_A17_EN 1
`define UMCTL2_REG_OFFSET_DIMMCTL_MRS_A17_EN 3
`define UMCTL2_REG_DFLT_DIMMCTL_MRS_A17_EN 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_MRS_BG1_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_DIMMCTL_MRS_BG1_EN 1
`define UMCTL2_REG_OFFSET_DIMMCTL_MRS_BG1_EN 4
`define UMCTL2_REG_DFLT_DIMMCTL_MRS_BG1_EN 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_DIMM_DIS_BG_MIRRORING 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_DIMMCTL_DIMM_DIS_BG_MIRRORING 1
`define UMCTL2_REG_OFFSET_DIMMCTL_DIMM_DIS_BG_MIRRORING 5
`define UMCTL2_REG_DFLT_DIMMCTL_DIMM_DIS_BG_MIRRORING 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_LRDIMM_BCOM_CMD_PROT 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_DIMMCTL_LRDIMM_BCOM_CMD_PROT 1
`define UMCTL2_REG_OFFSET_DIMMCTL_LRDIMM_BCOM_CMD_PROT 6
`define UMCTL2_REG_DFLT_DIMMCTL_LRDIMM_BCOM_CMD_PROT 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_RCD_NUM 32'b00000000000000000000001100000000
`define UMCTL2_REG_SIZE_DIMMCTL_RCD_NUM 2
`define UMCTL2_REG_OFFSET_DIMMCTL_RCD_NUM 8
`define UMCTL2_REG_DFLT_DIMMCTL_RCD_NUM 2'h0
`define UMCTL2_REG_MSK_DIMMCTL_RCD_WEAK_DRIVE 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_DIMMCTL_RCD_WEAK_DRIVE 1
`define UMCTL2_REG_OFFSET_DIMMCTL_RCD_WEAK_DRIVE 12
`define UMCTL2_REG_DFLT_DIMMCTL_RCD_WEAK_DRIVE 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_RCD_A_OUTPUT_DISABLED 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_DIMMCTL_RCD_A_OUTPUT_DISABLED 1
`define UMCTL2_REG_OFFSET_DIMMCTL_RCD_A_OUTPUT_DISABLED 13
`define UMCTL2_REG_DFLT_DIMMCTL_RCD_A_OUTPUT_DISABLED 1'h0
`define UMCTL2_REG_MSK_DIMMCTL_RCD_B_OUTPUT_DISABLED 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_DIMMCTL_RCD_B_OUTPUT_DISABLED 1
`define UMCTL2_REG_OFFSET_DIMMCTL_RCD_B_OUTPUT_DISABLED 14
`define UMCTL2_REG_DFLT_DIMMCTL_RCD_B_OUTPUT_DISABLED 1'h0
`define UMCTL2_REG_MSK_DIMMCTL ( `UMCTL2_REG_MSK_DIMMCTL_DIMM_STAGGER_CS_EN | `UMCTL2_REG_MSK_DIMMCTL_DIMM_ADDR_MIRR_EN | `UMCTL2_REG_MSK_DIMMCTL_DIMM_OUTPUT_INV_EN | `UMCTL2_REG_MSK_DIMMCTL_MRS_A17_EN | `UMCTL2_REG_MSK_DIMMCTL_MRS_BG1_EN | `UMCTL2_REG_MSK_DIMMCTL_DIMM_DIS_BG_MIRRORING | `UMCTL2_REG_MSK_DIMMCTL_LRDIMM_BCOM_CMD_PROT | `UMCTL2_REG_MSK_DIMMCTL_RCD_NUM | `UMCTL2_REG_MSK_DIMMCTL_RCD_WEAK_DRIVE | `UMCTL2_REG_MSK_DIMMCTL_RCD_A_OUTPUT_DISABLED | `UMCTL2_REG_MSK_DIMMCTL_RCD_B_OUTPUT_DISABLED )
`define UMCTL2_REG_RWONLY_MSK_DIMMCTL ( 32'h0 | `UMCTL2_REG_MSK_DIMMCTL_DIMM_STAGGER_CS_EN | `UMCTL2_REG_MSK_DIMMCTL_DIMM_ADDR_MIRR_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_DIMM_OUTPUT_INV_EN `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_MRS_A17_EN `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_MRS_BG1_EN `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_DIMM_DIS_BG_MIRRORING `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_LRDIMM_BCOM_CMD_PROT `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_DIMMCTL_RCD_NUM `endif `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_RCD_WEAK_DRIVE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_RCD_A_OUTPUT_DISABLED `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DIMMCTL_RCD_B_OUTPUT_DISABLED `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DIMMCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DIMMCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DIMMCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DIMMCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_DIMMCTL ( 32'h0 | ((`UMCTL2_REG_DFLT_DIMMCTL_DIMM_STAGGER_CS_EN) << `UMCTL2_REG_OFFSET_DIMMCTL_DIMM_STAGGER_CS_EN) | ((`UMCTL2_REG_DFLT_DIMMCTL_DIMM_ADDR_MIRR_EN) << `UMCTL2_REG_OFFSET_DIMMCTL_DIMM_ADDR_MIRR_EN) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_DIMM_OUTPUT_INV_EN) << `UMCTL2_REG_OFFSET_DIMMCTL_DIMM_OUTPUT_INV_EN) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_MRS_A17_EN) << `UMCTL2_REG_OFFSET_DIMMCTL_MRS_A17_EN) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_MRS_BG1_EN) << `UMCTL2_REG_OFFSET_DIMMCTL_MRS_BG1_EN) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_DIMM_DIS_BG_MIRRORING) << `UMCTL2_REG_OFFSET_DIMMCTL_DIMM_DIS_BG_MIRRORING) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_LRDIMM_BCOM_CMD_PROT) << `UMCTL2_REG_OFFSET_DIMMCTL_LRDIMM_BCOM_CMD_PROT) `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_DIMMCTL_RCD_NUM) << `UMCTL2_REG_OFFSET_DIMMCTL_RCD_NUM) `endif `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_RCD_WEAK_DRIVE) << `UMCTL2_REG_OFFSET_DIMMCTL_RCD_WEAK_DRIVE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_RCD_A_OUTPUT_DISABLED) << `UMCTL2_REG_OFFSET_DIMMCTL_RCD_A_OUTPUT_DISABLED) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DIMMCTL_RCD_B_OUTPUT_DISABLED) << `UMCTL2_REG_OFFSET_DIMMCTL_RCD_B_OUTPUT_DISABLED) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DIMMCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DIMMCTL)) : ({^(`UMCTL2_REG_DFLT_DIMMCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DIMMCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DIMMCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DIMMCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DIMMCTL 15

`ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
// Register RANKCTL 
`define UMCTL2_REG_RANKCTL_ADDR `SHIFTAPBADDR( 32'h000000f4 )
`define UMCTL2_REG_MSK_RANKCTL_MAX_RANK_RD 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_RANKCTL_MAX_RANK_RD 4
`define UMCTL2_REG_OFFSET_RANKCTL_MAX_RANK_RD 0
`define UMCTL2_REG_DFLT_RANKCTL_MAX_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP 32'b00000000000000000000000011110000
`define UMCTL2_REG_SIZE_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_RD_GAP 4'h6
`define UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_RANKCTL_DIFF_RANK_WR_GAP 4
`define UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_WR_GAP 8
`define UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_WR_GAP 4'h6
`define UMCTL2_REG_MSK_RANKCTL_MAX_RANK_WR 32'b00000000000000001111000000000000
`define UMCTL2_REG_SIZE_RANKCTL_MAX_RANK_WR 4
`define UMCTL2_REG_OFFSET_RANKCTL_MAX_RANK_WR 12
`define UMCTL2_REG_DFLT_RANKCTL_MAX_RANK_WR 4'h0
`define UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_RD 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_RANKCTL_MAX_LOGICAL_RANK_RD 4
`define UMCTL2_REG_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD 16
`define UMCTL2_REG_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_WR 32'b00000000111100000000000000000000
`define UMCTL2_REG_SIZE_RANKCTL_MAX_LOGICAL_RANK_WR 4
`define UMCTL2_REG_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR 20
`define UMCTL2_REG_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR 4'h0
`define UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_RANKCTL_DIFF_RANK_RD_GAP_MSB 1
`define UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB 24
`define UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB 1'h0
`define UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_RANKCTL_DIFF_RANK_WR_GAP_MSB 1
`define UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB 26
`define UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB 1'h0
`define UMCTL2_REG_MSK_RANKCTL ( `UMCTL2_REG_MSK_RANKCTL_MAX_RANK_RD | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP | `UMCTL2_REG_MSK_RANKCTL_MAX_RANK_WR | `UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_RD | `UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_WR | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB )
`define UMCTL2_REG_RWONLY_MSK_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_MAX_RANK_RD `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_MAX_RANK_WR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_RD `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_RANKCTL_MAX_LOGICAL_RANK_WR `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RANKCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_MAX_RANK_RD) << `UMCTL2_REG_OFFSET_RANKCTL_MAX_RANK_RD) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_RD_GAP) << `UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_RD_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_WR_GAP) << `UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_WR_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_MAX_RANK_WR) << `UMCTL2_REG_OFFSET_RANKCTL_MAX_RANK_WR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD) << `UMCTL2_REG_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR) << `UMCTL2_REG_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB) << `UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB) << `UMCTL2_REG_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RANKCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RANKCTL)) : ({^(`UMCTL2_REG_DFLT_RANKCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RANKCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RANKCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RANKCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RANKCTL 27
`endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1

`ifdef UMCTL2_SHARED_AC
`ifdef UMCTL2_PROGCHN_OR_UMCTL2_SHAREDAC_LP4DUAL_COMB
// Register CHCTL 
`define UMCTL2_REG_CHCTL_ADDR `SHIFTAPBADDR( 32'h000000fc )
`define UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_CHCTL_DUAL_CHANNEL_EN 1
`define UMCTL2_REG_OFFSET_CHCTL_DUAL_CHANNEL_EN 0
`define UMCTL2_REG_DFLT_CHCTL_DUAL_CHANNEL_EN 1'h1
`define UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_MODE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_CHCTL_DUAL_CHANNEL_MODE 1
`define UMCTL2_REG_OFFSET_CHCTL_DUAL_CHANNEL_MODE 1
`define UMCTL2_REG_DFLT_CHCTL_DUAL_CHANNEL_MODE 1'h0
`define UMCTL2_REG_MSK_CHCTL ( `UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_EN | `UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_MODE )
`define UMCTL2_REG_RWONLY_MSK_CHCTL ( 32'h0 `ifdef UMCTL2_PROGCHN | `UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_EN `endif `ifdef UMCTL2_SHAREDAC_LP4DUAL_COMB | `UMCTL2_REG_MSK_CHCTL_DUAL_CHANNEL_MODE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CHCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CHCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CHCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CHCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_CHCTL ( 32'h0 `ifdef UMCTL2_PROGCHN | ((`UMCTL2_REG_DFLT_CHCTL_DUAL_CHANNEL_EN) << `UMCTL2_REG_OFFSET_CHCTL_DUAL_CHANNEL_EN) `endif `ifdef UMCTL2_SHAREDAC_LP4DUAL_COMB | ((`UMCTL2_REG_DFLT_CHCTL_DUAL_CHANNEL_MODE) << `UMCTL2_REG_OFFSET_CHCTL_DUAL_CHANNEL_MODE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CHCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CHCTL)) : ({^(`UMCTL2_REG_DFLT_CHCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CHCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CHCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CHCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CHCTL 2
`endif //UMCTL2_PROGCHN_OR_UMCTL2_SHAREDAC_LP4DUAL_COMB
`endif //UMCTL2_SHARED_AC

// Register DRAMTMG0 
`define UMCTL2_REG_DRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00000100 )
`define UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MIN 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_DRAMTMG0_T_RAS_MIN 6
`define UMCTL2_REG_OFFSET_DRAMTMG0_T_RAS_MIN 0
`define UMCTL2_REG_DFLT_DRAMTMG0_T_RAS_MIN 6'hf
`define UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MAX 32'b00000000000000000111111100000000
`define UMCTL2_REG_SIZE_DRAMTMG0_T_RAS_MAX 7
`define UMCTL2_REG_OFFSET_DRAMTMG0_T_RAS_MAX 8
`define UMCTL2_REG_DFLT_DRAMTMG0_T_RAS_MAX 7'h1b
`define UMCTL2_REG_MSK_DRAMTMG0_T_FAW 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG0_T_FAW 6
`define UMCTL2_REG_OFFSET_DRAMTMG0_T_FAW 16
`define UMCTL2_REG_DFLT_DRAMTMG0_T_FAW 6'h10
`define UMCTL2_REG_MSK_DRAMTMG0_WR2PRE 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG0_WR2PRE 7
`define UMCTL2_REG_OFFSET_DRAMTMG0_WR2PRE 24
`define UMCTL2_REG_DFLT_DRAMTMG0_WR2PRE 7'hf
`define UMCTL2_REG_MSK_DRAMTMG0 ( `UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_MSK_DRAMTMG0_WR2PRE )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG0 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_MSK_DRAMTMG0_WR2PRE  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG0 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG0_T_RAS_MIN) << `UMCTL2_REG_OFFSET_DRAMTMG0_T_RAS_MIN) | ((`UMCTL2_REG_DFLT_DRAMTMG0_T_RAS_MAX) << `UMCTL2_REG_OFFSET_DRAMTMG0_T_RAS_MAX) | ((`UMCTL2_REG_DFLT_DRAMTMG0_T_FAW) << `UMCTL2_REG_OFFSET_DRAMTMG0_T_FAW) | ((`UMCTL2_REG_DFLT_DRAMTMG0_WR2PRE) << `UMCTL2_REG_OFFSET_DRAMTMG0_WR2PRE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG0)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG0 31

// Register DRAMTMG1 
`define UMCTL2_REG_DRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00000104 )
`define UMCTL2_REG_MSK_DRAMTMG1_T_RC 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_DRAMTMG1_T_RC 7
`define UMCTL2_REG_OFFSET_DRAMTMG1_T_RC 0
`define UMCTL2_REG_DFLT_DRAMTMG1_T_RC 7'h14
`define UMCTL2_REG_MSK_DRAMTMG1_RD2PRE 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_DRAMTMG1_RD2PRE 6
`define UMCTL2_REG_OFFSET_DRAMTMG1_RD2PRE 8
`define UMCTL2_REG_DFLT_DRAMTMG1_RD2PRE 6'h4
`define UMCTL2_REG_MSK_DRAMTMG1_T_XP 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG1_T_XP 5
`define UMCTL2_REG_OFFSET_DRAMTMG1_T_XP 16
`define UMCTL2_REG_DFLT_DRAMTMG1_T_XP 5'h8
`define UMCTL2_REG_MSK_DRAMTMG1 ( `UMCTL2_REG_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_MSK_DRAMTMG1_T_XP )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG1 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_MSK_DRAMTMG1_T_XP  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG1_T_RC) << `UMCTL2_REG_OFFSET_DRAMTMG1_T_RC) | ((`UMCTL2_REG_DFLT_DRAMTMG1_RD2PRE) << `UMCTL2_REG_OFFSET_DRAMTMG1_RD2PRE) | ((`UMCTL2_REG_DFLT_DRAMTMG1_T_XP) << `UMCTL2_REG_OFFSET_DRAMTMG1_T_XP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG1)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG1 21

// Register DRAMTMG2 
`define UMCTL2_REG_DRAMTMG2_ADDR `SHIFTAPBADDR( 32'h00000108 )
`define UMCTL2_REG_MSK_DRAMTMG2_WR2RD 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_DRAMTMG2_WR2RD 6
`define UMCTL2_REG_OFFSET_DRAMTMG2_WR2RD 0
`define UMCTL2_REG_DFLT_DRAMTMG2_WR2RD 6'hd
`define UMCTL2_REG_MSK_DRAMTMG2_RD2WR 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_DRAMTMG2_RD2WR 6
`define UMCTL2_REG_OFFSET_DRAMTMG2_RD2WR 8
`define UMCTL2_REG_DFLT_DRAMTMG2_RD2WR 6'h6
`define UMCTL2_REG_MSK_DRAMTMG2_READ_LATENCY 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG2_READ_LATENCY 6
`define UMCTL2_REG_OFFSET_DRAMTMG2_READ_LATENCY 16
`define UMCTL2_REG_DFLT_DRAMTMG2_READ_LATENCY 6'h5
`define UMCTL2_REG_MSK_DRAMTMG2_WRITE_LATENCY 32'b00111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG2_WRITE_LATENCY 6
`define UMCTL2_REG_OFFSET_DRAMTMG2_WRITE_LATENCY 24
`define UMCTL2_REG_DFLT_DRAMTMG2_WRITE_LATENCY 6'h3
`define UMCTL2_REG_MSK_DRAMTMG2 ( `UMCTL2_REG_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_MSK_DRAMTMG2_RD2WR | `UMCTL2_REG_MSK_DRAMTMG2_READ_LATENCY | `UMCTL2_REG_MSK_DRAMTMG2_WRITE_LATENCY )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG2 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_MSK_DRAMTMG2_RD2WR `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_MSK_DRAMTMG2_READ_LATENCY `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_MSK_DRAMTMG2_WRITE_LATENCY `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG2 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG2_WR2RD) << `UMCTL2_REG_OFFSET_DRAMTMG2_WR2RD) | ((`UMCTL2_REG_DFLT_DRAMTMG2_RD2WR) << `UMCTL2_REG_OFFSET_DRAMTMG2_RD2WR) `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG2_READ_LATENCY) << `UMCTL2_REG_OFFSET_DRAMTMG2_READ_LATENCY) `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG2_WRITE_LATENCY) << `UMCTL2_REG_OFFSET_DRAMTMG2_WRITE_LATENCY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG2)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG2 30

// Register DRAMTMG3 
`define UMCTL2_REG_DRAMTMG3_ADDR `SHIFTAPBADDR( 32'h0000010c )
`define UMCTL2_REG_MSK_DRAMTMG3_T_MOD 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_DRAMTMG3_T_MOD 10
`define UMCTL2_REG_OFFSET_DRAMTMG3_T_MOD 0
`define UMCTL2_REG_DFLT_DRAMTMG3_T_MOD (`MEMC_DDR3_EN==1 || `MEMC_DDR4_EN==1 ) ? 10'hc : 10'h0
`define UMCTL2_REG_MSK_DRAMTMG3_T_MRD 32'b00000000000000111111000000000000
`define UMCTL2_REG_SIZE_DRAMTMG3_T_MRD 6
`define UMCTL2_REG_OFFSET_DRAMTMG3_T_MRD 12
`define UMCTL2_REG_DFLT_DRAMTMG3_T_MRD 6'h4
`define UMCTL2_REG_MSK_DRAMTMG3_T_MRW 32'b00111111111100000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG3_T_MRW 10
`define UMCTL2_REG_OFFSET_DRAMTMG3_T_MRW 20
`define UMCTL2_REG_DFLT_DRAMTMG3_T_MRW (`MEMC_LPDDR2_EN==1) ? 10'h5 : 10'h0
`define UMCTL2_REG_MSK_DRAMTMG3 ( `UMCTL2_REG_MSK_DRAMTMG3_T_MOD | `UMCTL2_REG_MSK_DRAMTMG3_T_MRD | `UMCTL2_REG_MSK_DRAMTMG3_T_MRW )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_MSK_DRAMTMG3_T_MOD `endif | `UMCTL2_REG_MSK_DRAMTMG3_T_MRD `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG3_T_MRW `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_DFLT_DRAMTMG3_T_MOD) << `UMCTL2_REG_OFFSET_DRAMTMG3_T_MOD) `endif | ((`UMCTL2_REG_DFLT_DRAMTMG3_T_MRD) << `UMCTL2_REG_OFFSET_DRAMTMG3_T_MRD) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG3_T_MRW) << `UMCTL2_REG_OFFSET_DRAMTMG3_T_MRW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG3)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG3 30

// Register DRAMTMG4 
`define UMCTL2_REG_DRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00000110 )
`define UMCTL2_REG_MSK_DRAMTMG4_T_RP 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DRAMTMG4_T_RP 5
`define UMCTL2_REG_OFFSET_DRAMTMG4_T_RP 0
`define UMCTL2_REG_DFLT_DRAMTMG4_T_RP 5'h5
`define UMCTL2_REG_MSK_DRAMTMG4_T_RRD 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_DRAMTMG4_T_RRD 4
`define UMCTL2_REG_OFFSET_DRAMTMG4_T_RRD 8
`define UMCTL2_REG_DFLT_DRAMTMG4_T_RRD 4'h4
`define UMCTL2_REG_MSK_DRAMTMG4_T_CCD 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG4_T_CCD 4
`define UMCTL2_REG_OFFSET_DRAMTMG4_T_CCD 16
`define UMCTL2_REG_DFLT_DRAMTMG4_T_CCD 4'h4
`define UMCTL2_REG_MSK_DRAMTMG4_T_RCD 32'b00011111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG4_T_RCD 5
`define UMCTL2_REG_OFFSET_DRAMTMG4_T_RCD 24
`define UMCTL2_REG_DFLT_DRAMTMG4_T_RCD 5'h5
`define UMCTL2_REG_MSK_DRAMTMG4 ( `UMCTL2_REG_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_MSK_DRAMTMG4_T_RCD )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG4 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_MSK_DRAMTMG4_T_RCD  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG4 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG4_T_RP) << `UMCTL2_REG_OFFSET_DRAMTMG4_T_RP) | ((`UMCTL2_REG_DFLT_DRAMTMG4_T_RRD) << `UMCTL2_REG_OFFSET_DRAMTMG4_T_RRD) | ((`UMCTL2_REG_DFLT_DRAMTMG4_T_CCD) << `UMCTL2_REG_OFFSET_DRAMTMG4_T_CCD) | ((`UMCTL2_REG_DFLT_DRAMTMG4_T_RCD) << `UMCTL2_REG_OFFSET_DRAMTMG4_T_RCD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG4)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG4 29

// Register DRAMTMG5 
`define UMCTL2_REG_DRAMTMG5_ADDR `SHIFTAPBADDR( 32'h00000114 )
`define UMCTL2_REG_MSK_DRAMTMG5_T_CKE 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DRAMTMG5_T_CKE 5
`define UMCTL2_REG_OFFSET_DRAMTMG5_T_CKE 0
`define UMCTL2_REG_DFLT_DRAMTMG5_T_CKE 5'h3
`define UMCTL2_REG_MSK_DRAMTMG5_T_CKESR 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_DRAMTMG5_T_CKESR 6
`define UMCTL2_REG_OFFSET_DRAMTMG5_T_CKESR 8
`define UMCTL2_REG_DFLT_DRAMTMG5_T_CKESR 6'h4
`define UMCTL2_REG_MSK_DRAMTMG5_T_CKSRE 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG5_T_CKSRE 4
`define UMCTL2_REG_OFFSET_DRAMTMG5_T_CKSRE 16
`define UMCTL2_REG_DFLT_DRAMTMG5_T_CKSRE 4'h5
`define UMCTL2_REG_MSK_DRAMTMG5_T_CKSRX 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG5_T_CKSRX 4
`define UMCTL2_REG_OFFSET_DRAMTMG5_T_CKSRX 24
`define UMCTL2_REG_DFLT_DRAMTMG5_T_CKSRX 4'h5
`define UMCTL2_REG_MSK_DRAMTMG5 ( `UMCTL2_REG_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_MSK_DRAMTMG5_T_CKSRX )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG5 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_MSK_DRAMTMG5_T_CKSRX  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG5 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG5_T_CKE) << `UMCTL2_REG_OFFSET_DRAMTMG5_T_CKE) | ((`UMCTL2_REG_DFLT_DRAMTMG5_T_CKESR) << `UMCTL2_REG_OFFSET_DRAMTMG5_T_CKESR) | ((`UMCTL2_REG_DFLT_DRAMTMG5_T_CKSRE) << `UMCTL2_REG_OFFSET_DRAMTMG5_T_CKSRE) | ((`UMCTL2_REG_DFLT_DRAMTMG5_T_CKSRX) << `UMCTL2_REG_OFFSET_DRAMTMG5_T_CKSRX)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG5)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG5 28

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG6 
`define UMCTL2_REG_DRAMTMG6_ADDR `SHIFTAPBADDR( 32'h00000118 )
`define UMCTL2_REG_MSK_DRAMTMG6_T_CKCSX 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_DRAMTMG6_T_CKCSX 4
`define UMCTL2_REG_OFFSET_DRAMTMG6_T_CKCSX 0
`define UMCTL2_REG_DFLT_DRAMTMG6_T_CKCSX 4'h5
`define UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDX 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG6_T_CKDPDX 4
`define UMCTL2_REG_OFFSET_DRAMTMG6_T_CKDPDX 16
`define UMCTL2_REG_DFLT_DRAMTMG6_T_CKDPDX 4'h2
`define UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDE 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG6_T_CKDPDE 4
`define UMCTL2_REG_OFFSET_DRAMTMG6_T_CKDPDE 24
`define UMCTL2_REG_DFLT_DRAMTMG6_T_CKDPDE 4'h2
`define UMCTL2_REG_MSK_DRAMTMG6 ( `UMCTL2_REG_MSK_DRAMTMG6_T_CKCSX | `UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDX | `UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDE )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG6_T_CKCSX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG6_T_CKDPDE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG6_T_CKCSX) << `UMCTL2_REG_OFFSET_DRAMTMG6_T_CKCSX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG6_T_CKDPDX) << `UMCTL2_REG_OFFSET_DRAMTMG6_T_CKDPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG6_T_CKDPDE) << `UMCTL2_REG_OFFSET_DRAMTMG6_T_CKDPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG6)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG6 28
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG7 
`define UMCTL2_REG_DRAMTMG7_ADDR `SHIFTAPBADDR( 32'h0000011c )
`define UMCTL2_REG_MSK_DRAMTMG7_T_CKPDX 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_DRAMTMG7_T_CKPDX 4
`define UMCTL2_REG_OFFSET_DRAMTMG7_T_CKPDX 0
`define UMCTL2_REG_DFLT_DRAMTMG7_T_CKPDX 4'h2
`define UMCTL2_REG_MSK_DRAMTMG7_T_CKPDE 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_DRAMTMG7_T_CKPDE 4
`define UMCTL2_REG_OFFSET_DRAMTMG7_T_CKPDE 8
`define UMCTL2_REG_DFLT_DRAMTMG7_T_CKPDE 4'h2
`define UMCTL2_REG_MSK_DRAMTMG7 ( `UMCTL2_REG_MSK_DRAMTMG7_T_CKPDX | `UMCTL2_REG_MSK_DRAMTMG7_T_CKPDE )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG7_T_CKPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG7_T_CKPDE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG7_T_CKPDX) << `UMCTL2_REG_OFFSET_DRAMTMG7_T_CKPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG7_T_CKPDE) << `UMCTL2_REG_OFFSET_DRAMTMG7_T_CKPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG7)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG7 12
`endif //MEMC_MOBILE_OR_LPDDR2

// Register DRAMTMG8 
`define UMCTL2_REG_DRAMTMG8_ADDR `SHIFTAPBADDR( 32'h00000120 )
`define UMCTL2_REG_MSK_DRAMTMG8_T_XS_X32 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_DRAMTMG8_T_XS_X32 7
`define UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_X32 0
`define UMCTL2_REG_DFLT_DRAMTMG8_T_XS_X32 7'h5
`define UMCTL2_REG_MSK_DRAMTMG8_T_XS_DLL_X32 32'b00000000000000000111111100000000
`define UMCTL2_REG_SIZE_DRAMTMG8_T_XS_DLL_X32 7
`define UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_DLL_X32 8
`define UMCTL2_REG_DFLT_DRAMTMG8_T_XS_DLL_X32 7'h44
`define UMCTL2_REG_MSK_DRAMTMG8_T_XS_ABORT_X32 32'b00000000011111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG8_T_XS_ABORT_X32 7
`define UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_ABORT_X32 16
`define UMCTL2_REG_DFLT_DRAMTMG8_T_XS_ABORT_X32 7'h3
`define UMCTL2_REG_MSK_DRAMTMG8_T_XS_FAST_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG8_T_XS_FAST_X32 7
`define UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_FAST_X32 24
`define UMCTL2_REG_DFLT_DRAMTMG8_T_XS_FAST_X32 7'h3
`define UMCTL2_REG_MSK_DRAMTMG8 ( `UMCTL2_REG_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_DLL_X32 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_ABORT_X32 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_FAST_X32 )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG8 ( 32'h0 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_DLL_X32 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_ABORT_X32 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG8_T_XS_FAST_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG8 ( 32'h0 | ((`UMCTL2_REG_DFLT_DRAMTMG8_T_XS_X32) << `UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_X32) | ((`UMCTL2_REG_DFLT_DRAMTMG8_T_XS_DLL_X32) << `UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_DLL_X32) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG8_T_XS_ABORT_X32) << `UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_ABORT_X32) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG8_T_XS_FAST_X32) << `UMCTL2_REG_OFFSET_DRAMTMG8_T_XS_FAST_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG8)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG8 31

`ifdef MEMC_DDR4
// Register DRAMTMG9 
`define UMCTL2_REG_DRAMTMG9_ADDR `SHIFTAPBADDR( 32'h00000124 )
`define UMCTL2_REG_MSK_DRAMTMG9_WR2RD_S 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_DRAMTMG9_WR2RD_S 6
`define UMCTL2_REG_OFFSET_DRAMTMG9_WR2RD_S 0
`define UMCTL2_REG_DFLT_DRAMTMG9_WR2RD_S 6'hd
`define UMCTL2_REG_MSK_DRAMTMG9_T_RRD_S 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_DRAMTMG9_T_RRD_S 4
`define UMCTL2_REG_OFFSET_DRAMTMG9_T_RRD_S 8
`define UMCTL2_REG_DFLT_DRAMTMG9_T_RRD_S 4'h4
`define UMCTL2_REG_MSK_DRAMTMG9_T_CCD_S 32'b00000000000001110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG9_T_CCD_S 3
`define UMCTL2_REG_OFFSET_DRAMTMG9_T_CCD_S 16
`define UMCTL2_REG_DFLT_DRAMTMG9_T_CCD_S 3'h4
`define UMCTL2_REG_MSK_DRAMTMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG9_DDR4_WR_PREAMBLE 1
`define UMCTL2_REG_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE 30
`define UMCTL2_REG_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE 1'h0
`define UMCTL2_REG_MSK_DRAMTMG9 ( `UMCTL2_REG_MSK_DRAMTMG9_WR2RD_S | `UMCTL2_REG_MSK_DRAMTMG9_T_RRD_S | `UMCTL2_REG_MSK_DRAMTMG9_T_CCD_S | `UMCTL2_REG_MSK_DRAMTMG9_DDR4_WR_PREAMBLE )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG9_WR2RD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG9_T_RRD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG9_T_CCD_S `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DRAMTMG9_DDR4_WR_PREAMBLE `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG9_WR2RD_S) << `UMCTL2_REG_OFFSET_DRAMTMG9_WR2RD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG9_T_RRD_S) << `UMCTL2_REG_OFFSET_DRAMTMG9_T_RRD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG9_T_CCD_S) << `UMCTL2_REG_OFFSET_DRAMTMG9_T_CCD_S) `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE) << `UMCTL2_REG_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG9)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG9 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DRAMTMG10 
`define UMCTL2_REG_DRAMTMG10_ADDR `SHIFTAPBADDR( 32'h00000128 )
`define UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_HOLD 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_DRAMTMG10_T_GEAR_HOLD 2
`define UMCTL2_REG_OFFSET_DRAMTMG10_T_GEAR_HOLD 0
`define UMCTL2_REG_DFLT_DRAMTMG10_T_GEAR_HOLD 2'h2
`define UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_SETUP 32'b00000000000000000000000000001100
`define UMCTL2_REG_SIZE_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_OFFSET_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_DFLT_DRAMTMG10_T_GEAR_SETUP 2'h2
`define UMCTL2_REG_MSK_DRAMTMG10_T_CMD_GEAR 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_DRAMTMG10_T_CMD_GEAR 5
`define UMCTL2_REG_OFFSET_DRAMTMG10_T_CMD_GEAR 8
`define UMCTL2_REG_DFLT_DRAMTMG10_T_CMD_GEAR 5'h18
`define UMCTL2_REG_MSK_DRAMTMG10_T_SYNC_GEAR 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG10_T_SYNC_GEAR 5
`define UMCTL2_REG_OFFSET_DRAMTMG10_T_SYNC_GEAR 16
`define UMCTL2_REG_DFLT_DRAMTMG10_T_SYNC_GEAR 5'h1c
`define UMCTL2_REG_MSK_DRAMTMG10 ( `UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_HOLD | `UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_SETUP | `UMCTL2_REG_MSK_DRAMTMG10_T_CMD_GEAR | `UMCTL2_REG_MSK_DRAMTMG10_T_SYNC_GEAR )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_HOLD `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DRAMTMG10_T_GEAR_SETUP `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DRAMTMG10_T_CMD_GEAR `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DRAMTMG10_T_SYNC_GEAR `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DRAMTMG10_T_GEAR_HOLD) << `UMCTL2_REG_OFFSET_DRAMTMG10_T_GEAR_HOLD) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DRAMTMG10_T_GEAR_SETUP) << `UMCTL2_REG_OFFSET_DRAMTMG10_T_GEAR_SETUP) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DRAMTMG10_T_CMD_GEAR) << `UMCTL2_REG_OFFSET_DRAMTMG10_T_CMD_GEAR) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DRAMTMG10_T_SYNC_GEAR) << `UMCTL2_REG_OFFSET_DRAMTMG10_T_SYNC_GEAR) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG10)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG10 21
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
// Register DRAMTMG11 
`define UMCTL2_REG_DRAMTMG11_ADDR `SHIFTAPBADDR( 32'h0000012c )
`define UMCTL2_REG_MSK_DRAMTMG11_T_CKMPE 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DRAMTMG11_T_CKMPE 5
`define UMCTL2_REG_OFFSET_DRAMTMG11_T_CKMPE 0
`define UMCTL2_REG_DFLT_DRAMTMG11_T_CKMPE 5'h1c
`define UMCTL2_REG_MSK_DRAMTMG11_T_MPX_S 32'b00000000000000000000001100000000
`define UMCTL2_REG_SIZE_DRAMTMG11_T_MPX_S 2
`define UMCTL2_REG_OFFSET_DRAMTMG11_T_MPX_S 8
`define UMCTL2_REG_DFLT_DRAMTMG11_T_MPX_S 2'h2
`define UMCTL2_REG_MSK_DRAMTMG11_T_MPX_LH 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG11_T_MPX_LH 5
`define UMCTL2_REG_OFFSET_DRAMTMG11_T_MPX_LH 16
`define UMCTL2_REG_DFLT_DRAMTMG11_T_MPX_LH 5'hc
`define UMCTL2_REG_MSK_DRAMTMG11_POST_MPSM_GAP_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG11_POST_MPSM_GAP_X32 7
`define UMCTL2_REG_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32 24
`define UMCTL2_REG_DFLT_DRAMTMG11_POST_MPSM_GAP_X32 7'h44
`define UMCTL2_REG_MSK_DRAMTMG11 ( `UMCTL2_REG_MSK_DRAMTMG11_T_CKMPE | `UMCTL2_REG_MSK_DRAMTMG11_T_MPX_S | `UMCTL2_REG_MSK_DRAMTMG11_T_MPX_LH | `UMCTL2_REG_MSK_DRAMTMG11_POST_MPSM_GAP_X32 )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG11_T_CKMPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG11_T_MPX_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG11_T_MPX_LH `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG11_POST_MPSM_GAP_X32 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG11_T_CKMPE) << `UMCTL2_REG_OFFSET_DRAMTMG11_T_CKMPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG11_T_MPX_S) << `UMCTL2_REG_OFFSET_DRAMTMG11_T_MPX_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG11_T_MPX_LH) << `UMCTL2_REG_OFFSET_DRAMTMG11_T_MPX_LH) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG11_POST_MPSM_GAP_X32) << `UMCTL2_REG_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG11)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG11 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register DRAMTMG12 
`define UMCTL2_REG_DRAMTMG12_ADDR `SHIFTAPBADDR( 32'h00000130 )
`define UMCTL2_REG_MSK_DRAMTMG12_T_MRD_PDA 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DRAMTMG12_T_MRD_PDA 5
`define UMCTL2_REG_OFFSET_DRAMTMG12_T_MRD_PDA 0
`define UMCTL2_REG_DFLT_DRAMTMG12_T_MRD_PDA 5'h10
`define UMCTL2_REG_MSK_DRAMTMG12_T_CMDCKE 32'b00000000000000110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG12_T_CMDCKE 2
`define UMCTL2_REG_OFFSET_DRAMTMG12_T_CMDCKE 16
`define UMCTL2_REG_DFLT_DRAMTMG12_T_CMDCKE 2'h2
`define UMCTL2_REG_MSK_DRAMTMG12_T_WR_MPR 32'b00111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG12_T_WR_MPR 6
`define UMCTL2_REG_OFFSET_DRAMTMG12_T_WR_MPR 24
`define UMCTL2_REG_DFLT_DRAMTMG12_T_WR_MPR 6'h1a
`define UMCTL2_REG_MSK_DRAMTMG12 ( `UMCTL2_REG_MSK_DRAMTMG12_T_MRD_PDA | `UMCTL2_REG_MSK_DRAMTMG12_T_CMDCKE | `UMCTL2_REG_MSK_DRAMTMG12_T_WR_MPR )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG12_T_MRD_PDA `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DRAMTMG12_T_CMDCKE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DRAMTMG12_T_WR_MPR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG12_T_MRD_PDA) << `UMCTL2_REG_OFFSET_DRAMTMG12_T_MRD_PDA) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG12_T_CMDCKE) << `UMCTL2_REG_OFFSET_DRAMTMG12_T_CMDCKE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG12_T_WR_MPR) << `UMCTL2_REG_OFFSET_DRAMTMG12_T_WR_MPR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG12)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG12 30
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_LPDDR4
// Register DRAMTMG13 
`define UMCTL2_REG_DRAMTMG13_ADDR `SHIFTAPBADDR( 32'h00000134 )
`define UMCTL2_REG_MSK_DRAMTMG13_T_PPD 32'b00000000000000000000000000000111
`define UMCTL2_REG_SIZE_DRAMTMG13_T_PPD 3
`define UMCTL2_REG_OFFSET_DRAMTMG13_T_PPD 0
`define UMCTL2_REG_DFLT_DRAMTMG13_T_PPD 3'h4
`define UMCTL2_REG_MSK_DRAMTMG13_T_CCD_MW 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG13_T_CCD_MW 6
`define UMCTL2_REG_OFFSET_DRAMTMG13_T_CCD_MW 16
`define UMCTL2_REG_DFLT_DRAMTMG13_T_CCD_MW 6'h20
`define UMCTL2_REG_MSK_DRAMTMG13_ODTLOFF 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG13_ODTLOFF 7
`define UMCTL2_REG_OFFSET_DRAMTMG13_ODTLOFF 24
`define UMCTL2_REG_DFLT_DRAMTMG13_ODTLOFF 7'h1c
`define UMCTL2_REG_MSK_DRAMTMG13 ( `UMCTL2_REG_MSK_DRAMTMG13_T_PPD | `UMCTL2_REG_MSK_DRAMTMG13_T_CCD_MW | `UMCTL2_REG_MSK_DRAMTMG13_ODTLOFF )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DRAMTMG13_T_PPD `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DRAMTMG13_T_CCD_MW `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DRAMTMG13_ODTLOFF `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG13_T_PPD) << `UMCTL2_REG_OFFSET_DRAMTMG13_T_PPD) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG13_T_CCD_MW) << `UMCTL2_REG_OFFSET_DRAMTMG13_T_CCD_MW) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DRAMTMG13_ODTLOFF) << `UMCTL2_REG_OFFSET_DRAMTMG13_ODTLOFF) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG13)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG13 31
`endif //MEMC_LPDDR4

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG14 
`define UMCTL2_REG_DRAMTMG14_ADDR `SHIFTAPBADDR( 32'h00000138 )
`define UMCTL2_REG_MSK_DRAMTMG14_T_XSR 32'b00000000000000000000111111111111
`define UMCTL2_REG_SIZE_DRAMTMG14_T_XSR 12
`define UMCTL2_REG_OFFSET_DRAMTMG14_T_XSR 0
`define UMCTL2_REG_DFLT_DRAMTMG14_T_XSR 12'ha0
`define UMCTL2_REG_MSK_DRAMTMG14 `UMCTL2_REG_MSK_DRAMTMG14_T_XSR
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DRAMTMG14_T_XSR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DRAMTMG14_T_XSR) << `UMCTL2_REG_OFFSET_DRAMTMG14_T_XSR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG14)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG14 12
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_DDR3_OR_4
// Register DRAMTMG15 
`define UMCTL2_REG_DRAMTMG15_ADDR `SHIFTAPBADDR( 32'h0000013c )
`define UMCTL2_REG_MSK_DRAMTMG15_T_STAB_X32 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DRAMTMG15_T_STAB_X32 8
`define UMCTL2_REG_OFFSET_DRAMTMG15_T_STAB_X32 0
`define UMCTL2_REG_DFLT_DRAMTMG15_T_STAB_X32 8'h0
`define UMCTL2_REG_MSK_DRAMTMG15_EN_HWFFC_T_STAB 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG15_EN_HWFFC_T_STAB 1
`define UMCTL2_REG_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB 24
`define UMCTL2_REG_DFLT_DRAMTMG15_EN_HWFFC_T_STAB 1'h0
`define UMCTL2_REG_MSK_DRAMTMG15_EN_DFI_LP_T_STAB 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG15_EN_DFI_LP_T_STAB 1
`define UMCTL2_REG_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB 31
`define UMCTL2_REG_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB 1'h0
`define UMCTL2_REG_MSK_DRAMTMG15 ( `UMCTL2_REG_MSK_DRAMTMG15_T_STAB_X32 | `UMCTL2_REG_MSK_DRAMTMG15_EN_HWFFC_T_STAB | `UMCTL2_REG_MSK_DRAMTMG15_EN_DFI_LP_T_STAB )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_MSK_DRAMTMG15_T_STAB_X32 `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_DRAMTMG15_EN_HWFFC_T_STAB `endif `endif `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_MSK_DRAMTMG15_EN_DFI_LP_T_STAB `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_DFLT_DRAMTMG15_T_STAB_X32) << `UMCTL2_REG_OFFSET_DRAMTMG15_T_STAB_X32) `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_DRAMTMG15_EN_HWFFC_T_STAB) << `UMCTL2_REG_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB) `endif `endif `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB) << `UMCTL2_REG_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG15)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG15 32
`endif //MEMC_DDR3_OR_4

`ifdef UMCTL2_CID_EN
// Register DRAMTMG16 
`define UMCTL2_REG_DRAMTMG16_ADDR `SHIFTAPBADDR( 32'h00000140 )
`define UMCTL2_REG_MSK_DRAMTMG16_T_CCD_DLR 32'b00000000000000000000000000000111
`define UMCTL2_REG_SIZE_DRAMTMG16_T_CCD_DLR 3
`define UMCTL2_REG_OFFSET_DRAMTMG16_T_CCD_DLR 0
`define UMCTL2_REG_DFLT_DRAMTMG16_T_CCD_DLR 3'h4
`define UMCTL2_REG_MSK_DRAMTMG16_T_RRD_DLR 32'b00000000000000000000011100000000
`define UMCTL2_REG_SIZE_DRAMTMG16_T_RRD_DLR 3
`define UMCTL2_REG_OFFSET_DRAMTMG16_T_RRD_DLR 8
`define UMCTL2_REG_DFLT_DRAMTMG16_T_RRD_DLR 3'h4
`define UMCTL2_REG_MSK_DRAMTMG16_T_FAW_DLR 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG16_T_FAW_DLR 5
`define UMCTL2_REG_OFFSET_DRAMTMG16_T_FAW_DLR 16
`define UMCTL2_REG_DFLT_DRAMTMG16_T_FAW_DLR 5'h10
`define UMCTL2_REG_MSK_DRAMTMG16_T_RP_CA_PARITY 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG16_T_RP_CA_PARITY 8
`define UMCTL2_REG_OFFSET_DRAMTMG16_T_RP_CA_PARITY 24
`define UMCTL2_REG_DFLT_DRAMTMG16_T_RP_CA_PARITY 8'h5
`define UMCTL2_REG_MSK_DRAMTMG16 ( `UMCTL2_REG_MSK_DRAMTMG16_T_CCD_DLR | `UMCTL2_REG_MSK_DRAMTMG16_T_RRD_DLR | `UMCTL2_REG_MSK_DRAMTMG16_T_FAW_DLR | `UMCTL2_REG_MSK_DRAMTMG16_T_RP_CA_PARITY )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_DRAMTMG16_T_CCD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_DRAMTMG16_T_RRD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_MSK_DRAMTMG16_T_FAW_DLR `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_DRAMTMG16_T_RP_CA_PARITY `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG16 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_DRAMTMG16_T_CCD_DLR) << `UMCTL2_REG_OFFSET_DRAMTMG16_T_CCD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_DRAMTMG16_T_RRD_DLR) << `UMCTL2_REG_OFFSET_DRAMTMG16_T_RRD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DFLT_DRAMTMG16_T_FAW_DLR) << `UMCTL2_REG_OFFSET_DRAMTMG16_T_FAW_DLR) `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_DRAMTMG16_T_RP_CA_PARITY) << `UMCTL2_REG_OFFSET_DRAMTMG16_T_RP_CA_PARITY) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG16 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG16)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG16 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG16 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG16 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG16 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG16 32
`endif //UMCTL2_CID_EN

`ifdef UMCTL2_HWFFC_EN
// Register DRAMTMG17 
`define UMCTL2_REG_DRAMTMG17_ADDR `SHIFTAPBADDR( 32'h00000144 )
`define UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_DISABLE 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_DRAMTMG17_T_VRCG_DISABLE 7
`define UMCTL2_REG_OFFSET_DRAMTMG17_T_VRCG_DISABLE 0
`define UMCTL2_REG_DFLT_DRAMTMG17_T_VRCG_DISABLE 7'h0
`define UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_ENABLE 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DRAMTMG17_T_VRCG_ENABLE 8
`define UMCTL2_REG_OFFSET_DRAMTMG17_T_VRCG_ENABLE 16
`define UMCTL2_REG_DFLT_DRAMTMG17_T_VRCG_ENABLE 8'h0
`define UMCTL2_REG_MSK_DRAMTMG17 ( `UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_DISABLE | `UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_ENABLE )
`define UMCTL2_REG_RWONLY_MSK_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_DISABLE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_MSK_DRAMTMG17_T_VRCG_ENABLE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DRAMTMG17 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_DFLT_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_DRAMTMG17_T_VRCG_DISABLE) << `UMCTL2_REG_OFFSET_DRAMTMG17_T_VRCG_DISABLE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DFLT_DRAMTMG17_T_VRCG_ENABLE) << `UMCTL2_REG_OFFSET_DRAMTMG17_T_VRCG_ENABLE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DRAMTMG17 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DRAMTMG17)) : ({^(`UMCTL2_REG_DFLT_DRAMTMG17 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DRAMTMG17 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DRAMTMG17 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DRAMTMG17 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DRAMTMG17 24
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HET_RANK_RFC
// Register RFSHTMG_HET 
`define UMCTL2_REG_RFSHTMG_HET_ADDR `SHIFTAPBADDR( 32'h00000150 )
`define UMCTL2_REG_MSK_RFSHTMG_HET_T_RFC_MIN_HET 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_RFSHTMG_HET_T_RFC_MIN_HET 10
`define UMCTL2_REG_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET 0
`define UMCTL2_REG_DFLT_RFSHTMG_HET_T_RFC_MIN_HET 10'h8c
`define UMCTL2_REG_MSK_RFSHTMG_HET `UMCTL2_REG_MSK_RFSHTMG_HET_T_RFC_MIN_HET
`define UMCTL2_REG_RWONLY_MSK_RFSHTMG_HET ( 32'h0 | `UMCTL2_REG_MSK_RFSHTMG_HET_T_RFC_MIN_HET  )
`define UMCTL2_REG_ONEBITRO_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RFSHTMG_HET ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_DFLT_RFSHTMG_HET ( 32'h0 | ((`UMCTL2_REG_DFLT_RFSHTMG_HET_T_RFC_MIN_HET) << `UMCTL2_REG_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RFSHTMG_HET ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RFSHTMG_HET)) : ({^(`UMCTL2_REG_DFLT_RFSHTMG_HET & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RFSHTMG_HET & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RFSHTMG_HET & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RFSHTMG_HET & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RFSHTMG_HET 10
`endif //UMCTL2_HET_RANK_RFC

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG0 
`define UMCTL2_REG_MRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00000170 )
`define UMCTL2_REG_MSK_MRAMTMG0_T_RAS_MIN_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_MRAMTMG0_T_RAS_MIN_MRAM 7
`define UMCTL2_REG_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM 0
`define UMCTL2_REG_DFLT_MRAMTMG0_T_RAS_MIN_MRAM 7'hf
`define UMCTL2_REG_MSK_MRAMTMG0_T_FAW_MRAM 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_MRAMTMG0_T_FAW_MRAM 8
`define UMCTL2_REG_OFFSET_MRAMTMG0_T_FAW_MRAM 16
`define UMCTL2_REG_DFLT_MRAMTMG0_T_FAW_MRAM 8'h10
`define UMCTL2_REG_MSK_MRAMTMG0 ( `UMCTL2_REG_MSK_MRAMTMG0_T_RAS_MIN_MRAM | `UMCTL2_REG_MSK_MRAMTMG0_T_FAW_MRAM )
`define UMCTL2_REG_RWONLY_MSK_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG0_T_RAS_MIN_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG0_T_FAW_MRAM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG0_T_RAS_MIN_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG0_T_FAW_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG0_T_FAW_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRAMTMG0)) : ({^(`UMCTL2_REG_DFLT_MRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRAMTMG0 24
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG1 
`define UMCTL2_REG_MRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00000174 )
`define UMCTL2_REG_MSK_MRAMTMG1_T_RC_MRAM 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_MRAMTMG1_T_RC_MRAM 8
`define UMCTL2_REG_OFFSET_MRAMTMG1_T_RC_MRAM 0
`define UMCTL2_REG_DFLT_MRAMTMG1_T_RC_MRAM 8'h14
`define UMCTL2_REG_MSK_MRAMTMG1 `UMCTL2_REG_MSK_MRAMTMG1_T_RC_MRAM
`define UMCTL2_REG_RWONLY_MSK_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG1_T_RC_MRAM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG1_T_RC_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG1_T_RC_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRAMTMG1)) : ({^(`UMCTL2_REG_DFLT_MRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRAMTMG1 8
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG4 
`define UMCTL2_REG_MRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00000178 )
`define UMCTL2_REG_MSK_MRAMTMG4_T_RP_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_SIZE_MRAMTMG4_T_RP_MRAM 7
`define UMCTL2_REG_OFFSET_MRAMTMG4_T_RP_MRAM 0
`define UMCTL2_REG_DFLT_MRAMTMG4_T_RP_MRAM 7'h5
`define UMCTL2_REG_MSK_MRAMTMG4_T_RRD_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_MRAMTMG4_T_RRD_MRAM 6
`define UMCTL2_REG_OFFSET_MRAMTMG4_T_RRD_MRAM 8
`define UMCTL2_REG_DFLT_MRAMTMG4_T_RRD_MRAM 6'h4
`define UMCTL2_REG_MSK_MRAMTMG4_T_RCD_MRAM 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_MRAMTMG4_T_RCD_MRAM 7
`define UMCTL2_REG_OFFSET_MRAMTMG4_T_RCD_MRAM 24
`define UMCTL2_REG_DFLT_MRAMTMG4_T_RCD_MRAM 7'h5
`define UMCTL2_REG_MSK_MRAMTMG4 ( `UMCTL2_REG_MSK_MRAMTMG4_T_RP_MRAM | `UMCTL2_REG_MSK_MRAMTMG4_T_RRD_MRAM | `UMCTL2_REG_MSK_MRAMTMG4_T_RCD_MRAM )
`define UMCTL2_REG_RWONLY_MSK_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG4_T_RP_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG4_T_RRD_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG4_T_RCD_MRAM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG4_T_RP_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG4_T_RP_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG4_T_RRD_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG4_T_RRD_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG4_T_RCD_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG4_T_RCD_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRAMTMG4)) : ({^(`UMCTL2_REG_DFLT_MRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRAMTMG4 31
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG9 
`define UMCTL2_REG_MRAMTMG9_ADDR `SHIFTAPBADDR( 32'h0000017c )
`define UMCTL2_REG_MSK_MRAMTMG9_T_RRD_S_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_MRAMTMG9_T_RRD_S_MRAM 6
`define UMCTL2_REG_OFFSET_MRAMTMG9_T_RRD_S_MRAM 8
`define UMCTL2_REG_DFLT_MRAMTMG9_T_RRD_S_MRAM 6'h4
`define UMCTL2_REG_MSK_MRAMTMG9 `UMCTL2_REG_MSK_MRAMTMG9_T_RRD_S_MRAM
`define UMCTL2_REG_RWONLY_MSK_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_MSK_MRAMTMG9_T_RRD_S_MRAM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_MRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_DFLT_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_DFLT_MRAMTMG9_T_RRD_S_MRAM) << `UMCTL2_REG_OFFSET_MRAMTMG9_T_RRD_S_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_MRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_MRAMTMG9)) : ({^(`UMCTL2_REG_DFLT_MRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_MRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_MRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_MRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_MRAMTMG9 14
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register ZQCTL0 
`define UMCTL2_REG_ZQCTL0_ADDR `SHIFTAPBADDR( 32'h00000180 )
`define UMCTL2_REG_MSK_ZQCTL0_T_ZQ_SHORT_NOP 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_ZQCTL0_T_ZQ_SHORT_NOP 10
`define UMCTL2_REG_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP 0
`define UMCTL2_REG_DFLT_ZQCTL0_T_ZQ_SHORT_NOP 10'h40
`define UMCTL2_REG_MSK_ZQCTL0_T_ZQ_LONG_NOP 32'b00000111111111110000000000000000
`define UMCTL2_REG_SIZE_ZQCTL0_T_ZQ_LONG_NOP 11
`define UMCTL2_REG_OFFSET_ZQCTL0_T_ZQ_LONG_NOP 16
`define UMCTL2_REG_DFLT_ZQCTL0_T_ZQ_LONG_NOP 11'h200
`define UMCTL2_REG_MSK_ZQCTL0_DIS_MPSMX_ZQCL 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_ZQCTL0_DIS_MPSMX_ZQCL 1
`define UMCTL2_REG_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL 28
`define UMCTL2_REG_DFLT_ZQCTL0_DIS_MPSMX_ZQCL 1'h0
`define UMCTL2_REG_MSK_ZQCTL0_ZQ_RESISTOR_SHARED 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_ZQCTL0_ZQ_RESISTOR_SHARED 1
`define UMCTL2_REG_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED 29
`define UMCTL2_REG_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED 1'h0
`define UMCTL2_REG_MSK_ZQCTL0_DIS_SRX_ZQCL 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_ZQCTL0_DIS_SRX_ZQCL 1
`define UMCTL2_REG_OFFSET_ZQCTL0_DIS_SRX_ZQCL 30
`define UMCTL2_REG_DFLT_ZQCTL0_DIS_SRX_ZQCL 1'h0
`define UMCTL2_REG_MSK_ZQCTL0_DIS_AUTO_ZQ 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_ZQCTL0_DIS_AUTO_ZQ 1
`define UMCTL2_REG_OFFSET_ZQCTL0_DIS_AUTO_ZQ 31
`define UMCTL2_REG_DFLT_ZQCTL0_DIS_AUTO_ZQ 1'h0
`define UMCTL2_REG_MSK_ZQCTL0 ( `UMCTL2_REG_MSK_ZQCTL0_T_ZQ_SHORT_NOP | `UMCTL2_REG_MSK_ZQCTL0_T_ZQ_LONG_NOP | `UMCTL2_REG_MSK_ZQCTL0_DIS_MPSMX_ZQCL | `UMCTL2_REG_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `UMCTL2_REG_MSK_ZQCTL0_DIS_SRX_ZQCL | `UMCTL2_REG_MSK_ZQCTL0_DIS_AUTO_ZQ )
`define UMCTL2_REG_RWONLY_MSK_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL0_T_ZQ_SHORT_NOP `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL0_T_ZQ_LONG_NOP `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ZQCTL0_DIS_MPSMX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL0_ZQ_RESISTOR_SHARED `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL0_DIS_SRX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL0_DIS_AUTO_ZQ `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ZQCTL0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL0_T_ZQ_SHORT_NOP) << `UMCTL2_REG_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL0_T_ZQ_LONG_NOP) << `UMCTL2_REG_OFFSET_ZQCTL0_T_ZQ_LONG_NOP) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ZQCTL0_DIS_MPSMX_ZQCL) << `UMCTL2_REG_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED) << `UMCTL2_REG_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL0_DIS_SRX_ZQCL) << `UMCTL2_REG_OFFSET_ZQCTL0_DIS_SRX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL0_DIS_AUTO_ZQ) << `UMCTL2_REG_OFFSET_ZQCTL0_DIS_AUTO_ZQ) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ZQCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ZQCTL0)) : ({^(`UMCTL2_REG_DFLT_ZQCTL0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ZQCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ZQCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ZQCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ZQCTL0 32
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register ZQCTL1 
`define UMCTL2_REG_ZQCTL1_ADDR `SHIFTAPBADDR( 32'h00000184 )
`define UMCTL2_REG_MSK_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 32'b00000000000011111111111111111111
`define UMCTL2_REG_SIZE_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 20
`define UMCTL2_REG_OFFSET_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 0
`define UMCTL2_REG_DFLT_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 20'h100
`define UMCTL2_REG_MSK_ZQCTL1_T_ZQ_RESET_NOP 32'b00111111111100000000000000000000
`define UMCTL2_REG_SIZE_ZQCTL1_T_ZQ_RESET_NOP 10
`define UMCTL2_REG_OFFSET_ZQCTL1_T_ZQ_RESET_NOP 20
`define UMCTL2_REG_DFLT_ZQCTL1_T_ZQ_RESET_NOP 10'h20
`define UMCTL2_REG_MSK_ZQCTL1 ( `UMCTL2_REG_MSK_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 | `UMCTL2_REG_MSK_ZQCTL1_T_ZQ_RESET_NOP )
`define UMCTL2_REG_RWONLY_MSK_ZQCTL1 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024 `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL1_T_ZQ_RESET_NOP `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ZQCTL1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ZQCTL1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ZQCTL1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ZQCTL1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ZQCTL1 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024) << `UMCTL2_REG_OFFSET_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL1_T_ZQ_RESET_NOP) << `UMCTL2_REG_OFFSET_ZQCTL1_T_ZQ_RESET_NOP) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ZQCTL1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ZQCTL1)) : ({^(`UMCTL2_REG_DFLT_ZQCTL1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ZQCTL1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ZQCTL1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ZQCTL1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ZQCTL1 30
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

`ifdef MEMC_LPDDR2
// Register ZQCTL2 
`define UMCTL2_REG_ZQCTL2_ADDR `SHIFTAPBADDR( 32'h00000188 )
`define UMCTL2_REG_MSK_ZQCTL2_ZQ_RESET 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ZQCTL2_ZQ_RESET 1
`define UMCTL2_REG_OFFSET_ZQCTL2_ZQ_RESET 0
`define UMCTL2_REG_DFLT_ZQCTL2_ZQ_RESET 1'h0
`define UMCTL2_REG_MSK_ZQCTL2 `UMCTL2_REG_MSK_ZQCTL2_ZQ_RESET
`define UMCTL2_REG_RWONLY_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_ONEBITRO_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ZQCTL2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ZQCTL2 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_ZQCTL2_ZQ_RESET `endif  )
`define UMCTL2_REG_ONETOCLR_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ZQCTL2 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_ZQCTL2_ZQ_RESET) << `UMCTL2_REG_OFFSET_ZQCTL2_ZQ_RESET) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ZQCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ZQCTL2)) : ({^(`UMCTL2_REG_DFLT_ZQCTL2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ZQCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ZQCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ZQCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ZQCTL2 1
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register ZQSTAT 
`define UMCTL2_REG_ZQSTAT_ADDR `SHIFTAPBADDR( 32'h0000018c )
`define UMCTL2_REG_MSK_ZQSTAT_ZQ_RESET_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ZQSTAT_ZQ_RESET_BUSY 1
`define UMCTL2_REG_OFFSET_ZQSTAT_ZQ_RESET_BUSY 0
`define UMCTL2_REG_DFLT_ZQSTAT_ZQ_RESET_BUSY 1'h0
`define UMCTL2_REG_MSK_ZQSTAT `UMCTL2_REG_MSK_ZQSTAT_ZQ_RESET_BUSY
`define UMCTL2_REG_RWONLY_MSK_ZQSTAT ( 32'h0 | `UMCTL2_REG_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_ONEBITRO_MSK_ZQSTAT ( 32'h0 | `UMCTL2_REG_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_COMPANION_MSK_ZQSTAT ( 32'b0 | `UMCTL2_REG_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_ONETOSET_MSK_ZQSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ZQSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_ZQSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_ZQSTAT_ZQ_RESET_BUSY) << `UMCTL2_REG_OFFSET_ZQSTAT_ZQ_RESET_BUSY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ZQSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ZQSTAT)) : ({^(`UMCTL2_REG_DFLT_ZQSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ZQSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ZQSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ZQSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ZQSTAT 1
`endif //MEMC_LPDDR2

// Register DFITMG0 
`define UMCTL2_REG_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00000190 )
`define UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_DFITMG0_DFI_TPHY_WRLAT 6
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define UMCTL2_REG_DFLT_DFITMG0_DFI_TPHY_WRLAT 6'h2
`define UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define UMCTL2_REG_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define UMCTL2_REG_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 15
`define UMCTL2_REG_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define UMCTL2_REG_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define UMCTL2_REG_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define UMCTL2_REG_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 23
`define UMCTL2_REG_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define UMCTL2_REG_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define UMCTL2_REG_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define UMCTL2_REG_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define UMCTL2_REG_MSK_DFITMG0 ( `UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRDATA | `UMCTL2_REG_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_MSK_DFITMG0_DFI_T_RDDATA_EN | `UMCTL2_REG_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define UMCTL2_REG_RWONLY_MSK_DFITMG0 ( 32'h0 | `UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_MSK_DFITMG0_DFI_TPHY_WRDATA `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_MSK_DFITMG0_DFI_T_RDDATA_EN `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define UMCTL2_REG_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFITMG0 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_TPHY_WRDATA) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_T_RDDATA_EN) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `UMCTL2_REG_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFITMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFITMG0)) : ({^(`UMCTL2_REG_DFLT_DFITMG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFITMG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFITMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFITMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFITMG0 29

// Register DFITMG1 
`define UMCTL2_REG_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00000194 )
`define UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define UMCTL2_REG_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define UMCTL2_REG_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define UMCTL2_REG_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define UMCTL2_REG_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define UMCTL2_REG_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define UMCTL2_REG_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define UMCTL2_REG_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define UMCTL2_REG_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define UMCTL2_REG_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define UMCTL2_REG_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define UMCTL2_REG_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define UMCTL2_REG_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define UMCTL2_REG_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define UMCTL2_REG_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define UMCTL2_REG_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define UMCTL2_REG_MSK_DFITMG1 ( `UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `UMCTL2_REG_MSK_DFITMG1_DFI_T_PARIN_LAT | `UMCTL2_REG_MSK_DFITMG1_DFI_T_CMD_LAT )
`define UMCTL2_REG_RWONLY_MSK_DFITMG1 ( 32'h0 | `UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_MSK_DFITMG1_DFI_T_WRDATA_DELAY `ifdef MEMC_DDR3 | `UMCTL2_REG_MSK_DFITMG1_DFI_T_PARIN_LAT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DFITMG1_DFI_T_CMD_LAT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFITMG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `UMCTL2_REG_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`UMCTL2_REG_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `UMCTL2_REG_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`UMCTL2_REG_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `UMCTL2_REG_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY) `ifdef MEMC_DDR3 | ((`UMCTL2_REG_DFLT_DFITMG1_DFI_T_PARIN_LAT) << `UMCTL2_REG_OFFSET_DFITMG1_DFI_T_PARIN_LAT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DFITMG1_DFI_T_CMD_LAT) << `UMCTL2_REG_OFFSET_DFITMG1_DFI_T_CMD_LAT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFITMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFITMG1)) : ({^(`UMCTL2_REG_DFLT_DFITMG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFITMG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFITMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFITMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFITMG1 32

// Register DFILPCFG0 
`define UMCTL2_REG_DFILPCFG0_ADDR `SHIFTAPBADDR( 32'h00000198 )
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_PD 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_EN_PD 1
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_PD 0
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_PD 1'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_PD 32'b00000000000000000000000011110000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_WAKEUP_PD 4
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_PD 4
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_PD 4'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_SR 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_EN_SR 1
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_SR 8
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_SR 1'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_SR 32'b00000000000000001111000000000000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_WAKEUP_SR 4
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_SR 12
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_SR 4'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_DPD 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_EN_DPD 1
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_DPD 16
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_DPD 1'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_DPD 32'b00000000111100000000000000000000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_LP_WAKEUP_DPD 4
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_DPD 20
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_DPD 4'h0
`define UMCTL2_REG_MSK_DFILPCFG0_DFI_TLP_RESP 32'b00011111000000000000000000000000
`define UMCTL2_REG_SIZE_DFILPCFG0_DFI_TLP_RESP 5
`define UMCTL2_REG_OFFSET_DFILPCFG0_DFI_TLP_RESP 24
`define UMCTL2_REG_DFLT_DFILPCFG0_DFI_TLP_RESP 5'h7
`define UMCTL2_REG_MSK_DFILPCFG0 ( `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_PD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_PD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_SR | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_SR | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_DPD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_DPD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_TLP_RESP )
`define UMCTL2_REG_RWONLY_MSK_DFILPCFG0 ( 32'h0 | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_PD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_PD | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_SR | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_SR `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_EN_DPD `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_MSK_DFILPCFG0_DFI_LP_WAKEUP_DPD `endif | `UMCTL2_REG_MSK_DFILPCFG0_DFI_TLP_RESP  )
`define UMCTL2_REG_ONEBITRO_MSK_DFILPCFG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFILPCFG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFILPCFG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFILPCFG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFILPCFG0 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_PD) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_PD) | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_PD) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_PD) | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_SR) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_SR) | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_SR) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_SR) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_EN_DPD) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_EN_DPD) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_LP_WAKEUP_DPD) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_LP_WAKEUP_DPD) `endif | ((`UMCTL2_REG_DFLT_DFILPCFG0_DFI_TLP_RESP) << `UMCTL2_REG_OFFSET_DFILPCFG0_DFI_TLP_RESP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFILPCFG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFILPCFG0)) : ({^(`UMCTL2_REG_DFLT_DFILPCFG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFILPCFG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFILPCFG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFILPCFG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFILPCFG0 29

`ifdef MEMC_DDR4
// Register DFILPCFG1 
`define UMCTL2_REG_DFILPCFG1_ADDR `SHIFTAPBADDR( 32'h0000019c )
`define UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_EN_MPSM 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFILPCFG1_DFI_LP_EN_MPSM 1
`define UMCTL2_REG_OFFSET_DFILPCFG1_DFI_LP_EN_MPSM 0
`define UMCTL2_REG_DFLT_DFILPCFG1_DFI_LP_EN_MPSM 1'h0
`define UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_WAKEUP_MPSM 32'b00000000000000000000000011110000
`define UMCTL2_REG_SIZE_DFILPCFG1_DFI_LP_WAKEUP_MPSM 4
`define UMCTL2_REG_OFFSET_DFILPCFG1_DFI_LP_WAKEUP_MPSM 4
`define UMCTL2_REG_DFLT_DFILPCFG1_DFI_LP_WAKEUP_MPSM 4'h0
`define UMCTL2_REG_MSK_DFILPCFG1 ( `UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_EN_MPSM | `UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_WAKEUP_MPSM )
`define UMCTL2_REG_RWONLY_MSK_DFILPCFG1 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_EN_MPSM `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DFILPCFG1_DFI_LP_WAKEUP_MPSM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DFILPCFG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFILPCFG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFILPCFG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFILPCFG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFILPCFG1 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DFILPCFG1_DFI_LP_EN_MPSM) << `UMCTL2_REG_OFFSET_DFILPCFG1_DFI_LP_EN_MPSM) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DFILPCFG1_DFI_LP_WAKEUP_MPSM) << `UMCTL2_REG_OFFSET_DFILPCFG1_DFI_LP_WAKEUP_MPSM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFILPCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFILPCFG1)) : ({^(`UMCTL2_REG_DFLT_DFILPCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFILPCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFILPCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFILPCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFILPCFG1 8
`endif //MEMC_DDR4

// Register DFIUPD0 
`define UMCTL2_REG_DFIUPD0_ADDR `SHIFTAPBADDR( 32'h000001a0 )
`define UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MIN 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_DFIUPD0_DFI_T_CTRLUP_MIN 10
`define UMCTL2_REG_OFFSET_DFIUPD0_DFI_T_CTRLUP_MIN 0
`define UMCTL2_REG_DFLT_DFIUPD0_DFI_T_CTRLUP_MIN 10'h3
`define UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MAX 32'b00000011111111110000000000000000
`define UMCTL2_REG_SIZE_DFIUPD0_DFI_T_CTRLUP_MAX 10
`define UMCTL2_REG_OFFSET_DFIUPD0_DFI_T_CTRLUP_MAX 16
`define UMCTL2_REG_DFLT_DFIUPD0_DFI_T_CTRLUP_MAX 10'h40
`define UMCTL2_REG_MSK_DFIUPD0_CTRLUPD_PRE_SRX 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_DFIUPD0_CTRLUPD_PRE_SRX 1
`define UMCTL2_REG_OFFSET_DFIUPD0_CTRLUPD_PRE_SRX 29
`define UMCTL2_REG_DFLT_DFIUPD0_CTRLUPD_PRE_SRX 1'h0
`define UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 1
`define UMCTL2_REG_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 30
`define UMCTL2_REG_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 1'h0
`define UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_DFIUPD0_DIS_AUTO_CTRLUPD 1
`define UMCTL2_REG_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD 31
`define UMCTL2_REG_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD 1'h0
`define UMCTL2_REG_MSK_DFIUPD0 ( `UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MIN | `UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MAX | `UMCTL2_REG_MSK_DFIUPD0_CTRLUPD_PRE_SRX | `UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX | `UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD )
`define UMCTL2_REG_RWONLY_MSK_DFIUPD0 ( 32'h0 | `UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MIN | `UMCTL2_REG_MSK_DFIUPD0_DFI_T_CTRLUP_MAX | `UMCTL2_REG_MSK_DFIUPD0_CTRLUPD_PRE_SRX | `UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX | `UMCTL2_REG_MSK_DFIUPD0_DIS_AUTO_CTRLUPD  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIUPD0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIUPD0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIUPD0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIUPD0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIUPD0 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFIUPD0_DFI_T_CTRLUP_MIN) << `UMCTL2_REG_OFFSET_DFIUPD0_DFI_T_CTRLUP_MIN) | ((`UMCTL2_REG_DFLT_DFIUPD0_DFI_T_CTRLUP_MAX) << `UMCTL2_REG_OFFSET_DFIUPD0_DFI_T_CTRLUP_MAX) | ((`UMCTL2_REG_DFLT_DFIUPD0_CTRLUPD_PRE_SRX) << `UMCTL2_REG_OFFSET_DFIUPD0_CTRLUPD_PRE_SRX) | ((`UMCTL2_REG_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD_SRX) << `UMCTL2_REG_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD_SRX) | ((`UMCTL2_REG_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD) << `UMCTL2_REG_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIUPD0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIUPD0)) : ({^(`UMCTL2_REG_DFLT_DFIUPD0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIUPD0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIUPD0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIUPD0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIUPD0 32

// Register DFIUPD1 
`define UMCTL2_REG_DFIUPD1_ADDR `SHIFTAPBADDR( 32'h000001a4 )
`define UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8
`define UMCTL2_REG_OFFSET_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 0
`define UMCTL2_REG_DFLT_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8'h1
`define UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8
`define UMCTL2_REG_OFFSET_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 16
`define UMCTL2_REG_DFLT_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8'h1
`define UMCTL2_REG_MSK_DFIUPD1 ( `UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 )
`define UMCTL2_REG_RWONLY_MSK_DFIUPD1 ( 32'h0 | `UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `UMCTL2_REG_MSK_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIUPD1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIUPD1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIUPD1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIUPD1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIUPD1 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) << `UMCTL2_REG_OFFSET_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) | ((`UMCTL2_REG_DFLT_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) << `UMCTL2_REG_OFFSET_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIUPD1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIUPD1)) : ({^(`UMCTL2_REG_DFLT_DFIUPD1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIUPD1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIUPD1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIUPD1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIUPD1 24

// Register DFIUPD2 
`define UMCTL2_REG_DFIUPD2_ADDR `SHIFTAPBADDR( 32'h000001a8 )
`define UMCTL2_REG_MSK_DFIUPD2_DFI_PHYUPD_EN 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_DFIUPD2_DFI_PHYUPD_EN 1
`define UMCTL2_REG_OFFSET_DFIUPD2_DFI_PHYUPD_EN 31
`define UMCTL2_REG_DFLT_DFIUPD2_DFI_PHYUPD_EN 1'h1
`define UMCTL2_REG_MSK_DFIUPD2 `UMCTL2_REG_MSK_DFIUPD2_DFI_PHYUPD_EN
`define UMCTL2_REG_RWONLY_MSK_DFIUPD2 ( 32'h0 | `UMCTL2_REG_MSK_DFIUPD2_DFI_PHYUPD_EN  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIUPD2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIUPD2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIUPD2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIUPD2 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIUPD2 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFIUPD2_DFI_PHYUPD_EN) << `UMCTL2_REG_OFFSET_DFIUPD2_DFI_PHYUPD_EN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIUPD2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIUPD2)) : ({^(`UMCTL2_REG_DFLT_DFIUPD2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIUPD2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIUPD2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIUPD2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIUPD2 32

`ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE
// Register DFIUPD5 
`define UMCTL2_REG_DFIUPD5_ADDR `SHIFTAPBADDR( 32'h000001ac )
`define UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE 1
`define UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE 0
`define UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE 1'h0
`define UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE 1
`define UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE 8
`define UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE 1'h0
`define UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE 1
`define UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE 16
`define UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE 1'h0
`define UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE 1
`define UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE 24
`define UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE 1'h0
`define UMCTL2_REG_MSK_DFIUPD5 ( `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE )
`define UMCTL2_REG_RWONLY_MSK_DFIUPD5 ( 32'h0 `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | `UMCTL2_REG_MSK_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIUPD5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIUPD5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIUPD5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIUPD5 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIUPD5 ( 32'h0 `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | ((`UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE) << `UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE0_WAIT_IDLE) `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | ((`UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE) << `UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE1_WAIT_IDLE) `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | ((`UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE) << `UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE2_WAIT_IDLE) `endif `ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE | ((`UMCTL2_REG_DFLT_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE) << `UMCTL2_REG_OFFSET_DFIUPD5_DFI_PHYUPD_TYPE3_WAIT_IDLE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIUPD5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIUPD5)) : ({^(`UMCTL2_REG_DFLT_DFIUPD5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIUPD5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIUPD5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIUPD5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIUPD5 25
`endif //UMCTL2_DFI_PHYUPD_WAIT_IDLE

// Register DFIMISC 
`define UMCTL2_REG_DFIMISC_ADDR `SHIFTAPBADDR( 32'h000001b0 )
`define UMCTL2_REG_MSK_DFIMISC_DFI_INIT_COMPLETE_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFIMISC_DFI_INIT_COMPLETE_EN 1
`define UMCTL2_REG_OFFSET_DFIMISC_DFI_INIT_COMPLETE_EN 0
`define UMCTL2_REG_DFLT_DFIMISC_DFI_INIT_COMPLETE_EN 1'h1
`define UMCTL2_REG_MSK_DFIMISC_PHY_DBI_MODE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DFIMISC_PHY_DBI_MODE 1
`define UMCTL2_REG_OFFSET_DFIMISC_PHY_DBI_MODE 1
`define UMCTL2_REG_DFLT_DFIMISC_PHY_DBI_MODE 1'h0
`define UMCTL2_REG_MSK_DFIMISC_DFI_DATA_CS_POLARITY 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DFIMISC_DFI_DATA_CS_POLARITY 1
`define UMCTL2_REG_OFFSET_DFIMISC_DFI_DATA_CS_POLARITY 2
`define UMCTL2_REG_DFLT_DFIMISC_DFI_DATA_CS_POLARITY 1'h0
`define UMCTL2_REG_MSK_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 1
`define UMCTL2_REG_OFFSET_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 3
`define UMCTL2_REG_DFLT_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 1'h0
`define UMCTL2_REG_MSK_DFIMISC_CTL_IDLE_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_DFIMISC_CTL_IDLE_EN 1
`define UMCTL2_REG_OFFSET_DFIMISC_CTL_IDLE_EN 4
`define UMCTL2_REG_DFLT_DFIMISC_CTL_IDLE_EN 1'h0
`define UMCTL2_REG_MSK_DFIMISC_DFI_INIT_START 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_DFIMISC_DFI_INIT_START 1
`define UMCTL2_REG_OFFSET_DFIMISC_DFI_INIT_START 5
`define UMCTL2_REG_DFLT_DFIMISC_DFI_INIT_START 1'h0
`define UMCTL2_REG_MSK_DFIMISC_DIS_DYN_ADR_TRI 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_DFIMISC_DIS_DYN_ADR_TRI 1
`define UMCTL2_REG_OFFSET_DFIMISC_DIS_DYN_ADR_TRI 6
`define UMCTL2_REG_DFLT_DFIMISC_DIS_DYN_ADR_TRI 1'h1
`define UMCTL2_REG_MSK_DFIMISC_LP_OPTIMIZED_WRITE 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_DFIMISC_LP_OPTIMIZED_WRITE 1
`define UMCTL2_REG_OFFSET_DFIMISC_LP_OPTIMIZED_WRITE 7
`define UMCTL2_REG_DFLT_DFIMISC_LP_OPTIMIZED_WRITE 1'h0
`define UMCTL2_REG_MSK_DFIMISC_DFI_FREQUENCY 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_DFIMISC_DFI_FREQUENCY 5
`define UMCTL2_REG_OFFSET_DFIMISC_DFI_FREQUENCY 8
`define UMCTL2_REG_DFLT_DFIMISC_DFI_FREQUENCY 5'h0
`define UMCTL2_REG_MSK_DFIMISC ( `UMCTL2_REG_MSK_DFIMISC_DFI_INIT_COMPLETE_EN | `UMCTL2_REG_MSK_DFIMISC_PHY_DBI_MODE | `UMCTL2_REG_MSK_DFIMISC_DFI_DATA_CS_POLARITY | `UMCTL2_REG_MSK_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE | `UMCTL2_REG_MSK_DFIMISC_CTL_IDLE_EN | `UMCTL2_REG_MSK_DFIMISC_DFI_INIT_START | `UMCTL2_REG_MSK_DFIMISC_DIS_DYN_ADR_TRI | `UMCTL2_REG_MSK_DFIMISC_LP_OPTIMIZED_WRITE | `UMCTL2_REG_MSK_DFIMISC_DFI_FREQUENCY )
`define UMCTL2_REG_RWONLY_MSK_DFIMISC ( 32'h0 | `UMCTL2_REG_MSK_DFIMISC_DFI_INIT_COMPLETE_EN `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_DFIMISC_PHY_DBI_MODE `endif `ifdef UMCTL2_DFI_DATA_CS_EN | `UMCTL2_REG_MSK_DFIMISC_DFI_DATA_CS_POLARITY `endif `ifdef UMCTL2_SHARED_AC | `UMCTL2_REG_MSK_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE `endif | `UMCTL2_REG_MSK_DFIMISC_CTL_IDLE_EN | `UMCTL2_REG_MSK_DFIMISC_DFI_INIT_START `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_DFIMISC_DIS_DYN_ADR_TRI `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_DFIMISC_LP_OPTIMIZED_WRITE `endif | `UMCTL2_REG_MSK_DFIMISC_DFI_FREQUENCY  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIMISC ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIMISC ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIMISC ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIMISC ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIMISC ( 32'h0 | ((`UMCTL2_REG_DFLT_DFIMISC_DFI_INIT_COMPLETE_EN) << `UMCTL2_REG_OFFSET_DFIMISC_DFI_INIT_COMPLETE_EN) `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_DFIMISC_PHY_DBI_MODE) << `UMCTL2_REG_OFFSET_DFIMISC_PHY_DBI_MODE) `endif `ifdef UMCTL2_DFI_DATA_CS_EN | ((`UMCTL2_REG_DFLT_DFIMISC_DFI_DATA_CS_POLARITY) << `UMCTL2_REG_OFFSET_DFIMISC_DFI_DATA_CS_POLARITY) `endif `ifdef UMCTL2_SHARED_AC | ((`UMCTL2_REG_DFLT_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE) << `UMCTL2_REG_OFFSET_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE) `endif | ((`UMCTL2_REG_DFLT_DFIMISC_CTL_IDLE_EN) << `UMCTL2_REG_OFFSET_DFIMISC_CTL_IDLE_EN) | ((`UMCTL2_REG_DFLT_DFIMISC_DFI_INIT_START) << `UMCTL2_REG_OFFSET_DFIMISC_DFI_INIT_START) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_DFIMISC_DIS_DYN_ADR_TRI) << `UMCTL2_REG_OFFSET_DFIMISC_DIS_DYN_ADR_TRI) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_DFIMISC_LP_OPTIMIZED_WRITE) << `UMCTL2_REG_OFFSET_DFIMISC_LP_OPTIMIZED_WRITE) `endif | ((`UMCTL2_REG_DFLT_DFIMISC_DFI_FREQUENCY) << `UMCTL2_REG_OFFSET_DFIMISC_DFI_FREQUENCY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIMISC ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIMISC)) : ({^(`UMCTL2_REG_DFLT_DFIMISC & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIMISC & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIMISC & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIMISC & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIMISC 13

`ifdef UMCTL2_DFI_DATA_CS_EN
// Register DFITMG2 
`define UMCTL2_REG_DFITMG2_ADDR `SHIFTAPBADDR( 32'h000001b4 )
`define UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 6
`define UMCTL2_REG_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define UMCTL2_REG_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 6'h2
`define UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define UMCTL2_REG_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define UMCTL2_REG_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define UMCTL2_REG_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define UMCTL2_REG_MSK_DFITMG2 ( `UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_RDCSLAT )
`define UMCTL2_REG_RWONLY_MSK_DFITMG2 ( 32'h0 | `UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_MSK_DFITMG2_DFI_TPHY_RDCSLAT  )
`define UMCTL2_REG_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFITMG2 ( 32'h0 | ((`UMCTL2_REG_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `UMCTL2_REG_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`UMCTL2_REG_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `UMCTL2_REG_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFITMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFITMG2)) : ({^(`UMCTL2_REG_DFLT_DFITMG2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFITMG2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFITMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFITMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFITMG2 15
`endif //UMCTL2_DFI_DATA_CS_EN

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DFITMG3 
`define UMCTL2_REG_DFITMG3_ADDR `SHIFTAPBADDR( 32'h000001b8 )
`define UMCTL2_REG_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_DFITMG3_DFI_T_GEARDOWN_DELAY 5
`define UMCTL2_REG_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY 0
`define UMCTL2_REG_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY 5'h0
`define UMCTL2_REG_MSK_DFITMG3 `UMCTL2_REG_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY
`define UMCTL2_REG_RWONLY_MSK_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFITMG3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_DFLT_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY) << `UMCTL2_REG_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFITMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFITMG3)) : ({^(`UMCTL2_REG_DFLT_DFITMG3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFITMG3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFITMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFITMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFITMG3 5
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

// Register DFISTAT 
`define UMCTL2_REG_DFISTAT_ADDR `SHIFTAPBADDR( 32'h000001bc )
`define UMCTL2_REG_MSK_DFISTAT_DFI_INIT_COMPLETE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFISTAT_DFI_INIT_COMPLETE 1
`define UMCTL2_REG_OFFSET_DFISTAT_DFI_INIT_COMPLETE 0
`define UMCTL2_REG_DFLT_DFISTAT_DFI_INIT_COMPLETE 1'h0
`define UMCTL2_REG_MSK_DFISTAT_DFI_LP_ACK 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DFISTAT_DFI_LP_ACK 1
`define UMCTL2_REG_OFFSET_DFISTAT_DFI_LP_ACK 1
`define UMCTL2_REG_DFLT_DFISTAT_DFI_LP_ACK 1'h0
`define UMCTL2_REG_MSK_DFISTAT ( `UMCTL2_REG_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_MSK_DFISTAT_DFI_LP_ACK )
`define UMCTL2_REG_RWONLY_MSK_DFISTAT ( 32'h0 | `UMCTL2_REG_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_MSK_DFISTAT_DFI_LP_ACK  )
`define UMCTL2_REG_ONEBITRO_MSK_DFISTAT ( 32'h0 | `UMCTL2_REG_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_MSK_DFISTAT_DFI_LP_ACK  )
`define UMCTL2_REG_COMPANION_MSK_DFISTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFISTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFISTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_DFISTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_DFISTAT_DFI_INIT_COMPLETE) << `UMCTL2_REG_OFFSET_DFISTAT_DFI_INIT_COMPLETE) | ((`UMCTL2_REG_DFLT_DFISTAT_DFI_LP_ACK) << `UMCTL2_REG_OFFSET_DFISTAT_DFI_LP_ACK)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFISTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFISTAT)) : ({^(`UMCTL2_REG_DFLT_DFISTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFISTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFISTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFISTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFISTAT 2

`ifdef MEMC_DDR4_OR_LPDDR4
// Register DBICTL 
`define UMCTL2_REG_DBICTL_ADDR `SHIFTAPBADDR( 32'h000001c0 )
`define UMCTL2_REG_MSK_DBICTL_DM_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DBICTL_DM_EN 1
`define UMCTL2_REG_OFFSET_DBICTL_DM_EN 0
`define UMCTL2_REG_DFLT_DBICTL_DM_EN 1'h1
`define UMCTL2_REG_MSK_DBICTL_WR_DBI_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DBICTL_WR_DBI_EN 1
`define UMCTL2_REG_OFFSET_DBICTL_WR_DBI_EN 1
`define UMCTL2_REG_DFLT_DBICTL_WR_DBI_EN 1'h0
`define UMCTL2_REG_MSK_DBICTL_RD_DBI_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DBICTL_RD_DBI_EN 1
`define UMCTL2_REG_OFFSET_DBICTL_RD_DBI_EN 2
`define UMCTL2_REG_DFLT_DBICTL_RD_DBI_EN 1'h0
`define UMCTL2_REG_MSK_DBICTL ( `UMCTL2_REG_MSK_DBICTL_DM_EN | `UMCTL2_REG_MSK_DBICTL_WR_DBI_EN | `UMCTL2_REG_MSK_DBICTL_RD_DBI_EN )
`define UMCTL2_REG_RWONLY_MSK_DBICTL ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_DBICTL_DM_EN `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_DBICTL_WR_DBI_EN `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_DBICTL_RD_DBI_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBICTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DBICTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBICTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBICTL ( 32'h0  )
`define UMCTL2_REG_DFLT_DBICTL ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_DBICTL_DM_EN) << `UMCTL2_REG_OFFSET_DBICTL_DM_EN) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_DBICTL_WR_DBI_EN) << `UMCTL2_REG_OFFSET_DBICTL_WR_DBI_EN) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_DBICTL_RD_DBI_EN) << `UMCTL2_REG_OFFSET_DBICTL_RD_DBI_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBICTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBICTL)) : ({^(`UMCTL2_REG_DFLT_DBICTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBICTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBICTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBICTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBICTL 3
`endif //MEMC_DDR4_OR_LPDDR4

// Register DFIPHYMSTR 
`define UMCTL2_REG_DFIPHYMSTR_ADDR `SHIFTAPBADDR( 32'h000001c4 )
`define UMCTL2_REG_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DFIPHYMSTR_DFI_PHYMSTR_EN 1
`define UMCTL2_REG_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_EN 0
`define UMCTL2_REG_DFLT_DFIPHYMSTR_DFI_PHYMSTR_EN 1'h1
`define UMCTL2_REG_MSK_DFIPHYMSTR `UMCTL2_REG_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN
`define UMCTL2_REG_RWONLY_MSK_DFIPHYMSTR ( 32'h0 | `UMCTL2_REG_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN  )
`define UMCTL2_REG_ONEBITRO_MSK_DFIPHYMSTR ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DFIPHYMSTR ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DFIPHYMSTR ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DFIPHYMSTR ( 32'h0  )
`define UMCTL2_REG_DFLT_DFIPHYMSTR ( 32'h0 | ((`UMCTL2_REG_DFLT_DFIPHYMSTR_DFI_PHYMSTR_EN) << `UMCTL2_REG_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_EN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DFIPHYMSTR ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DFIPHYMSTR)) : ({^(`UMCTL2_REG_DFLT_DFIPHYMSTR & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DFIPHYMSTR & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DFIPHYMSTR & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DFIPHYMSTR & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DFIPHYMSTR 1

`ifdef UMCTL2_RANKS_GT_1_OR_DCH_INTL_1
// Register ADDRMAP0 
`define UMCTL2_REG_ADDRMAP0_ADDR `SHIFTAPBADDR( 32'h00000200 )
`define UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT0 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP0_ADDRMAP_CS_BIT0 5
`define UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_CS_BIT0 0
`define UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_CS_BIT0 5'h0
`define UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT1 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP0_ADDRMAP_CS_BIT1 5
`define UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_CS_BIT1 8
`define UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_CS_BIT1 5'h0
`define UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_DCH_BIT0 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP0_ADDRMAP_DCH_BIT0 5
`define UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_DCH_BIT0 16
`define UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_DCH_BIT0 5'h0
`define UMCTL2_REG_MSK_ADDRMAP0 ( `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT0 | `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT1 | `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_DCH_BIT0 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP0 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT0 `endif `ifdef MEMC_NUM_RANKS_GT_2 | `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_CS_BIT1 `endif `ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 | `UMCTL2_REG_MSK_ADDRMAP0_ADDRMAP_DCH_BIT0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP0 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_CS_BIT0) << `UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_CS_BIT0) `endif `ifdef MEMC_NUM_RANKS_GT_2 | ((`UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_CS_BIT1) << `UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_CS_BIT1) `endif `ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 | ((`UMCTL2_REG_DFLT_ADDRMAP0_ADDRMAP_DCH_BIT0) << `UMCTL2_REG_OFFSET_ADDRMAP0_ADDRMAP_DCH_BIT0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP0)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP0 21
`endif //UMCTL2_RANKS_GT_1_OR_DCH_INTL_1

// Register ADDRMAP1 
`define UMCTL2_REG_ADDRMAP1_ADDR `SHIFTAPBADDR( 32'h00000204 )
`define UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B0 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_ADDRMAP1_ADDRMAP_BANK_B0 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B0 0
`define UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B0 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B1 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_ADDRMAP1_ADDRMAP_BANK_B1 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B1 8
`define UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B1 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B2 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP1_ADDRMAP_BANK_B2 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B2 16
`define UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B2 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1 ( `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B0 | `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B1 | `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B2 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP1 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B0 | `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B1 | `UMCTL2_REG_MSK_ADDRMAP1_ADDRMAP_BANK_B2  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP1 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B0) << `UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B0) | ((`UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B1) << `UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B1) | ((`UMCTL2_REG_DFLT_ADDRMAP1_ADDRMAP_BANK_B2) << `UMCTL2_REG_OFFSET_ADDRMAP1_ADDRMAP_BANK_B2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP1)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP1 22

// Register ADDRMAP2 
`define UMCTL2_REG_ADDRMAP2_ADDR `SHIFTAPBADDR( 32'h00000208 )
`define UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B2 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP2_ADDRMAP_COL_B2 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B2 0
`define UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B2 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B3 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ADDRMAP_COL_B3 5
`define UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B3 8
`define UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B3 5'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B4 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ADDRMAP_COL_B4 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B4 16
`define UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B4 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B5 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ADDRMAP_COL_B5 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B5 24
`define UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B5 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2 ( `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B2 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B3 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B4 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B5 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP2 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B2 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B3 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B4 | `UMCTL2_REG_MSK_ADDRMAP2_ADDRMAP_COL_B5  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP2 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B2) << `UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B2) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B3) << `UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B3) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B4) << `UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B4) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ADDRMAP_COL_B5) << `UMCTL2_REG_OFFSET_ADDRMAP2_ADDRMAP_COL_B5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP2)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP2 28

// Register ADDRMAP3 
`define UMCTL2_REG_ADDRMAP3_ADDR `SHIFTAPBADDR( 32'h0000020c )
`define UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B6 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP3_ADDRMAP_COL_B6 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B6 0
`define UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B6 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B7 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ADDRMAP_COL_B7 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B7 8
`define UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B7 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B8 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ADDRMAP_COL_B8 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B8 16
`define UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B8 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B9 32'b00011111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ADDRMAP_COL_B9 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B9 24
`define UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B9 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3 ( `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B6 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B7 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B8 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B9 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP3 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B6 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B7 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B8 | `UMCTL2_REG_MSK_ADDRMAP3_ADDRMAP_COL_B9  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP3 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP3 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B6) << `UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B6) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B7) << `UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B7) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B8) << `UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B8) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ADDRMAP_COL_B9) << `UMCTL2_REG_OFFSET_ADDRMAP3_ADDRMAP_COL_B9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP3)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP3 29

// Register ADDRMAP4 
`define UMCTL2_REG_ADDRMAP4_ADDR `SHIFTAPBADDR( 32'h00000210 )
`define UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B10 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP4_ADDRMAP_COL_B10 5
`define UMCTL2_REG_OFFSET_ADDRMAP4_ADDRMAP_COL_B10 0
`define UMCTL2_REG_DFLT_ADDRMAP4_ADDRMAP_COL_B10 5'h0
`define UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B11 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP4_ADDRMAP_COL_B11 5
`define UMCTL2_REG_OFFSET_ADDRMAP4_ADDRMAP_COL_B11 8
`define UMCTL2_REG_DFLT_ADDRMAP4_ADDRMAP_COL_B11 5'h0
`define UMCTL2_REG_MSK_ADDRMAP4_COL_ADDR_SHIFT 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP4_COL_ADDR_SHIFT 1
`define UMCTL2_REG_OFFSET_ADDRMAP4_COL_ADDR_SHIFT 31
`define UMCTL2_REG_DFLT_ADDRMAP4_COL_ADDR_SHIFT 1'h0
`define UMCTL2_REG_MSK_ADDRMAP4 ( `UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B10 | `UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B11 | `UMCTL2_REG_MSK_ADDRMAP4_COL_ADDR_SHIFT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP4 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B10 | `UMCTL2_REG_MSK_ADDRMAP4_ADDRMAP_COL_B11 `ifdef MEMC_INLINE_ECC `ifdef MEMC_BURST_LENGTH_16 | `UMCTL2_REG_MSK_ADDRMAP4_COL_ADDR_SHIFT `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP4 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP4 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP4_ADDRMAP_COL_B10) << `UMCTL2_REG_OFFSET_ADDRMAP4_ADDRMAP_COL_B10) | ((`UMCTL2_REG_DFLT_ADDRMAP4_ADDRMAP_COL_B11) << `UMCTL2_REG_OFFSET_ADDRMAP4_ADDRMAP_COL_B11) `ifdef MEMC_INLINE_ECC `ifdef MEMC_BURST_LENGTH_16 | ((`UMCTL2_REG_DFLT_ADDRMAP4_COL_ADDR_SHIFT) << `UMCTL2_REG_OFFSET_ADDRMAP4_COL_ADDR_SHIFT) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP4)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP4 32

// Register ADDRMAP5 
`define UMCTL2_REG_ADDRMAP5_ADDR `SHIFTAPBADDR( 32'h00000214 )
`define UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B0 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP5_ADDRMAP_ROW_B0 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B0 0
`define UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B0 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B1 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ADDRMAP_ROW_B1 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B1 8
`define UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B1 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B2_10 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ADDRMAP_ROW_B2_10 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B2_10 16
`define UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B2_10 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B11 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ADDRMAP_ROW_B11 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B11 24
`define UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B11 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5 ( `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B0 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B1 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B2_10 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B11 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP5 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B0 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B1 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B2_10 | `UMCTL2_REG_MSK_ADDRMAP5_ADDRMAP_ROW_B11  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP5 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP5 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B0) << `UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B0) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B1) << `UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B1) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B2_10) << `UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B2_10) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ADDRMAP_ROW_B11) << `UMCTL2_REG_OFFSET_ADDRMAP5_ADDRMAP_ROW_B11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP5)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP5 28

// Register ADDRMAP6 
`define UMCTL2_REG_ADDRMAP6_ADDR `SHIFTAPBADDR( 32'h00000218 )
`define UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B12 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP6_ADDRMAP_ROW_B12 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B12 0
`define UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B12 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B13 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ADDRMAP_ROW_B13 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B13 8
`define UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B13 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B14 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ADDRMAP_ROW_B14 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B14 16
`define UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B14 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B15 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ADDRMAP_ROW_B15 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B15 24
`define UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B15 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_LPDDR4_3GB_6GB_12GB 32'b01100000000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_LPDDR4_3GB_6GB_12GB 2
`define UMCTL2_REG_OFFSET_ADDRMAP6_LPDDR4_3GB_6GB_12GB 29
`define UMCTL2_REG_DFLT_ADDRMAP6_LPDDR4_3GB_6GB_12GB 2'h0
`define UMCTL2_REG_MSK_ADDRMAP6_LPDDR3_6GB_12GB 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_LPDDR3_6GB_12GB 1
`define UMCTL2_REG_OFFSET_ADDRMAP6_LPDDR3_6GB_12GB 31
`define UMCTL2_REG_DFLT_ADDRMAP6_LPDDR3_6GB_12GB 1'h0
`define UMCTL2_REG_MSK_ADDRMAP6 ( `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B12 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B13 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B14 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B15 | `UMCTL2_REG_MSK_ADDRMAP6_LPDDR4_3GB_6GB_12GB | `UMCTL2_REG_MSK_ADDRMAP6_LPDDR3_6GB_12GB )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP6 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B12 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B13 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B14 | `UMCTL2_REG_MSK_ADDRMAP6_ADDRMAP_ROW_B15 `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_ADDRMAP6_LPDDR4_3GB_6GB_12GB `endif `ifdef MEMC_LPDDR3 | `UMCTL2_REG_MSK_ADDRMAP6_LPDDR3_6GB_12GB `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP6 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP6 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B12) << `UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B12) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B13) << `UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B13) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B14) << `UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B14) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ADDRMAP_ROW_B15) << `UMCTL2_REG_OFFSET_ADDRMAP6_ADDRMAP_ROW_B15) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP6_LPDDR4_3GB_6GB_12GB) << `UMCTL2_REG_OFFSET_ADDRMAP6_LPDDR4_3GB_6GB_12GB) `endif `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_DFLT_ADDRMAP6_LPDDR3_6GB_12GB) << `UMCTL2_REG_OFFSET_ADDRMAP6_LPDDR3_6GB_12GB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP6)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP6 32

`ifdef MEMC_DDR4_OR_LPDDR4
// Register ADDRMAP7 
`define UMCTL2_REG_ADDRMAP7_ADDR `SHIFTAPBADDR( 32'h0000021c )
`define UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B16 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP7_ADDRMAP_ROW_B16 4
`define UMCTL2_REG_OFFSET_ADDRMAP7_ADDRMAP_ROW_B16 0
`define UMCTL2_REG_DFLT_ADDRMAP7_ADDRMAP_ROW_B16 4'h0
`define UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B17 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP7_ADDRMAP_ROW_B17 4
`define UMCTL2_REG_OFFSET_ADDRMAP7_ADDRMAP_ROW_B17 8
`define UMCTL2_REG_DFLT_ADDRMAP7_ADDRMAP_ROW_B17 4'h0
`define UMCTL2_REG_MSK_ADDRMAP7 ( `UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B16 | `UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B17 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B16 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP7_ADDRMAP_ROW_B17 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP7 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP7_ADDRMAP_ROW_B16) << `UMCTL2_REG_OFFSET_ADDRMAP7_ADDRMAP_ROW_B16) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP7_ADDRMAP_ROW_B17) << `UMCTL2_REG_OFFSET_ADDRMAP7_ADDRMAP_ROW_B17) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP7)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP7 12
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_DDR4
// Register ADDRMAP8 
`define UMCTL2_REG_ADDRMAP8_ADDR `SHIFTAPBADDR( 32'h00000220 )
`define UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B0 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_ADDRMAP8_ADDRMAP_BG_B0 6
`define UMCTL2_REG_OFFSET_ADDRMAP8_ADDRMAP_BG_B0 0
`define UMCTL2_REG_DFLT_ADDRMAP8_ADDRMAP_BG_B0 6'h0
`define UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B1 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_ADDRMAP8_ADDRMAP_BG_B1 6
`define UMCTL2_REG_OFFSET_ADDRMAP8_ADDRMAP_BG_B1 8
`define UMCTL2_REG_DFLT_ADDRMAP8_ADDRMAP_BG_B1 6'h0
`define UMCTL2_REG_MSK_ADDRMAP8 ( `UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B0 | `UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B1 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP8 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B0 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP8_ADDRMAP_BG_B1 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP8 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP8 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP8_ADDRMAP_BG_B0) << `UMCTL2_REG_OFFSET_ADDRMAP8_ADDRMAP_BG_B0) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP8_ADDRMAP_BG_B1) << `UMCTL2_REG_OFFSET_ADDRMAP8_ADDRMAP_BG_B1) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP8)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP8 14
`endif //MEMC_DDR4

// Register ADDRMAP9 
`define UMCTL2_REG_ADDRMAP9_ADDR `SHIFTAPBADDR( 32'h00000224 )
`define UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B2 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP9_ADDRMAP_ROW_B2 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B2 0
`define UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B2 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B3 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ADDRMAP_ROW_B3 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B3 8
`define UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B3 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B4 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ADDRMAP_ROW_B4 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B4 16
`define UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B4 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B5 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ADDRMAP_ROW_B5 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B5 24
`define UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B5 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9 ( `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B2 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B3 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B4 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B5 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP9 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B2 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B3 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B4 | `UMCTL2_REG_MSK_ADDRMAP9_ADDRMAP_ROW_B5  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP9 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP9 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B2) << `UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B2) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B3) << `UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B3) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B4) << `UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B4) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ADDRMAP_ROW_B5) << `UMCTL2_REG_OFFSET_ADDRMAP9_ADDRMAP_ROW_B5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP9)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP9 28

// Register ADDRMAP10 
`define UMCTL2_REG_ADDRMAP10_ADDR `SHIFTAPBADDR( 32'h00000228 )
`define UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B6 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP10_ADDRMAP_ROW_B6 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B6 0
`define UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B6 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B7 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ADDRMAP_ROW_B7 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B7 8
`define UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B7 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B8 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ADDRMAP_ROW_B8 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B8 16
`define UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B8 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B9 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ADDRMAP_ROW_B9 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B9 24
`define UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B9 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10 ( `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B6 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B7 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B8 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B9 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP10 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B6 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B7 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B8 | `UMCTL2_REG_MSK_ADDRMAP10_ADDRMAP_ROW_B9  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP10 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP10 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B6) << `UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B6) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B7) << `UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B7) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B8) << `UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B8) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ADDRMAP_ROW_B9) << `UMCTL2_REG_OFFSET_ADDRMAP10_ADDRMAP_ROW_B9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP10)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP10 28

// Register ADDRMAP11 
`define UMCTL2_REG_ADDRMAP11_ADDR `SHIFTAPBADDR( 32'h0000022c )
`define UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_ROW_B10 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP11_ADDRMAP_ROW_B10 4
`define UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_ROW_B10 0
`define UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_ROW_B10 4'h0
`define UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B0 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP11_ADDRMAP_CID_B0 5
`define UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_CID_B0 8
`define UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_CID_B0 5'h0
`define UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B1 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP11_ADDRMAP_CID_B1 5
`define UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_CID_B1 16
`define UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_CID_B1 5'h0
`define UMCTL2_REG_MSK_ADDRMAP11 ( `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_ROW_B10 | `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B0 | `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B1 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP11 ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_ROW_B10 `ifdef UMCTL2_CID_WIDTH_GT_0 | `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B0 `endif `ifdef UMCTL2_CID_WIDTH_GT_1 | `UMCTL2_REG_MSK_ADDRMAP11_ADDRMAP_CID_B1 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP11 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP11 ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_ROW_B10) << `UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_ROW_B10) `ifdef UMCTL2_CID_WIDTH_GT_0 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_CID_B0) << `UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_CID_B0) `endif `ifdef UMCTL2_CID_WIDTH_GT_1 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ADDRMAP_CID_B1) << `UMCTL2_REG_OFFSET_ADDRMAP11_ADDRMAP_CID_B1) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP11)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP11 21

`ifdef MEMC_NUM_RANKS_GT_4
// Register ADDRMAP12 
`define UMCTL2_REG_ADDRMAP12_ADDR `SHIFTAPBADDR( 32'h00000230 )
`define UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT2 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP12_ADDRMAP_CS_BIT2 5
`define UMCTL2_REG_OFFSET_ADDRMAP12_ADDRMAP_CS_BIT2 0
`define UMCTL2_REG_DFLT_ADDRMAP12_ADDRMAP_CS_BIT2 5'h0
`define UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT3 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP12_ADDRMAP_CS_BIT3 5
`define UMCTL2_REG_OFFSET_ADDRMAP12_ADDRMAP_CS_BIT3 8
`define UMCTL2_REG_DFLT_ADDRMAP12_ADDRMAP_CS_BIT3 5'h0
`define UMCTL2_REG_MSK_ADDRMAP12 ( `UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT2 | `UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT3 )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP12 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_4 | `UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT2 `endif `ifdef MEMC_NUM_RANKS_GT_8 | `UMCTL2_REG_MSK_ADDRMAP12_ADDRMAP_CS_BIT3 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP12 ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP12 ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_4 | ((`UMCTL2_REG_DFLT_ADDRMAP12_ADDRMAP_CS_BIT2) << `UMCTL2_REG_OFFSET_ADDRMAP12_ADDRMAP_CS_BIT2) `endif `ifdef MEMC_NUM_RANKS_GT_8 | ((`UMCTL2_REG_DFLT_ADDRMAP12_ADDRMAP_CS_BIT3) << `UMCTL2_REG_OFFSET_ADDRMAP12_ADDRMAP_CS_BIT3) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP12)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP12 13
`endif //MEMC_NUM_RANKS_GT_4

// Register ODTCFG 
`define UMCTL2_REG_ODTCFG_ADDR `SHIFTAPBADDR( 32'h00000240 )
`define UMCTL2_REG_MSK_ODTCFG_RD_ODT_DELAY 32'b00000000000000000000000001111100
`define UMCTL2_REG_SIZE_ODTCFG_RD_ODT_DELAY 5
`define UMCTL2_REG_OFFSET_ODTCFG_RD_ODT_DELAY 2
`define UMCTL2_REG_DFLT_ODTCFG_RD_ODT_DELAY 5'h0
`define UMCTL2_REG_MSK_ODTCFG_RD_ODT_HOLD 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ODTCFG_RD_ODT_HOLD 4
`define UMCTL2_REG_OFFSET_ODTCFG_RD_ODT_HOLD 8
`define UMCTL2_REG_DFLT_ODTCFG_RD_ODT_HOLD 4'h4
`define UMCTL2_REG_MSK_ODTCFG_WR_ODT_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ODTCFG_WR_ODT_DELAY 5
`define UMCTL2_REG_OFFSET_ODTCFG_WR_ODT_DELAY 16
`define UMCTL2_REG_DFLT_ODTCFG_WR_ODT_DELAY 5'h0
`define UMCTL2_REG_MSK_ODTCFG_WR_ODT_HOLD 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ODTCFG_WR_ODT_HOLD 4
`define UMCTL2_REG_OFFSET_ODTCFG_WR_ODT_HOLD 24
`define UMCTL2_REG_DFLT_ODTCFG_WR_ODT_HOLD 4'h4
`define UMCTL2_REG_MSK_ODTCFG ( `UMCTL2_REG_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_MSK_ODTCFG_WR_ODT_HOLD )
`define UMCTL2_REG_RWONLY_MSK_ODTCFG ( 32'h0 | `UMCTL2_REG_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_MSK_ODTCFG_WR_ODT_HOLD  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTCFG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTCFG ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTCFG_RD_ODT_DELAY) << `UMCTL2_REG_OFFSET_ODTCFG_RD_ODT_DELAY) | ((`UMCTL2_REG_DFLT_ODTCFG_RD_ODT_HOLD) << `UMCTL2_REG_OFFSET_ODTCFG_RD_ODT_HOLD) | ((`UMCTL2_REG_DFLT_ODTCFG_WR_ODT_DELAY) << `UMCTL2_REG_OFFSET_ODTCFG_WR_ODT_DELAY) | ((`UMCTL2_REG_DFLT_ODTCFG_WR_ODT_HOLD) << `UMCTL2_REG_OFFSET_ODTCFG_WR_ODT_HOLD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTCFG)) : ({^(`UMCTL2_REG_DFLT_ODTCFG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTCFG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTCFG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTCFG 28

`ifdef MEMC_NUM_RANKS_1_OR_2_OR_4
// Register ODTMAP 
`define UMCTL2_REG_ODTMAP_ADDR `SHIFTAPBADDR( 32'h00000244 )
`define UMCTL2_REG_MSK_ODTMAP_RANK0_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAP_RANK0_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK0_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAP_RANK0_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAP_RANK0_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK0_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK0_RD_ODT 4
`define UMCTL2_REG_DFLT_ODTMAP_RANK0_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAP_RANK1_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK1_WR_ODT 8
`define UMCTL2_REG_DFLT_ODTMAP_RANK1_WR_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP_RANK1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {12{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK1_RD_ODT 12
`define UMCTL2_REG_DFLT_ODTMAP_RANK1_RD_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP_RANK2_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK2_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK2_WR_ODT 16
`define UMCTL2_REG_DFLT_ODTMAP_RANK2_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP_RANK2_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK2_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK2_RD_ODT 20
`define UMCTL2_REG_DFLT_ODTMAP_RANK2_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP_RANK3_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK3_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK3_WR_ODT 24
`define UMCTL2_REG_DFLT_ODTMAP_RANK3_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP_RANK3_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAP_RANK3_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAP_RANK3_RD_ODT 28
`define UMCTL2_REG_DFLT_ODTMAP_RANK3_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define UMCTL2_REG_MSK_ODTMAP ( `UMCTL2_REG_MSK_ODTMAP_RANK0_WR_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK0_RD_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK1_WR_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK1_RD_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK2_WR_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK2_RD_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK3_WR_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK3_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAP ( 32'h0 | `UMCTL2_REG_MSK_ODTMAP_RANK0_WR_ODT | `UMCTL2_REG_MSK_ODTMAP_RANK0_RD_ODT `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ODTMAP_RANK1_WR_ODT `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_MSK_ODTMAP_RANK1_RD_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_MSK_ODTMAP_RANK2_WR_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_MSK_ODTMAP_RANK2_RD_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_MSK_ODTMAP_RANK3_WR_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_MSK_ODTMAP_RANK3_RD_ODT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAP ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAP ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK0_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK0_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAP_RANK0_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK0_RD_ODT) `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK1_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK1_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK1_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK1_RD_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK2_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK2_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK2_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK2_RD_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK3_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK3_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DFLT_ODTMAP_RANK3_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAP_RANK3_RD_ODT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAP ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAP)) : ({^(`UMCTL2_REG_DFLT_ODTMAP & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAP & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAP & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAP & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAP (28+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_1_OR_2_OR_4

// Register SCHED 
`define UMCTL2_REG_SCHED_ADDR `SHIFTAPBADDR( 32'h00000250 )
`define UMCTL2_REG_MSK_SCHED_PREFER_WRITE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_SCHED_PREFER_WRITE 1
`define UMCTL2_REG_OFFSET_SCHED_PREFER_WRITE 1
`define UMCTL2_REG_DFLT_SCHED_PREFER_WRITE 1'h0
`define UMCTL2_REG_MSK_SCHED_PAGECLOSE 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_SCHED_PAGECLOSE 1
`define UMCTL2_REG_OFFSET_SCHED_PAGECLOSE 2
`define UMCTL2_REG_DFLT_SCHED_PAGECLOSE 1'h1
`define UMCTL2_REG_MSK_SCHED_RDWR_SWITCH_POLICY_SEL 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_SCHED_RDWR_SWITCH_POLICY_SEL 1
`define UMCTL2_REG_OFFSET_SCHED_RDWR_SWITCH_POLICY_SEL 3
`define UMCTL2_REG_DFLT_SCHED_RDWR_SWITCH_POLICY_SEL 1'h1
`define UMCTL2_REG_MSK_SCHED_OPT_WRCAM_FILL_LEVEL 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_SCHED_OPT_WRCAM_FILL_LEVEL 1
`define UMCTL2_REG_OFFSET_SCHED_OPT_WRCAM_FILL_LEVEL 4
`define UMCTL2_REG_DFLT_SCHED_OPT_WRCAM_FILL_LEVEL 1'h1
`define UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_ACT 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_SCHED_DIS_OPT_NTT_BY_ACT 1
`define UMCTL2_REG_OFFSET_SCHED_DIS_OPT_NTT_BY_ACT 5
`define UMCTL2_REG_DFLT_SCHED_DIS_OPT_NTT_BY_ACT 1'h0
`define UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_PRE 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_SCHED_DIS_OPT_NTT_BY_PRE 1
`define UMCTL2_REG_OFFSET_SCHED_DIS_OPT_NTT_BY_PRE 6
`define UMCTL2_REG_DFLT_SCHED_DIS_OPT_NTT_BY_PRE 1'h0
`define UMCTL2_REG_MSK_SCHED_AUTOPRE_RMW 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_SCHED_AUTOPRE_RMW 1
`define UMCTL2_REG_OFFSET_SCHED_AUTOPRE_RMW 7
`define UMCTL2_REG_DFLT_SCHED_AUTOPRE_RMW 1'h0
`define UMCTL2_REG_MSK_SCHED_LPR_NUM_ENTRIES ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED_LPR_NUM_ENTRIES `MEMC_RDCMD_ENTRY_BITS
`define UMCTL2_REG_OFFSET_SCHED_LPR_NUM_ENTRIES 8
`define UMCTL2_REG_DFLT_SCHED_LPR_NUM_ENTRIES (`MEMC_NO_OF_ENTRY/2)
`define UMCTL2_REG_MSK_SCHED_LPDDR4_OPT_ACT_TIMING 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_SCHED_LPDDR4_OPT_ACT_TIMING 1
`define UMCTL2_REG_OFFSET_SCHED_LPDDR4_OPT_ACT_TIMING 15
`define UMCTL2_REG_DFLT_SCHED_LPDDR4_OPT_ACT_TIMING 1'h0
`define UMCTL2_REG_MSK_SCHED_GO2CRITICAL_HYSTERESIS 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_SCHED_GO2CRITICAL_HYSTERESIS 8
`define UMCTL2_REG_OFFSET_SCHED_GO2CRITICAL_HYSTERESIS 16
`define UMCTL2_REG_DFLT_SCHED_GO2CRITICAL_HYSTERESIS 8'h0
`define UMCTL2_REG_MSK_SCHED_RDWR_IDLE_GAP 32'b01111111000000000000000000000000
`define UMCTL2_REG_SIZE_SCHED_RDWR_IDLE_GAP 7
`define UMCTL2_REG_OFFSET_SCHED_RDWR_IDLE_GAP 24
`define UMCTL2_REG_DFLT_SCHED_RDWR_IDLE_GAP 7'h0
`define UMCTL2_REG_MSK_SCHED ( `UMCTL2_REG_MSK_SCHED_PREFER_WRITE | `UMCTL2_REG_MSK_SCHED_PAGECLOSE | `UMCTL2_REG_MSK_SCHED_RDWR_SWITCH_POLICY_SEL | `UMCTL2_REG_MSK_SCHED_OPT_WRCAM_FILL_LEVEL | `UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_ACT | `UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_PRE | `UMCTL2_REG_MSK_SCHED_AUTOPRE_RMW | `UMCTL2_REG_MSK_SCHED_LPR_NUM_ENTRIES | `UMCTL2_REG_MSK_SCHED_LPDDR4_OPT_ACT_TIMING | `UMCTL2_REG_MSK_SCHED_GO2CRITICAL_HYSTERESIS | `UMCTL2_REG_MSK_SCHED_RDWR_IDLE_GAP )
`define UMCTL2_REG_RWONLY_MSK_SCHED ( 32'h0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_SCHED_PREFER_WRITE `endif | `UMCTL2_REG_MSK_SCHED_PAGECLOSE `ifdef MEMC_RDWR_SWITCH_POL_SEL | `UMCTL2_REG_MSK_SCHED_RDWR_SWITCH_POLICY_SEL `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED_OPT_WRCAM_FILL_LEVEL `endif `ifdef MEMC_NTT_UPD_ACT | `UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_ACT `endif `ifdef MEMC_NTT_UPD_PRE | `UMCTL2_REG_MSK_SCHED_DIS_OPT_NTT_BY_PRE `endif `ifndef UPCTL2_EN_1 `ifdef MEMC_USE_RMW | `UMCTL2_REG_MSK_SCHED_AUTOPRE_RMW `endif `endif `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_SCHED_LPR_NUM_ENTRIES `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_MSK_SCHED_LPDDR4_OPT_ACT_TIMING `endif | `UMCTL2_REG_MSK_SCHED_GO2CRITICAL_HYSTERESIS | `UMCTL2_REG_MSK_SCHED_RDWR_IDLE_GAP  )
`define UMCTL2_REG_ONEBITRO_MSK_SCHED ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SCHED ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SCHED ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SCHED ( 32'h0  )
`define UMCTL2_REG_DFLT_SCHED ( 32'h0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_SCHED_PREFER_WRITE) << `UMCTL2_REG_OFFSET_SCHED_PREFER_WRITE) `endif | ((`UMCTL2_REG_DFLT_SCHED_PAGECLOSE) << `UMCTL2_REG_OFFSET_SCHED_PAGECLOSE) `ifdef MEMC_RDWR_SWITCH_POL_SEL | ((`UMCTL2_REG_DFLT_SCHED_RDWR_SWITCH_POLICY_SEL) << `UMCTL2_REG_OFFSET_SCHED_RDWR_SWITCH_POLICY_SEL) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED_OPT_WRCAM_FILL_LEVEL) << `UMCTL2_REG_OFFSET_SCHED_OPT_WRCAM_FILL_LEVEL) `endif `ifdef MEMC_NTT_UPD_ACT | ((`UMCTL2_REG_DFLT_SCHED_DIS_OPT_NTT_BY_ACT) << `UMCTL2_REG_OFFSET_SCHED_DIS_OPT_NTT_BY_ACT) `endif `ifdef MEMC_NTT_UPD_PRE | ((`UMCTL2_REG_DFLT_SCHED_DIS_OPT_NTT_BY_PRE) << `UMCTL2_REG_OFFSET_SCHED_DIS_OPT_NTT_BY_PRE) `endif `ifndef UPCTL2_EN_1 `ifdef MEMC_USE_RMW | ((`UMCTL2_REG_DFLT_SCHED_AUTOPRE_RMW) << `UMCTL2_REG_OFFSET_SCHED_AUTOPRE_RMW) `endif `endif `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_SCHED_LPR_NUM_ENTRIES) << `UMCTL2_REG_OFFSET_SCHED_LPR_NUM_ENTRIES) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DFLT_SCHED_LPDDR4_OPT_ACT_TIMING) << `UMCTL2_REG_OFFSET_SCHED_LPDDR4_OPT_ACT_TIMING) `endif | ((`UMCTL2_REG_DFLT_SCHED_GO2CRITICAL_HYSTERESIS) << `UMCTL2_REG_OFFSET_SCHED_GO2CRITICAL_HYSTERESIS) | ((`UMCTL2_REG_DFLT_SCHED_RDWR_IDLE_GAP) << `UMCTL2_REG_OFFSET_SCHED_RDWR_IDLE_GAP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SCHED ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SCHED)) : ({^(`UMCTL2_REG_DFLT_SCHED & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SCHED & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SCHED & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SCHED & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SCHED 31

// Register SCHED1 
`define UMCTL2_REG_SCHED1_ADDR `SHIFTAPBADDR( 32'h00000254 )
`define UMCTL2_REG_MSK_SCHED1_PAGECLOSE_TIMER 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_SCHED1_PAGECLOSE_TIMER 8
`define UMCTL2_REG_OFFSET_SCHED1_PAGECLOSE_TIMER 0
`define UMCTL2_REG_DFLT_SCHED1_PAGECLOSE_TIMER 8'h0
`define UMCTL2_REG_MSK_SCHED1_DELAY_SWITCH_WRITE 32'b00000000000000001111000000000000
`define UMCTL2_REG_SIZE_SCHED1_DELAY_SWITCH_WRITE 4
`define UMCTL2_REG_OFFSET_SCHED1_DELAY_SWITCH_WRITE 12
`define UMCTL2_REG_DFLT_SCHED1_DELAY_SWITCH_WRITE 4'h2
`define UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR 32'b00000000000001110000000000000000
`define UMCTL2_REG_SIZE_SCHED1_VISIBLE_WINDOW_LIMIT_WR 3
`define UMCTL2_REG_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_WR 16
`define UMCTL2_REG_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_WR 3'h0
`define UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD 32'b00000000011100000000000000000000
`define UMCTL2_REG_SIZE_SCHED1_VISIBLE_WINDOW_LIMIT_RD 3
`define UMCTL2_REG_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_RD 20
`define UMCTL2_REG_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_RD 3'h0
`define UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_WR 32'b00000111000000000000000000000000
`define UMCTL2_REG_SIZE_SCHED1_PAGE_HIT_LIMIT_WR 3
`define UMCTL2_REG_OFFSET_SCHED1_PAGE_HIT_LIMIT_WR 24
`define UMCTL2_REG_DFLT_SCHED1_PAGE_HIT_LIMIT_WR 3'h0
`define UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_RD 32'b01110000000000000000000000000000
`define UMCTL2_REG_SIZE_SCHED1_PAGE_HIT_LIMIT_RD 3
`define UMCTL2_REG_OFFSET_SCHED1_PAGE_HIT_LIMIT_RD 28
`define UMCTL2_REG_DFLT_SCHED1_PAGE_HIT_LIMIT_RD 3'h0
`define UMCTL2_REG_MSK_SCHED1 ( `UMCTL2_REG_MSK_SCHED1_PAGECLOSE_TIMER | `UMCTL2_REG_MSK_SCHED1_DELAY_SWITCH_WRITE | `UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR | `UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD | `UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_WR | `UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_RD )
`define UMCTL2_REG_RWONLY_MSK_SCHED1 ( 32'h0 | `UMCTL2_REG_MSK_SCHED1_PAGECLOSE_TIMER `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED1_DELAY_SWITCH_WRITE `endif `ifdef MEMC_ENH_CAM_PTR `ifdef UMCTL2_VPW_EN | `UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR `endif `endif `ifdef MEMC_ENH_CAM_PTR `ifdef UMCTL2_VPR_EN | `UMCTL2_REG_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD `endif `endif `ifdef MEMC_ENH_CAM_PTR | `UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_WR `endif `ifdef MEMC_ENH_CAM_PTR | `UMCTL2_REG_MSK_SCHED1_PAGE_HIT_LIMIT_RD `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SCHED1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SCHED1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SCHED1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SCHED1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SCHED1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SCHED1_PAGECLOSE_TIMER) << `UMCTL2_REG_OFFSET_SCHED1_PAGECLOSE_TIMER) `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED1_DELAY_SWITCH_WRITE) << `UMCTL2_REG_OFFSET_SCHED1_DELAY_SWITCH_WRITE) `endif `ifdef MEMC_ENH_CAM_PTR `ifdef UMCTL2_VPW_EN | ((`UMCTL2_REG_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_WR) << `UMCTL2_REG_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_WR) `endif `endif `ifdef MEMC_ENH_CAM_PTR `ifdef UMCTL2_VPR_EN | ((`UMCTL2_REG_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_RD) << `UMCTL2_REG_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_RD) `endif `endif `ifdef MEMC_ENH_CAM_PTR | ((`UMCTL2_REG_DFLT_SCHED1_PAGE_HIT_LIMIT_WR) << `UMCTL2_REG_OFFSET_SCHED1_PAGE_HIT_LIMIT_WR) `endif `ifdef MEMC_ENH_CAM_PTR | ((`UMCTL2_REG_DFLT_SCHED1_PAGE_HIT_LIMIT_RD) << `UMCTL2_REG_OFFSET_SCHED1_PAGE_HIT_LIMIT_RD) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SCHED1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SCHED1)) : ({^(`UMCTL2_REG_DFLT_SCHED1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SCHED1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SCHED1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SCHED1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SCHED1 31

`ifdef UMCTL2_DYN_BSM
// Register SCHED2 
`define UMCTL2_REG_SCHED2_ADDR `SHIFTAPBADDR( 32'h00000258 )
`define UMCTL2_REG_MSK_SCHED2_DYN_BSM_MODE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SCHED2_DYN_BSM_MODE 1
`define UMCTL2_REG_OFFSET_SCHED2_DYN_BSM_MODE 0
`define UMCTL2_REG_DFLT_SCHED2_DYN_BSM_MODE 1'h1
`define UMCTL2_REG_MSK_SCHED2_DEALLOC_BSM_THR ( 32'hFFFFFFFF & { {`UMCTL2_BSM_BITS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED2_DEALLOC_BSM_THR `UMCTL2_BSM_BITS
`define UMCTL2_REG_OFFSET_SCHED2_DEALLOC_BSM_THR 8
`define UMCTL2_REG_DFLT_SCHED2_DEALLOC_BSM_THR ((`UMCTL2_NUM_BSM*15)>>4)
`define UMCTL2_REG_MSK_SCHED2_DEALLOC_NUM_BSM_M1 ( 32'hFFFFFFFF & { {`UMCTL2_BSM_BITS-2{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED2_DEALLOC_NUM_BSM_M1 `UMCTL2_BSM_BITS-2
`define UMCTL2_REG_OFFSET_SCHED2_DEALLOC_NUM_BSM_M1 16
`define UMCTL2_REG_DFLT_SCHED2_DEALLOC_NUM_BSM_M1 (`UMCTL2_NUM_BSM>>4)
`define UMCTL2_REG_MSK_SCHED2 ( `UMCTL2_REG_MSK_SCHED2_DYN_BSM_MODE | `UMCTL2_REG_MSK_SCHED2_DEALLOC_BSM_THR | `UMCTL2_REG_MSK_SCHED2_DEALLOC_NUM_BSM_M1 )
`define UMCTL2_REG_RWONLY_MSK_SCHED2 ( 32'h0 `ifdef UMCTL2_DYN_BSM | `UMCTL2_REG_MSK_SCHED2_DYN_BSM_MODE `endif `ifdef UMCTL2_DYN_BSM | `UMCTL2_REG_MSK_SCHED2_DEALLOC_BSM_THR `endif `ifdef UMCTL2_DYN_BSM | `UMCTL2_REG_MSK_SCHED2_DEALLOC_NUM_BSM_M1 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SCHED2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SCHED2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SCHED2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SCHED2 ( 32'h0  )
`define UMCTL2_REG_DFLT_SCHED2 ( 32'h0 `ifdef UMCTL2_DYN_BSM | ((`UMCTL2_REG_DFLT_SCHED2_DYN_BSM_MODE) << `UMCTL2_REG_OFFSET_SCHED2_DYN_BSM_MODE) `endif `ifdef UMCTL2_DYN_BSM | ((`UMCTL2_REG_DFLT_SCHED2_DEALLOC_BSM_THR) << `UMCTL2_REG_OFFSET_SCHED2_DEALLOC_BSM_THR) `endif `ifdef UMCTL2_DYN_BSM | ((`UMCTL2_REG_DFLT_SCHED2_DEALLOC_NUM_BSM_M1) << `UMCTL2_REG_OFFSET_SCHED2_DEALLOC_NUM_BSM_M1) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SCHED2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SCHED2)) : ({^(`UMCTL2_REG_DFLT_SCHED2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SCHED2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SCHED2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SCHED2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SCHED2 (16+`UMCTL2_BSM_BITS-2)
`endif //UMCTL2_DYN_BSM

`ifndef UPCTL2_EN_1
// Register PERFHPR1 
`define UMCTL2_REG_PERFHPR1_ADDR `SHIFTAPBADDR( 32'h0000025c )
`define UMCTL2_REG_MSK_PERFHPR1_HPR_MAX_STARVE 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_PERFHPR1_HPR_MAX_STARVE 16
`define UMCTL2_REG_OFFSET_PERFHPR1_HPR_MAX_STARVE 0
`define UMCTL2_REG_DFLT_PERFHPR1_HPR_MAX_STARVE 16'h1
`define UMCTL2_REG_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_PERFHPR1_HPR_XACT_RUN_LENGTH 8
`define UMCTL2_REG_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH 24
`define UMCTL2_REG_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH 8'hf
`define UMCTL2_REG_MSK_PERFHPR1 ( `UMCTL2_REG_MSK_PERFHPR1_HPR_MAX_STARVE | `UMCTL2_REG_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH )
`define UMCTL2_REG_RWONLY_MSK_PERFHPR1 ( 32'h0 | `UMCTL2_REG_MSK_PERFHPR1_HPR_MAX_STARVE | `UMCTL2_REG_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH  )
`define UMCTL2_REG_ONEBITRO_MSK_PERFHPR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PERFHPR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PERFHPR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PERFHPR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PERFHPR1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PERFHPR1_HPR_MAX_STARVE) << `UMCTL2_REG_OFFSET_PERFHPR1_HPR_MAX_STARVE) | ((`UMCTL2_REG_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH) << `UMCTL2_REG_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PERFHPR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PERFHPR1)) : ({^(`UMCTL2_REG_DFLT_PERFHPR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PERFHPR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PERFHPR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PERFHPR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PERFHPR1 32
`endif //UPCTL2_EN_1

// Register PERFLPR1 
`define UMCTL2_REG_PERFLPR1_ADDR `SHIFTAPBADDR( 32'h00000264 )
`define UMCTL2_REG_MSK_PERFLPR1_LPR_MAX_STARVE 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_PERFLPR1_LPR_MAX_STARVE 16
`define UMCTL2_REG_OFFSET_PERFLPR1_LPR_MAX_STARVE 0
`define UMCTL2_REG_DFLT_PERFLPR1_LPR_MAX_STARVE 16'h7f
`define UMCTL2_REG_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_PERFLPR1_LPR_XACT_RUN_LENGTH 8
`define UMCTL2_REG_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH 24
`define UMCTL2_REG_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH 8'hf
`define UMCTL2_REG_MSK_PERFLPR1 ( `UMCTL2_REG_MSK_PERFLPR1_LPR_MAX_STARVE | `UMCTL2_REG_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH )
`define UMCTL2_REG_RWONLY_MSK_PERFLPR1 ( 32'h0 | `UMCTL2_REG_MSK_PERFLPR1_LPR_MAX_STARVE | `UMCTL2_REG_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH  )
`define UMCTL2_REG_ONEBITRO_MSK_PERFLPR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PERFLPR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PERFLPR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PERFLPR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PERFLPR1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PERFLPR1_LPR_MAX_STARVE) << `UMCTL2_REG_OFFSET_PERFLPR1_LPR_MAX_STARVE) | ((`UMCTL2_REG_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH) << `UMCTL2_REG_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PERFLPR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PERFLPR1)) : ({^(`UMCTL2_REG_DFLT_PERFLPR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PERFLPR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PERFLPR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PERFLPR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PERFLPR1 32

// Register PERFWR1 
`define UMCTL2_REG_PERFWR1_ADDR `SHIFTAPBADDR( 32'h0000026c )
`define UMCTL2_REG_MSK_PERFWR1_W_MAX_STARVE 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_PERFWR1_W_MAX_STARVE 16
`define UMCTL2_REG_OFFSET_PERFWR1_W_MAX_STARVE 0
`define UMCTL2_REG_DFLT_PERFWR1_W_MAX_STARVE 16'h7f
`define UMCTL2_REG_MSK_PERFWR1_W_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_PERFWR1_W_XACT_RUN_LENGTH 8
`define UMCTL2_REG_OFFSET_PERFWR1_W_XACT_RUN_LENGTH 24
`define UMCTL2_REG_DFLT_PERFWR1_W_XACT_RUN_LENGTH 8'hf
`define UMCTL2_REG_MSK_PERFWR1 ( `UMCTL2_REG_MSK_PERFWR1_W_MAX_STARVE | `UMCTL2_REG_MSK_PERFWR1_W_XACT_RUN_LENGTH )
`define UMCTL2_REG_RWONLY_MSK_PERFWR1 ( 32'h0 | `UMCTL2_REG_MSK_PERFWR1_W_MAX_STARVE | `UMCTL2_REG_MSK_PERFWR1_W_XACT_RUN_LENGTH  )
`define UMCTL2_REG_ONEBITRO_MSK_PERFWR1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PERFWR1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PERFWR1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PERFWR1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PERFWR1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PERFWR1_W_MAX_STARVE) << `UMCTL2_REG_OFFSET_PERFWR1_W_MAX_STARVE) | ((`UMCTL2_REG_DFLT_PERFWR1_W_XACT_RUN_LENGTH) << `UMCTL2_REG_OFFSET_PERFWR1_W_XACT_RUN_LENGTH)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PERFWR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PERFWR1)) : ({^(`UMCTL2_REG_DFLT_PERFWR1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PERFWR1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PERFWR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PERFWR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PERFWR1 32

`ifdef MEMC_ENH_RDWR_SWITCH
// Register SCHED3 
`define UMCTL2_REG_SCHED3_ADDR `SHIFTAPBADDR( 32'h00000270 )
`define UMCTL2_REG_MSK_SCHED3_WRCAM_LOWTHRESH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS{1'b1}})
`define UMCTL2_REG_SIZE_SCHED3_WRCAM_LOWTHRESH `MEMC_WRCMD_ENTRY_BITS
`define UMCTL2_REG_OFFSET_SCHED3_WRCAM_LOWTHRESH 0
`define UMCTL2_REG_DFLT_SCHED3_WRCAM_LOWTHRESH ('h8)
`define UMCTL2_REG_MSK_SCHED3_WRCAM_HIGHTHRESH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED3_WRCAM_HIGHTHRESH `MEMC_WRCMD_ENTRY_BITS
`define UMCTL2_REG_OFFSET_SCHED3_WRCAM_HIGHTHRESH 8
`define UMCTL2_REG_DFLT_SCHED3_WRCAM_HIGHTHRESH ('h2)
`define UMCTL2_REG_MSK_SCHED3_WR_PGHIT_NUM_THRESH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED3_WR_PGHIT_NUM_THRESH `MEMC_WRCMD_ENTRY_BITS
`define UMCTL2_REG_OFFSET_SCHED3_WR_PGHIT_NUM_THRESH 16
`define UMCTL2_REG_DFLT_SCHED3_WR_PGHIT_NUM_THRESH ('h4)
`define UMCTL2_REG_MSK_SCHED3_RD_PGHIT_NUM_THRESH ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_SCHED3_RD_PGHIT_NUM_THRESH `MEMC_RDCMD_ENTRY_BITS
`define UMCTL2_REG_OFFSET_SCHED3_RD_PGHIT_NUM_THRESH 24
`define UMCTL2_REG_DFLT_SCHED3_RD_PGHIT_NUM_THRESH ('h4)
`define UMCTL2_REG_MSK_SCHED3 ( `UMCTL2_REG_MSK_SCHED3_WRCAM_LOWTHRESH | `UMCTL2_REG_MSK_SCHED3_WRCAM_HIGHTHRESH | `UMCTL2_REG_MSK_SCHED3_WR_PGHIT_NUM_THRESH | `UMCTL2_REG_MSK_SCHED3_RD_PGHIT_NUM_THRESH )
`define UMCTL2_REG_RWONLY_MSK_SCHED3 ( 32'h0 `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED3_WRCAM_LOWTHRESH `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED3_WRCAM_HIGHTHRESH `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED3_WR_PGHIT_NUM_THRESH `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED3_RD_PGHIT_NUM_THRESH `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SCHED3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SCHED3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SCHED3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SCHED3 ( 32'h0  )
`define UMCTL2_REG_DFLT_SCHED3 ( 32'h0 `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED3_WRCAM_LOWTHRESH) << `UMCTL2_REG_OFFSET_SCHED3_WRCAM_LOWTHRESH) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED3_WRCAM_HIGHTHRESH) << `UMCTL2_REG_OFFSET_SCHED3_WRCAM_HIGHTHRESH) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED3_WR_PGHIT_NUM_THRESH) << `UMCTL2_REG_OFFSET_SCHED3_WR_PGHIT_NUM_THRESH) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED3_RD_PGHIT_NUM_THRESH) << `UMCTL2_REG_OFFSET_SCHED3_RD_PGHIT_NUM_THRESH) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SCHED3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SCHED3)) : ({^(`UMCTL2_REG_DFLT_SCHED3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SCHED3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SCHED3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SCHED3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SCHED3 (24+`MEMC_RDCMD_ENTRY_BITS)
`endif //MEMC_ENH_RDWR_SWITCH

`ifdef MEMC_ENH_RDWR_SWITCH
// Register SCHED4 
`define UMCTL2_REG_SCHED4_ADDR `SHIFTAPBADDR( 32'h00000274 )
`define UMCTL2_REG_MSK_SCHED4_RD_ACT_IDLE_GAP 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_SCHED4_RD_ACT_IDLE_GAP 8
`define UMCTL2_REG_OFFSET_SCHED4_RD_ACT_IDLE_GAP 0
`define UMCTL2_REG_DFLT_SCHED4_RD_ACT_IDLE_GAP 8'h10
`define UMCTL2_REG_MSK_SCHED4_WR_ACT_IDLE_GAP 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_SCHED4_WR_ACT_IDLE_GAP 8
`define UMCTL2_REG_OFFSET_SCHED4_WR_ACT_IDLE_GAP 8
`define UMCTL2_REG_DFLT_SCHED4_WR_ACT_IDLE_GAP 8'h8
`define UMCTL2_REG_MSK_SCHED4_RD_PAGE_EXP_CYCLES 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_SCHED4_RD_PAGE_EXP_CYCLES 8
`define UMCTL2_REG_OFFSET_SCHED4_RD_PAGE_EXP_CYCLES 16
`define UMCTL2_REG_DFLT_SCHED4_RD_PAGE_EXP_CYCLES 8'h40
`define UMCTL2_REG_MSK_SCHED4_WR_PAGE_EXP_CYCLES 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_SCHED4_WR_PAGE_EXP_CYCLES 8
`define UMCTL2_REG_OFFSET_SCHED4_WR_PAGE_EXP_CYCLES 24
`define UMCTL2_REG_DFLT_SCHED4_WR_PAGE_EXP_CYCLES 8'h8
`define UMCTL2_REG_MSK_SCHED4 ( `UMCTL2_REG_MSK_SCHED4_RD_ACT_IDLE_GAP | `UMCTL2_REG_MSK_SCHED4_WR_ACT_IDLE_GAP | `UMCTL2_REG_MSK_SCHED4_RD_PAGE_EXP_CYCLES | `UMCTL2_REG_MSK_SCHED4_WR_PAGE_EXP_CYCLES )
`define UMCTL2_REG_RWONLY_MSK_SCHED4 ( 32'h0 `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED4_RD_ACT_IDLE_GAP `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED4_WR_ACT_IDLE_GAP `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED4_RD_PAGE_EXP_CYCLES `endif `ifdef MEMC_ENH_RDWR_SWITCH | `UMCTL2_REG_MSK_SCHED4_WR_PAGE_EXP_CYCLES `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SCHED4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SCHED4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SCHED4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SCHED4 ( 32'h0  )
`define UMCTL2_REG_DFLT_SCHED4 ( 32'h0 `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED4_RD_ACT_IDLE_GAP) << `UMCTL2_REG_OFFSET_SCHED4_RD_ACT_IDLE_GAP) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED4_WR_ACT_IDLE_GAP) << `UMCTL2_REG_OFFSET_SCHED4_WR_ACT_IDLE_GAP) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED4_RD_PAGE_EXP_CYCLES) << `UMCTL2_REG_OFFSET_SCHED4_RD_PAGE_EXP_CYCLES) `endif `ifdef MEMC_ENH_RDWR_SWITCH | ((`UMCTL2_REG_DFLT_SCHED4_WR_PAGE_EXP_CYCLES) << `UMCTL2_REG_OFFSET_SCHED4_WR_PAGE_EXP_CYCLES) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SCHED4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SCHED4)) : ({^(`UMCTL2_REG_DFLT_SCHED4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SCHED4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SCHED4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SCHED4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SCHED4 32
`endif //MEMC_ENH_RDWR_SWITCH

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
// Register DQMAP0 
`define UMCTL2_REG_DQMAP0_ADDR `SHIFTAPBADDR( 32'h00000280 )
`define UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_0_3 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DQMAP0_DQ_NIBBLE_MAP_0_3 8
`define UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_0_3 0
`define UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_0_3 8'h0
`define UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_4_7 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_DQMAP0_DQ_NIBBLE_MAP_4_7 8
`define UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_4_7 8
`define UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_4_7 8'h0
`define UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_8_11 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DQMAP0_DQ_NIBBLE_MAP_8_11 8
`define UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_8_11 16
`define UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_8_11 8'h0
`define UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_12_15 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_DQMAP0_DQ_NIBBLE_MAP_12_15 8
`define UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_12_15 24
`define UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_12_15 8'h0
`define UMCTL2_REG_MSK_DQMAP0 ( `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_0_3 | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_4_7 | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_8_11 | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_12_15 )
`define UMCTL2_REG_RWONLY_MSK_DQMAP0 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_0_3 `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_4_7 `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_15 | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_8_11 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_15 | `UMCTL2_REG_MSK_DQMAP0_DQ_NIBBLE_MAP_12_15 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP0 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | ((`UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_0_3) << `UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_0_3) `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | ((`UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_4_7) << `UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_4_7) `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_15 | ((`UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_8_11) << `UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_8_11) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_15 | ((`UMCTL2_REG_DFLT_DQMAP0_DQ_NIBBLE_MAP_12_15) << `UMCTL2_REG_OFFSET_DQMAP0_DQ_NIBBLE_MAP_12_15) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP0)) : ({^(`UMCTL2_REG_DFLT_DQMAP0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP0 32
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
`ifdef MEMC_DRAM_DATA_WIDTH_GT_23
// Register DQMAP1 
`define UMCTL2_REG_DQMAP1_ADDR `SHIFTAPBADDR( 32'h00000284 )
`define UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_16_19 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DQMAP1_DQ_NIBBLE_MAP_16_19 8
`define UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_16_19 0
`define UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_16_19 8'h0
`define UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_20_23 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_DQMAP1_DQ_NIBBLE_MAP_20_23 8
`define UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_20_23 8
`define UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_20_23 8'h0
`define UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_24_27 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DQMAP1_DQ_NIBBLE_MAP_24_27 8
`define UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_24_27 16
`define UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_24_27 8'h0
`define UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_28_31 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_DQMAP1_DQ_NIBBLE_MAP_28_31 8
`define UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_28_31 24
`define UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_28_31 8'h0
`define UMCTL2_REG_MSK_DQMAP1 ( `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_16_19 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_20_23 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_24_27 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_28_31 )
`define UMCTL2_REG_RWONLY_MSK_DQMAP1 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_23 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_16_19 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_23 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_20_23 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_31 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_24_27 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_31 | `UMCTL2_REG_MSK_DQMAP1_DQ_NIBBLE_MAP_28_31 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP1 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_23 | ((`UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_16_19) << `UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_16_19) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_23 | ((`UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_20_23) << `UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_20_23) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_31 | ((`UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_24_27) << `UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_24_27) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_31 | ((`UMCTL2_REG_DFLT_DQMAP1_DQ_NIBBLE_MAP_28_31) << `UMCTL2_REG_OFFSET_DQMAP1_DQ_NIBBLE_MAP_28_31) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP1)) : ({^(`UMCTL2_REG_DFLT_DQMAP1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP1 32
`endif //MEMC_DRAM_DATA_WIDTH_GT_23
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
`ifdef MEMC_DRAM_DATA_WIDTH_GT_39
// Register DQMAP2 
`define UMCTL2_REG_DQMAP2_ADDR `SHIFTAPBADDR( 32'h00000288 )
`define UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_32_35 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DQMAP2_DQ_NIBBLE_MAP_32_35 8
`define UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_32_35 0
`define UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_32_35 8'h0
`define UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_36_39 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_DQMAP2_DQ_NIBBLE_MAP_36_39 8
`define UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_36_39 8
`define UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_36_39 8'h0
`define UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_40_43 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DQMAP2_DQ_NIBBLE_MAP_40_43 8
`define UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_40_43 16
`define UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_40_43 8'h0
`define UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_44_47 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_DQMAP2_DQ_NIBBLE_MAP_44_47 8
`define UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_44_47 24
`define UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_44_47 8'h0
`define UMCTL2_REG_MSK_DQMAP2 ( `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_32_35 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_36_39 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_40_43 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_44_47 )
`define UMCTL2_REG_RWONLY_MSK_DQMAP2 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_39 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_32_35 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_39 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_36_39 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_47 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_40_43 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_47 | `UMCTL2_REG_MSK_DQMAP2_DQ_NIBBLE_MAP_44_47 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP2 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP2 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_39 | ((`UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_32_35) << `UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_32_35) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_39 | ((`UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_36_39) << `UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_36_39) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_47 | ((`UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_40_43) << `UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_40_43) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_47 | ((`UMCTL2_REG_DFLT_DQMAP2_DQ_NIBBLE_MAP_44_47) << `UMCTL2_REG_OFFSET_DQMAP2_DQ_NIBBLE_MAP_44_47) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP2)) : ({^(`UMCTL2_REG_DFLT_DQMAP2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP2 32
`endif //MEMC_DRAM_DATA_WIDTH_GT_39
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
`ifdef MEMC_DRAM_DATA_WIDTH_GT_55
// Register DQMAP3 
`define UMCTL2_REG_DQMAP3_ADDR `SHIFTAPBADDR( 32'h0000028c )
`define UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_48_51 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DQMAP3_DQ_NIBBLE_MAP_48_51 8
`define UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_48_51 0
`define UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_48_51 8'h0
`define UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_52_55 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_DQMAP3_DQ_NIBBLE_MAP_52_55 8
`define UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_52_55 8
`define UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_52_55 8'h0
`define UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_56_59 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_DQMAP3_DQ_NIBBLE_MAP_56_59 8
`define UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_56_59 16
`define UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_56_59 8'h0
`define UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_60_63 32'b11111111000000000000000000000000
`define UMCTL2_REG_SIZE_DQMAP3_DQ_NIBBLE_MAP_60_63 8
`define UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_60_63 24
`define UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_60_63 8'h0
`define UMCTL2_REG_MSK_DQMAP3 ( `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_48_51 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_52_55 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_56_59 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_60_63 )
`define UMCTL2_REG_RWONLY_MSK_DQMAP3 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_55 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_48_51 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_55 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_52_55 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_63 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_56_59 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_63 | `UMCTL2_REG_MSK_DQMAP3_DQ_NIBBLE_MAP_60_63 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP3 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP3 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_55 | ((`UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_48_51) << `UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_48_51) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_55 | ((`UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_52_55) << `UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_52_55) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_63 | ((`UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_56_59) << `UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_56_59) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_GT_63 | ((`UMCTL2_REG_DFLT_DQMAP3_DQ_NIBBLE_MAP_60_63) << `UMCTL2_REG_OFFSET_DQMAP3_DQ_NIBBLE_MAP_60_63) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP3)) : ({^(`UMCTL2_REG_DFLT_DQMAP3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP3 32
`endif //MEMC_DRAM_DATA_WIDTH_GT_55
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
`ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
// Register DQMAP4 
`define UMCTL2_REG_DQMAP4_ADDR `SHIFTAPBADDR( 32'h00000290 )
`define UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 8
`define UMCTL2_REG_OFFSET_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 0
`define UMCTL2_REG_DFLT_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 8'h0
`define UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 32'b00000000000000001111111100000000
`define UMCTL2_REG_SIZE_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 8
`define UMCTL2_REG_OFFSET_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 8
`define UMCTL2_REG_DFLT_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 8'h0
`define UMCTL2_REG_MSK_DQMAP4 ( `UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 | `UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 )
`define UMCTL2_REG_RWONLY_MSK_DQMAP4 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC | `UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_0_3 `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC | `UMCTL2_REG_MSK_DQMAP4_DQ_NIBBLE_MAP_CB_4_7 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP4 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP4 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC | ((`UMCTL2_REG_DFLT_DQMAP4_DQ_NIBBLE_MAP_CB_0_3) << `UMCTL2_REG_OFFSET_DQMAP4_DQ_NIBBLE_MAP_CB_0_3) `endif `endif `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING `ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC | ((`UMCTL2_REG_DFLT_DQMAP4_DQ_NIBBLE_MAP_CB_4_7) << `UMCTL2_REG_OFFSET_DQMAP4_DQ_NIBBLE_MAP_CB_4_7) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP4)) : ({^(`UMCTL2_REG_DFLT_DQMAP4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP4 16
`endif //MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_DQ_MAPPING
// Register DQMAP5 
`define UMCTL2_REG_DQMAP5_ADDR `SHIFTAPBADDR( 32'h00000294 )
`define UMCTL2_REG_MSK_DQMAP5_DIS_DQ_RANK_SWAP 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DQMAP5_DIS_DQ_RANK_SWAP 1
`define UMCTL2_REG_OFFSET_DQMAP5_DIS_DQ_RANK_SWAP 0
`define UMCTL2_REG_DFLT_DQMAP5_DIS_DQ_RANK_SWAP 1'h0
`define UMCTL2_REG_MSK_DQMAP5 `UMCTL2_REG_MSK_DQMAP5_DIS_DQ_RANK_SWAP
`define UMCTL2_REG_RWONLY_MSK_DQMAP5 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | `UMCTL2_REG_MSK_DQMAP5_DIS_DQ_RANK_SWAP `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DQMAP5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DQMAP5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DQMAP5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DQMAP5 ( 32'h0  )
`define UMCTL2_REG_DFLT_DQMAP5 ( 32'h0 `ifdef MEMC_DDR4 `ifdef UMCTL2_DQ_MAPPING | ((`UMCTL2_REG_DFLT_DQMAP5_DIS_DQ_RANK_SWAP) << `UMCTL2_REG_OFFSET_DQMAP5_DIS_DQ_RANK_SWAP) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DQMAP5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DQMAP5)) : ({^(`UMCTL2_REG_DFLT_DQMAP5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DQMAP5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DQMAP5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DQMAP5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DQMAP5 1
`endif //UMCTL2_DQ_MAPPING
`endif //MEMC_DDR4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK0 
`define UMCTL2_REG_ODTMAPK0_ADDR `SHIFTAPBADDR( 32'h000002a0 )
`define UMCTL2_REG_MSK_ODTMAPK0_K0_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK0_K0_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK0_K0_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK0_K0_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK0_K0_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK0_K0_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK0_K0_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK0_K0_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK0 ( `UMCTL2_REG_MSK_ODTMAPK0_K0_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK0_K0_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK0 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK0_K0_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK0_K0_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK0 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK0_K0_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK0_K0_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK0_K0_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK0_K0_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK0)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK0 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK1 
`define UMCTL2_REG_ODTMAPK1_ADDR `SHIFTAPBADDR( 32'h000002a4 )
`define UMCTL2_REG_MSK_ODTMAPK1_K1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK1_K1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK1_K1_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK1_K1_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK1_K1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK1_K1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK1_K1_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK1_K1_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK1 ( `UMCTL2_REG_MSK_ODTMAPK1_K1_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK1_K1_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK1 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK1_K1_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK1_K1_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK1 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK1_K1_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK1_K1_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK1_K1_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK1_K1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK1)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK1 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK2 
`define UMCTL2_REG_ODTMAPK2_ADDR `SHIFTAPBADDR( 32'h000002a8 )
`define UMCTL2_REG_MSK_ODTMAPK2_K2_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK2_K2_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK2_K2_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK2_K2_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK2_K2_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK2_K2_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK2_K2_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK2_K2_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK2 ( `UMCTL2_REG_MSK_ODTMAPK2_K2_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK2_K2_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK2 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK2_K2_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK2_K2_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK2 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK2_K2_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK2_K2_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK2_K2_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK2_K2_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK2)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK2 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK3 
`define UMCTL2_REG_ODTMAPK3_ADDR `SHIFTAPBADDR( 32'h000002ac )
`define UMCTL2_REG_MSK_ODTMAPK3_K3_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK3_K3_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK3_K3_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK3_K3_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK3_K3_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK3_K3_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK3_K3_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK3_K3_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK3 ( `UMCTL2_REG_MSK_ODTMAPK3_K3_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK3_K3_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK3 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK3_K3_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK3_K3_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK3 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK3_K3_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK3_K3_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK3_K3_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK3_K3_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK3)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK3 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK4 
`define UMCTL2_REG_ODTMAPK4_ADDR `SHIFTAPBADDR( 32'h000002b0 )
`define UMCTL2_REG_MSK_ODTMAPK4_K4_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK4_K4_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK4_K4_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK4_K4_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK4_K4_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK4_K4_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK4_K4_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK4_K4_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK4 ( `UMCTL2_REG_MSK_ODTMAPK4_K4_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK4_K4_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK4 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK4_K4_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK4_K4_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK4 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK4_K4_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK4_K4_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK4_K4_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK4_K4_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK4)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK4 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK5 
`define UMCTL2_REG_ODTMAPK5_ADDR `SHIFTAPBADDR( 32'h000002b4 )
`define UMCTL2_REG_MSK_ODTMAPK5_K5_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK5_K5_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK5_K5_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK5_K5_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK5_K5_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK5_K5_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK5_K5_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK5_K5_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK5 ( `UMCTL2_REG_MSK_ODTMAPK5_K5_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK5_K5_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK5 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK5_K5_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK5_K5_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK5 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK5_K5_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK5_K5_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK5_K5_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK5_K5_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK5)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK5 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK6 
`define UMCTL2_REG_ODTMAPK6_ADDR `SHIFTAPBADDR( 32'h000002b8 )
`define UMCTL2_REG_MSK_ODTMAPK6_K6_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK6_K6_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK6_K6_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK6_K6_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK6_K6_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK6_K6_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK6_K6_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK6_K6_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK6 ( `UMCTL2_REG_MSK_ODTMAPK6_K6_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK6_K6_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK6 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK6_K6_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK6_K6_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK6 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK6_K6_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK6_K6_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK6_K6_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK6_K6_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK6)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK6 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK7 
`define UMCTL2_REG_ODTMAPK7_ADDR `SHIFTAPBADDR( 32'h000002bc )
`define UMCTL2_REG_MSK_ODTMAPK7_K7_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK7_K7_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK7_K7_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK7_K7_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK7_K7_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK7_K7_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK7_K7_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK7_K7_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK7 ( `UMCTL2_REG_MSK_ODTMAPK7_K7_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK7_K7_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK7 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK7_K7_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK7_K7_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK7 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK7_K7_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK7_K7_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK7_K7_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK7_K7_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK7)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK7 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK8 
`define UMCTL2_REG_ODTMAPK8_ADDR `SHIFTAPBADDR( 32'h000002c0 )
`define UMCTL2_REG_MSK_ODTMAPK8_K8_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK8_K8_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK8_K8_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK8_K8_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK8_K8_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK8_K8_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK8_K8_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK8_K8_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK8 ( `UMCTL2_REG_MSK_ODTMAPK8_K8_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK8_K8_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK8 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK8_K8_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK8_K8_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK8 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK8_K8_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK8_K8_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK8_K8_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK8_K8_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK8)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK8 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK9 
`define UMCTL2_REG_ODTMAPK9_ADDR `SHIFTAPBADDR( 32'h000002c4 )
`define UMCTL2_REG_MSK_ODTMAPK9_K9_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK9_K9_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK9_K9_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK9_K9_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK9_K9_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK9_K9_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK9_K9_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK9_K9_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK9 ( `UMCTL2_REG_MSK_ODTMAPK9_K9_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK9_K9_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK9 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK9_K9_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK9_K9_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK9 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK9_K9_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK9_K9_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK9_K9_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK9_K9_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK9)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK9 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK10 
`define UMCTL2_REG_ODTMAPK10_ADDR `SHIFTAPBADDR( 32'h000002c8 )
`define UMCTL2_REG_MSK_ODTMAPK10_K10_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK10_K10_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK10_K10_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK10_K10_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK10_K10_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK10_K10_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK10_K10_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK10_K10_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK10 ( `UMCTL2_REG_MSK_ODTMAPK10_K10_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK10_K10_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK10 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK10_K10_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK10_K10_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK10 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK10_K10_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK10_K10_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK10_K10_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK10_K10_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK10)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK10 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK11 
`define UMCTL2_REG_ODTMAPK11_ADDR `SHIFTAPBADDR( 32'h000002cc )
`define UMCTL2_REG_MSK_ODTMAPK11_K11_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK11_K11_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK11_K11_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK11_K11_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK11_K11_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK11_K11_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK11_K11_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK11_K11_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK11 ( `UMCTL2_REG_MSK_ODTMAPK11_K11_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK11_K11_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK11 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK11_K11_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK11_K11_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK11 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK11_K11_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK11_K11_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK11_K11_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK11_K11_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK11)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK11 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK12 
`define UMCTL2_REG_ODTMAPK12_ADDR `SHIFTAPBADDR( 32'h000002d0 )
`define UMCTL2_REG_MSK_ODTMAPK12_K12_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK12_K12_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK12_K12_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK12_K12_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK12_K12_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK12_K12_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK12_K12_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK12_K12_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK12 ( `UMCTL2_REG_MSK_ODTMAPK12_K12_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK12_K12_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK12 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK12_K12_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK12_K12_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK12 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK12_K12_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK12_K12_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK12_K12_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK12_K12_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK12)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK12 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK13 
`define UMCTL2_REG_ODTMAPK13_ADDR `SHIFTAPBADDR( 32'h000002d4 )
`define UMCTL2_REG_MSK_ODTMAPK13_K13_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK13_K13_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK13_K13_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK13_K13_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK13_K13_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK13_K13_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK13_K13_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK13_K13_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK13 ( `UMCTL2_REG_MSK_ODTMAPK13_K13_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK13_K13_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK13 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK13_K13_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK13_K13_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK13 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK13_K13_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK13_K13_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK13_K13_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK13_K13_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK13)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK13 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK14 
`define UMCTL2_REG_ODTMAPK14_ADDR `SHIFTAPBADDR( 32'h000002d8 )
`define UMCTL2_REG_MSK_ODTMAPK14_K14_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK14_K14_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK14_K14_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK14_K14_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK14_K14_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK14_K14_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK14_K14_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK14_K14_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK14 ( `UMCTL2_REG_MSK_ODTMAPK14_K14_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK14_K14_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK14 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK14_K14_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK14_K14_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK14 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK14_K14_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK14_K14_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK14_K14_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK14_K14_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK14)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK14 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK15 
`define UMCTL2_REG_ODTMAPK15_ADDR `SHIFTAPBADDR( 32'h000002dc )
`define UMCTL2_REG_MSK_ODTMAPK15_K15_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_SIZE_ODTMAPK15_K15_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK15_K15_WR_ODT 0
`define UMCTL2_REG_DFLT_ODTMAPK15_K15_WR_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK15_K15_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_ODTMAPK15_K15_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_OFFSET_ODTMAPK15_K15_RD_ODT 16
`define UMCTL2_REG_DFLT_ODTMAPK15_K15_RD_ODT ('h1)
`define UMCTL2_REG_MSK_ODTMAPK15 ( `UMCTL2_REG_MSK_ODTMAPK15_K15_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK15_K15_RD_ODT )
`define UMCTL2_REG_RWONLY_MSK_ODTMAPK15 ( 32'h0 | `UMCTL2_REG_MSK_ODTMAPK15_K15_WR_ODT | `UMCTL2_REG_MSK_ODTMAPK15_K15_RD_ODT  )
`define UMCTL2_REG_ONEBITRO_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ODTMAPK15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_DFLT_ODTMAPK15 ( 32'h0 | ((`UMCTL2_REG_DFLT_ODTMAPK15_K15_WR_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK15_K15_WR_ODT) | ((`UMCTL2_REG_DFLT_ODTMAPK15_K15_RD_ODT) << `UMCTL2_REG_OFFSET_ODTMAPK15_K15_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ODTMAPK15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ODTMAPK15)) : ({^(`UMCTL2_REG_DFLT_ODTMAPK15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ODTMAPK15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ODTMAPK15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ODTMAPK15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ODTMAPK15 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

// Register DBG0 
`define UMCTL2_REG_DBG0_ADDR `SHIFTAPBADDR( 32'h00000300 )
`define UMCTL2_REG_MSK_DBG0_DIS_WC 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DBG0_DIS_WC 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_WC 0
`define UMCTL2_REG_DFLT_DBG0_DIS_WC (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_DBG0_DIS_RD_BYPASS 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DBG0_DIS_RD_BYPASS 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_RD_BYPASS 1
`define UMCTL2_REG_DFLT_DBG0_DIS_RD_BYPASS 1'h0
`define UMCTL2_REG_MSK_DBG0_DIS_ACT_BYPASS 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DBG0_DIS_ACT_BYPASS 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_ACT_BYPASS 2
`define UMCTL2_REG_DFLT_DBG0_DIS_ACT_BYPASS 1'h0
`define UMCTL2_REG_MSK_DBG0_DIS_COLLISION_PAGE_OPT 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_DBG0_DIS_COLLISION_PAGE_OPT 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_COLLISION_PAGE_OPT 4
`define UMCTL2_REG_DFLT_DBG0_DIS_COLLISION_PAGE_OPT 1'h0
`define UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_RD_OPT 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_DBG0_DIS_MAX_RANK_RD_OPT 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_MAX_RANK_RD_OPT 6
`define UMCTL2_REG_DFLT_DBG0_DIS_MAX_RANK_RD_OPT 1'h0
`define UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_WR_OPT 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_DBG0_DIS_MAX_RANK_WR_OPT 1
`define UMCTL2_REG_OFFSET_DBG0_DIS_MAX_RANK_WR_OPT 7
`define UMCTL2_REG_DFLT_DBG0_DIS_MAX_RANK_WR_OPT 1'h0
`define UMCTL2_REG_MSK_DBG0 ( `UMCTL2_REG_MSK_DBG0_DIS_WC | `UMCTL2_REG_MSK_DBG0_DIS_RD_BYPASS | `UMCTL2_REG_MSK_DBG0_DIS_ACT_BYPASS | `UMCTL2_REG_MSK_DBG0_DIS_COLLISION_PAGE_OPT | `UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_RD_OPT | `UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_WR_OPT )
`define UMCTL2_REG_RWONLY_MSK_DBG0 ( 32'h0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_DBG0_DIS_WC `endif `ifdef MEMC_BYPASS | `UMCTL2_REG_MSK_DBG0_DIS_RD_BYPASS `endif `ifdef MEMC_BYPASS | `UMCTL2_REG_MSK_DBG0_DIS_ACT_BYPASS `endif | `UMCTL2_REG_MSK_DBG0_DIS_COLLISION_PAGE_OPT `ifdef MEMC_NUM_RANKS_GT_1_OR_UMCTL2_CID_WIDTH_GT_0 | `UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_RD_OPT `endif `ifdef MEMC_NUM_RANKS_GT_1_OR_UMCTL2_CID_WIDTH_GT_0 | `UMCTL2_REG_MSK_DBG0_DIS_MAX_RANK_WR_OPT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DBG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBG0 ( 32'h0  )
`define UMCTL2_REG_DFLT_DBG0 ( 32'h0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_DBG0_DIS_WC) << `UMCTL2_REG_OFFSET_DBG0_DIS_WC) `endif `ifdef MEMC_BYPASS | ((`UMCTL2_REG_DFLT_DBG0_DIS_RD_BYPASS) << `UMCTL2_REG_OFFSET_DBG0_DIS_RD_BYPASS) `endif `ifdef MEMC_BYPASS | ((`UMCTL2_REG_DFLT_DBG0_DIS_ACT_BYPASS) << `UMCTL2_REG_OFFSET_DBG0_DIS_ACT_BYPASS) `endif | ((`UMCTL2_REG_DFLT_DBG0_DIS_COLLISION_PAGE_OPT) << `UMCTL2_REG_OFFSET_DBG0_DIS_COLLISION_PAGE_OPT) `ifdef MEMC_NUM_RANKS_GT_1_OR_UMCTL2_CID_WIDTH_GT_0 | ((`UMCTL2_REG_DFLT_DBG0_DIS_MAX_RANK_RD_OPT) << `UMCTL2_REG_OFFSET_DBG0_DIS_MAX_RANK_RD_OPT) `endif `ifdef MEMC_NUM_RANKS_GT_1_OR_UMCTL2_CID_WIDTH_GT_0 | ((`UMCTL2_REG_DFLT_DBG0_DIS_MAX_RANK_WR_OPT) << `UMCTL2_REG_OFFSET_DBG0_DIS_MAX_RANK_WR_OPT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBG0)) : ({^(`UMCTL2_REG_DFLT_DBG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBG0 8

// Register DBG1 
`define UMCTL2_REG_DBG1_ADDR `SHIFTAPBADDR( 32'h00000304 )
`define UMCTL2_REG_MSK_DBG1_DIS_DQ 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DBG1_DIS_DQ 1
`define UMCTL2_REG_OFFSET_DBG1_DIS_DQ 0
`define UMCTL2_REG_DFLT_DBG1_DIS_DQ 1'h0
`define UMCTL2_REG_MSK_DBG1_DIS_HIF 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DBG1_DIS_HIF 1
`define UMCTL2_REG_OFFSET_DBG1_DIS_HIF 1
`define UMCTL2_REG_DFLT_DBG1_DIS_HIF 1'h0
`define UMCTL2_REG_MSK_DBG1 ( `UMCTL2_REG_MSK_DBG1_DIS_DQ | `UMCTL2_REG_MSK_DBG1_DIS_HIF )
`define UMCTL2_REG_RWONLY_MSK_DBG1 ( 32'h0 | `UMCTL2_REG_MSK_DBG1_DIS_DQ | `UMCTL2_REG_MSK_DBG1_DIS_HIF  )
`define UMCTL2_REG_ONEBITRO_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DBG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DBG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_DBG1_DIS_DQ) << `UMCTL2_REG_OFFSET_DBG1_DIS_DQ) | ((`UMCTL2_REG_DFLT_DBG1_DIS_HIF) << `UMCTL2_REG_OFFSET_DBG1_DIS_HIF)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBG1)) : ({^(`UMCTL2_REG_DFLT_DBG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBG1 2

// Register DBGCAM 
`define UMCTL2_REG_DBGCAM_ADDR `SHIFTAPBADDR( 32'h00000308 )
`define UMCTL2_REG_MSK_DBGCAM_DBG_HPR_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}})
`define UMCTL2_REG_SIZE_DBGCAM_DBG_HPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_HPR_Q_DEPTH 0
`define UMCTL2_REG_DFLT_DBGCAM_DBG_HPR_Q_DEPTH ('h0)
`define UMCTL2_REG_MSK_DBGCAM_DBG_LPR_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_DBGCAM_DBG_LPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_LPR_Q_DEPTH 8
`define UMCTL2_REG_DFLT_DBGCAM_DBG_LPR_Q_DEPTH ('h0)
`define UMCTL2_REG_MSK_DBGCAM_DBG_W_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_DBGCAM_DBG_W_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_W_Q_DEPTH 16
`define UMCTL2_REG_DFLT_DBGCAM_DBG_W_Q_DEPTH ('h0)
`define UMCTL2_REG_MSK_DBGCAM_DBG_STALL 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_DBG_STALL 1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL 24
`define UMCTL2_REG_DFLT_DBGCAM_DBG_STALL 1'h0
`define UMCTL2_REG_MSK_DBGCAM_DBG_RD_Q_EMPTY 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_DBG_RD_Q_EMPTY 1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_RD_Q_EMPTY 25
`define UMCTL2_REG_DFLT_DBGCAM_DBG_RD_Q_EMPTY 1'h0
`define UMCTL2_REG_MSK_DBGCAM_DBG_WR_Q_EMPTY 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_DBG_WR_Q_EMPTY 1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_WR_Q_EMPTY 26
`define UMCTL2_REG_DFLT_DBGCAM_DBG_WR_Q_EMPTY 1'h0
`define UMCTL2_REG_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_RD_DATA_PIPELINE_EMPTY 1
`define UMCTL2_REG_OFFSET_DBGCAM_RD_DATA_PIPELINE_EMPTY 28
`define UMCTL2_REG_DFLT_DBGCAM_RD_DATA_PIPELINE_EMPTY 1'h0
`define UMCTL2_REG_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_WR_DATA_PIPELINE_EMPTY 1
`define UMCTL2_REG_OFFSET_DBGCAM_WR_DATA_PIPELINE_EMPTY 29
`define UMCTL2_REG_DFLT_DBGCAM_WR_DATA_PIPELINE_EMPTY 1'h0
`define UMCTL2_REG_MSK_DBGCAM_DBG_STALL_WR 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_DBG_STALL_WR 1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL_WR 30
`define UMCTL2_REG_DFLT_DBGCAM_DBG_STALL_WR 1'h0
`define UMCTL2_REG_MSK_DBGCAM_DBG_STALL_RD 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCAM_DBG_STALL_RD 1
`define UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL_RD 31
`define UMCTL2_REG_DFLT_DBGCAM_DBG_STALL_RD 1'h0
`define UMCTL2_REG_MSK_DBGCAM ( `UMCTL2_REG_MSK_DBGCAM_DBG_HPR_Q_DEPTH | `UMCTL2_REG_MSK_DBGCAM_DBG_LPR_Q_DEPTH | `UMCTL2_REG_MSK_DBGCAM_DBG_W_Q_DEPTH | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL | `UMCTL2_REG_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_WR | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_RD )
`define UMCTL2_REG_RWONLY_MSK_DBGCAM ( 32'h0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_HPR_Q_DEPTH `endif | `UMCTL2_REG_MSK_DBGCAM_DBG_LPR_Q_DEPTH | `UMCTL2_REG_MSK_DBGCAM_DBG_W_Q_DEPTH `ifndef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL `endif | `UMCTL2_REG_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_WR `endif `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_RD `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBGCAM ( 32'h0 `ifndef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL `endif | `UMCTL2_REG_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_WR `endif `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_MSK_DBGCAM_DBG_STALL_RD `endif  )
`define UMCTL2_REG_COMPANION_MSK_DBGCAM ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBGCAM ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBGCAM ( 32'h0  )
`define UMCTL2_REG_DFLT_DBGCAM ( 32'h0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_HPR_Q_DEPTH) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_HPR_Q_DEPTH) `endif | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_LPR_Q_DEPTH) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_LPR_Q_DEPTH) | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_W_Q_DEPTH) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_W_Q_DEPTH) `ifndef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_STALL) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL) `endif | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_RD_Q_EMPTY) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_RD_Q_EMPTY) | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_WR_Q_EMPTY) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_WR_Q_EMPTY) | ((`UMCTL2_REG_DFLT_DBGCAM_RD_DATA_PIPELINE_EMPTY) << `UMCTL2_REG_OFFSET_DBGCAM_RD_DATA_PIPELINE_EMPTY) | ((`UMCTL2_REG_DFLT_DBGCAM_WR_DATA_PIPELINE_EMPTY) << `UMCTL2_REG_OFFSET_DBGCAM_WR_DATA_PIPELINE_EMPTY) `ifdef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_STALL_WR) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL_WR) `endif `ifdef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DFLT_DBGCAM_DBG_STALL_RD) << `UMCTL2_REG_OFFSET_DBGCAM_DBG_STALL_RD) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBGCAM ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBGCAM)) : ({^(`UMCTL2_REG_DFLT_DBGCAM & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBGCAM & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBGCAM & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBGCAM & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBGCAM 32

// Register DBGCMD 
`define UMCTL2_REG_DBGCMD_ADDR `SHIFTAPBADDR( 32'h0000030c )
`define UMCTL2_REG_MSK_DBGCMD_RANK0_REFRESH 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DBGCMD_RANK0_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK0_REFRESH 0
`define UMCTL2_REG_DFLT_DBGCMD_RANK0_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK1_REFRESH 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DBGCMD_RANK1_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK1_REFRESH 1
`define UMCTL2_REG_DFLT_DBGCMD_RANK1_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK2_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DBGCMD_RANK2_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK2_REFRESH 2
`define UMCTL2_REG_DFLT_DBGCMD_RANK2_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK3_REFRESH 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_DBGCMD_RANK3_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK3_REFRESH 3
`define UMCTL2_REG_DFLT_DBGCMD_RANK3_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_ZQ_CALIB_SHORT 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_DBGCMD_ZQ_CALIB_SHORT 1
`define UMCTL2_REG_OFFSET_DBGCMD_ZQ_CALIB_SHORT 4
`define UMCTL2_REG_DFLT_DBGCMD_ZQ_CALIB_SHORT 1'h0
`define UMCTL2_REG_MSK_DBGCMD_CTRLUPD 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_DBGCMD_CTRLUPD 1
`define UMCTL2_REG_OFFSET_DBGCMD_CTRLUPD 5
`define UMCTL2_REG_DFLT_DBGCMD_CTRLUPD 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK4_REFRESH 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK4_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK4_REFRESH 8
`define UMCTL2_REG_DFLT_DBGCMD_RANK4_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK5_REFRESH 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK5_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK5_REFRESH 9
`define UMCTL2_REG_DFLT_DBGCMD_RANK5_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK6_REFRESH 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK6_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK6_REFRESH 10
`define UMCTL2_REG_DFLT_DBGCMD_RANK6_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK7_REFRESH 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK7_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK7_REFRESH 11
`define UMCTL2_REG_DFLT_DBGCMD_RANK7_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK8_REFRESH 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK8_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK8_REFRESH 12
`define UMCTL2_REG_DFLT_DBGCMD_RANK8_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK9_REFRESH 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK9_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK9_REFRESH 13
`define UMCTL2_REG_DFLT_DBGCMD_RANK9_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK10_REFRESH 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK10_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK10_REFRESH 14
`define UMCTL2_REG_DFLT_DBGCMD_RANK10_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK11_REFRESH 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK11_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK11_REFRESH 15
`define UMCTL2_REG_DFLT_DBGCMD_RANK11_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK12_REFRESH 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK12_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK12_REFRESH 16
`define UMCTL2_REG_DFLT_DBGCMD_RANK12_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK13_REFRESH 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK13_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK13_REFRESH 17
`define UMCTL2_REG_DFLT_DBGCMD_RANK13_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK14_REFRESH 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK14_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK14_REFRESH 18
`define UMCTL2_REG_DFLT_DBGCMD_RANK14_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_RANK15_REFRESH 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_RANK15_REFRESH 1
`define UMCTL2_REG_OFFSET_DBGCMD_RANK15_REFRESH 19
`define UMCTL2_REG_DFLT_DBGCMD_RANK15_REFRESH 1'h0
`define UMCTL2_REG_MSK_DBGCMD_HW_REF_ZQ_EN 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_DBGCMD_HW_REF_ZQ_EN 1
`define UMCTL2_REG_OFFSET_DBGCMD_HW_REF_ZQ_EN 31
`define UMCTL2_REG_DFLT_DBGCMD_HW_REF_ZQ_EN 1'h0
`define UMCTL2_REG_MSK_DBGCMD ( `UMCTL2_REG_MSK_DBGCMD_RANK0_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK1_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK2_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK3_REFRESH | `UMCTL2_REG_MSK_DBGCMD_ZQ_CALIB_SHORT | `UMCTL2_REG_MSK_DBGCMD_CTRLUPD | `UMCTL2_REG_MSK_DBGCMD_RANK4_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK5_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK6_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK7_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK8_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK9_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK10_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK11_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK12_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK13_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK14_REFRESH | `UMCTL2_REG_MSK_DBGCMD_RANK15_REFRESH | `UMCTL2_REG_MSK_DBGCMD_HW_REF_ZQ_EN )
`define UMCTL2_REG_RWONLY_MSK_DBGCMD ( 32'h0 `ifdef UMCTL2_REF_ZQ_IO | `UMCTL2_REG_MSK_DBGCMD_HW_REF_ZQ_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBGCMD ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DBGCMD ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBGCMD ( 32'h0 | `UMCTL2_REG_MSK_DBGCMD_RANK0_REFRESH `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_MSK_DBGCMD_RANK1_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGCMD_RANK2_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGCMD_RANK3_REFRESH `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_DBGCMD_ZQ_CALIB_SHORT `endif | `UMCTL2_REG_MSK_DBGCMD_CTRLUPD `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGCMD_RANK4_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGCMD_RANK5_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGCMD_RANK6_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGCMD_RANK7_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK8_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK9_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK10_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK11_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK12_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK13_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK14_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGCMD_RANK15_REFRESH `endif  )
`define UMCTL2_REG_ONETOCLR_MSK_DBGCMD ( 32'h0  )
`define UMCTL2_REG_DFLT_DBGCMD ( 32'h0 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK0_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK0_REFRESH) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK1_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK1_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK2_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK2_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK3_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK3_REFRESH) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DBGCMD_ZQ_CALIB_SHORT) << `UMCTL2_REG_OFFSET_DBGCMD_ZQ_CALIB_SHORT) `endif | ((`UMCTL2_REG_DFLT_DBGCMD_CTRLUPD) << `UMCTL2_REG_OFFSET_DBGCMD_CTRLUPD) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK4_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK4_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK5_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK5_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK6_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK6_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK7_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK7_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK8_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK8_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK9_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK9_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK10_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK10_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK11_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK11_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK12_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK12_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK13_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK13_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK14_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK14_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGCMD_RANK15_REFRESH) << `UMCTL2_REG_OFFSET_DBGCMD_RANK15_REFRESH) `endif `ifdef UMCTL2_REF_ZQ_IO | ((`UMCTL2_REG_DFLT_DBGCMD_HW_REF_ZQ_EN) << `UMCTL2_REG_OFFSET_DBGCMD_HW_REF_ZQ_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBGCMD ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBGCMD)) : ({^(`UMCTL2_REG_DFLT_DBGCMD & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBGCMD & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBGCMD & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBGCMD & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBGCMD 32

// Register DBGSTAT 
`define UMCTL2_REG_DBGSTAT_ADDR `SHIFTAPBADDR( 32'h00000310 )
`define UMCTL2_REG_MSK_DBGSTAT_RANK0_REFRESH_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DBGSTAT_RANK0_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK0_REFRESH_BUSY 0
`define UMCTL2_REG_DFLT_DBGSTAT_RANK0_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK1_REFRESH_BUSY 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_DBGSTAT_RANK1_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK1_REFRESH_BUSY 1
`define UMCTL2_REG_DFLT_DBGSTAT_RANK1_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK2_REFRESH_BUSY 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_DBGSTAT_RANK2_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK2_REFRESH_BUSY 2
`define UMCTL2_REG_DFLT_DBGSTAT_RANK2_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK3_REFRESH_BUSY 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK3_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK3_REFRESH_BUSY 3
`define UMCTL2_REG_DFLT_DBGSTAT_RANK3_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_DBGSTAT_ZQ_CALIB_SHORT_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_ZQ_CALIB_SHORT_BUSY 4
`define UMCTL2_REG_DFLT_DBGSTAT_ZQ_CALIB_SHORT_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_CTRLUPD_BUSY 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_DBGSTAT_CTRLUPD_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_CTRLUPD_BUSY 5
`define UMCTL2_REG_DFLT_DBGSTAT_CTRLUPD_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK4_REFRESH_BUSY 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK4_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK4_REFRESH_BUSY 8
`define UMCTL2_REG_DFLT_DBGSTAT_RANK4_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK5_REFRESH_BUSY 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK5_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK5_REFRESH_BUSY 9
`define UMCTL2_REG_DFLT_DBGSTAT_RANK5_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK6_REFRESH_BUSY 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK6_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK6_REFRESH_BUSY 10
`define UMCTL2_REG_DFLT_DBGSTAT_RANK6_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK7_REFRESH_BUSY 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK7_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK7_REFRESH_BUSY 11
`define UMCTL2_REG_DFLT_DBGSTAT_RANK7_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK8_REFRESH_BUSY 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK8_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK8_REFRESH_BUSY 12
`define UMCTL2_REG_DFLT_DBGSTAT_RANK8_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK9_REFRESH_BUSY 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK9_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK9_REFRESH_BUSY 13
`define UMCTL2_REG_DFLT_DBGSTAT_RANK9_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK10_REFRESH_BUSY 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK10_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK10_REFRESH_BUSY 14
`define UMCTL2_REG_DFLT_DBGSTAT_RANK10_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK11_REFRESH_BUSY 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK11_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK11_REFRESH_BUSY 15
`define UMCTL2_REG_DFLT_DBGSTAT_RANK11_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK12_REFRESH_BUSY 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK12_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK12_REFRESH_BUSY 16
`define UMCTL2_REG_DFLT_DBGSTAT_RANK12_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK13_REFRESH_BUSY 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK13_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK13_REFRESH_BUSY 17
`define UMCTL2_REG_DFLT_DBGSTAT_RANK13_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK14_REFRESH_BUSY 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK14_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK14_REFRESH_BUSY 18
`define UMCTL2_REG_DFLT_DBGSTAT_RANK14_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT_RANK15_REFRESH_BUSY 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_DBGSTAT_RANK15_REFRESH_BUSY 1
`define UMCTL2_REG_OFFSET_DBGSTAT_RANK15_REFRESH_BUSY 19
`define UMCTL2_REG_DFLT_DBGSTAT_RANK15_REFRESH_BUSY 1'h0
`define UMCTL2_REG_MSK_DBGSTAT ( `UMCTL2_REG_MSK_DBGSTAT_RANK0_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK1_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK2_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK3_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY | `UMCTL2_REG_MSK_DBGSTAT_CTRLUPD_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK4_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK5_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK6_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK7_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK8_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK9_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK10_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK11_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK12_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK13_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK14_REFRESH_BUSY | `UMCTL2_REG_MSK_DBGSTAT_RANK15_REFRESH_BUSY )
`define UMCTL2_REG_RWONLY_MSK_DBGSTAT ( 32'h0 | `UMCTL2_REG_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBGSTAT ( 32'h0 | `UMCTL2_REG_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_COMPANION_MSK_DBGSTAT ( 32'b0 | `UMCTL2_REG_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_ONETOSET_MSK_DBGSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBGSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_DBGSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK0_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK0_REFRESH_BUSY) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK1_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK1_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK2_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK2_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK3_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK3_REFRESH_BUSY) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DFLT_DBGSTAT_ZQ_CALIB_SHORT_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_ZQ_CALIB_SHORT_BUSY) `endif | ((`UMCTL2_REG_DFLT_DBGSTAT_CTRLUPD_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_CTRLUPD_BUSY) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK4_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK4_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK5_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK5_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK6_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK6_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK7_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK7_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK8_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK8_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK9_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK9_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK10_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK10_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK11_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK11_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK12_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK12_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK13_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK13_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK14_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK14_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DFLT_DBGSTAT_RANK15_REFRESH_BUSY) << `UMCTL2_REG_OFFSET_DBGSTAT_RANK15_REFRESH_BUSY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBGSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBGSTAT)) : ({^(`UMCTL2_REG_DFLT_DBGSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBGSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBGSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBGSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBGSTAT 20

`ifdef MEMC_INLINE_ECC
// Register DBGCAM1 
`define UMCTL2_REG_DBGCAM1_ADDR `SHIFTAPBADDR( 32'h00000318 )
`define UMCTL2_REG_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}})
`define UMCTL2_REG_SIZE_DBGCAM1_DBG_WRECC_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define UMCTL2_REG_OFFSET_DBGCAM1_DBG_WRECC_Q_DEPTH 0
`define UMCTL2_REG_DFLT_DBGCAM1_DBG_WRECC_Q_DEPTH ('h0)
`define UMCTL2_REG_MSK_DBGCAM1 `UMCTL2_REG_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH
`define UMCTL2_REG_RWONLY_MSK_DBGCAM1 ( 32'h0 `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DBGCAM1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_DFLT_DBGCAM1 ( 32'h0 `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_DBGCAM1_DBG_WRECC_Q_DEPTH) << `UMCTL2_REG_OFFSET_DBGCAM1_DBG_WRECC_Q_DEPTH) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DBGCAM1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DBGCAM1)) : ({^(`UMCTL2_REG_DFLT_DBGCAM1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DBGCAM1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DBGCAM1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DBGCAM1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DBGCAM1 (0+`MEMC_WRCMD_ENTRY_BITS+1)
`endif //MEMC_INLINE_ECC

// Register SWCTL 
`define UMCTL2_REG_SWCTL_ADDR `SHIFTAPBADDR( 32'h00000320 )
`define UMCTL2_REG_MSK_SWCTL_SW_DONE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SWCTL_SW_DONE 1
`define UMCTL2_REG_OFFSET_SWCTL_SW_DONE 0
`define UMCTL2_REG_DFLT_SWCTL_SW_DONE 1'h1
`define UMCTL2_REG_MSK_SWCTL `UMCTL2_REG_MSK_SWCTL_SW_DONE
`define UMCTL2_REG_RWONLY_MSK_SWCTL ( 32'h0 | `UMCTL2_REG_MSK_SWCTL_SW_DONE  )
`define UMCTL2_REG_ONEBITRO_MSK_SWCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SWCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SWCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SWCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_SWCTL ( 32'h0 | ((`UMCTL2_REG_DFLT_SWCTL_SW_DONE) << `UMCTL2_REG_OFFSET_SWCTL_SW_DONE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SWCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SWCTL)) : ({^(`UMCTL2_REG_DFLT_SWCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SWCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SWCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SWCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SWCTL 1

// Register SWSTAT 
`define UMCTL2_REG_SWSTAT_ADDR `SHIFTAPBADDR( 32'h00000324 )
`define UMCTL2_REG_MSK_SWSTAT_SW_DONE_ACK 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SWSTAT_SW_DONE_ACK 1
`define UMCTL2_REG_OFFSET_SWSTAT_SW_DONE_ACK 0
`define UMCTL2_REG_DFLT_SWSTAT_SW_DONE_ACK 1'h1
`define UMCTL2_REG_MSK_SWSTAT `UMCTL2_REG_MSK_SWSTAT_SW_DONE_ACK
`define UMCTL2_REG_RWONLY_MSK_SWSTAT ( 32'h0 | `UMCTL2_REG_MSK_SWSTAT_SW_DONE_ACK  )
`define UMCTL2_REG_ONEBITRO_MSK_SWSTAT ( 32'h0 | `UMCTL2_REG_MSK_SWSTAT_SW_DONE_ACK  )
`define UMCTL2_REG_COMPANION_MSK_SWSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SWSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SWSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_SWSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_SWSTAT_SW_DONE_ACK) << `UMCTL2_REG_OFFSET_SWSTAT_SW_DONE_ACK)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SWSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SWSTAT)) : ({^(`UMCTL2_REG_DFLT_SWSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SWSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SWSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SWSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SWSTAT 1

// Register SWCTLSTATIC 
`define UMCTL2_REG_SWCTLSTATIC_ADDR `SHIFTAPBADDR( 32'h00000328 )
`define UMCTL2_REG_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SWCTLSTATIC_SW_STATIC_UNLOCK 1
`define UMCTL2_REG_OFFSET_SWCTLSTATIC_SW_STATIC_UNLOCK 0
`define UMCTL2_REG_DFLT_SWCTLSTATIC_SW_STATIC_UNLOCK 1'h0
`define UMCTL2_REG_MSK_SWCTLSTATIC `UMCTL2_REG_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK
`define UMCTL2_REG_RWONLY_MSK_SWCTLSTATIC ( 32'h0 | `UMCTL2_REG_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK  )
`define UMCTL2_REG_ONEBITRO_MSK_SWCTLSTATIC ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SWCTLSTATIC ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SWCTLSTATIC ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SWCTLSTATIC ( 32'h0  )
`define UMCTL2_REG_DFLT_SWCTLSTATIC ( 32'h0 | ((`UMCTL2_REG_DFLT_SWCTLSTATIC_SW_STATIC_UNLOCK) << `UMCTL2_REG_OFFSET_SWCTLSTATIC_SW_STATIC_UNLOCK)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SWCTLSTATIC ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SWCTLSTATIC)) : ({^(`UMCTL2_REG_DFLT_SWCTLSTATIC & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SWCTLSTATIC & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SWCTLSTATIC & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SWCTLSTATIC & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SWCTLSTATIC 1

`ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
// Register OCPARCFG0 
`define UMCTL2_REG_OCPARCFG0_ADDR `SHIFTAPBADDR( 32'h00000330 )
`define UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCPARCFG0_OC_PARITY_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_OC_PARITY_EN 0
`define UMCTL2_REG_DFLT_OCPARCFG0_OC_PARITY_EN 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_TYPE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCPARCFG0_OC_PARITY_TYPE 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_OC_PARITY_TYPE 1
`define UMCTL2_REG_DFLT_OCPARCFG0_OC_PARITY_TYPE 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 4
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_SLVERR_EN 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WDATA_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_SLVERR_EN 5
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 6
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 7
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_SLVERR_EN 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RDATA_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_SLVERR_EN 12
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 13
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 14
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 15
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_ADDR_SLVERR_EN 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_ADDR_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_ADDR_SLVERR_EN 20
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_ADDR_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_EN 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WADDR_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_EN 21
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR 22
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_EN 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RADDR_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_EN 23
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR 24
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE 25
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE 26
`define UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCPARCFG0 ( `UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_EN | `UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_TYPE | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_SLVERR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_SLVERR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE | `UMCTL2_REG_MSK_OCPARCFG0_PAR_ADDR_SLVERR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE )
`define UMCTL2_REG_RWONLY_MSK_OCPARCFG0 ( 32'h0 | `UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_EN | `UMCTL2_REG_MSK_OCPARCFG0_OC_PARITY_TYPE `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_SLVERR_EN `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_SLVERR_EN `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN `endif | `UMCTL2_REG_MSK_OCPARCFG0_PAR_ADDR_SLVERR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_EN | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_EN  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARCFG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCPARCFG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARCFG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARCFG0 ( 32'h0 `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR `endif `ifdef UMCTL2_OCPAR_EN_1 | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE `endif | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE | `UMCTL2_REG_MSK_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE  )
`define UMCTL2_REG_DFLT_OCPARCFG0 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARCFG0_OC_PARITY_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_OC_PARITY_EN) | ((`UMCTL2_REG_DFLT_OCPARCFG0_OC_PARITY_TYPE) << `UMCTL2_REG_OFFSET_OCPARCFG0_OC_PARITY_TYPE) `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_EN) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_SLVERR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_SLVERR_EN) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_SLVERR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_SLVERR_EN) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_EN) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR) `endif `ifdef UMCTL2_OCPAR_EN_1 | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE) `endif | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_ADDR_SLVERR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_ADDR_SLVERR_EN) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_EN) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_EN) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE) | ((`UMCTL2_REG_DFLT_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARCFG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARCFG0)) : ({^(`UMCTL2_REG_DFLT_OCPARCFG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARCFG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARCFG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARCFG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARCFG0 27
`endif //UMCTL2_OCPAR_OR_OCECC_EN_1

`ifdef UMCTL2_OCPAR_EN_1
// Register OCPARCFG1 
`define UMCTL2_REG_OCPARCFG1_ADDR `SHIFTAPBADDR( 32'h00000334 )
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_EN 1
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_EN 0
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_EN 1'h0
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_DFI 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_LOC_RD_DFI 1
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_DFI 2
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_DFI 1'h0
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE 1
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE 3
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE 1'h0
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_PORT 32'b00000000000000000000000011110000
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_LOC_RD_PORT 4
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_PORT 4
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_PORT 4'h0
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_WR_PORT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_LOC_WR_PORT 4
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_WR_PORT 8
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_WR_PORT 4'h0
`define UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_BYTE_NUM ( 32'hFFFFFFFF & { {`UMCTL2_DATARAM_PAR_DW_LG2{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_OCPARCFG1_PAR_POISON_BYTE_NUM `UMCTL2_DATARAM_PAR_DW_LG2
`define UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_BYTE_NUM 16
`define UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_BYTE_NUM ('h0)
`define UMCTL2_REG_MSK_OCPARCFG1 ( `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_EN | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_DFI | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_PORT | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_WR_PORT | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_BYTE_NUM )
`define UMCTL2_REG_RWONLY_MSK_OCPARCFG1 ( 32'h0 | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_EN | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_DFI `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE `endif | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_RD_PORT | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_LOC_WR_PORT `ifndef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_OCPARCFG1_PAR_POISON_BYTE_NUM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARCFG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCPARCFG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARCFG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARCFG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARCFG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_EN) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_EN) | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_DFI) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_DFI) `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE) `endif | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_RD_PORT) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_RD_PORT) | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_LOC_WR_PORT) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_LOC_WR_PORT) `ifndef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_OCPARCFG1_PAR_POISON_BYTE_NUM) << `UMCTL2_REG_OFFSET_OCPARCFG1_PAR_POISON_BYTE_NUM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARCFG1)) : ({^(`UMCTL2_REG_DFLT_OCPARCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARCFG1 (16+`UMCTL2_DATARAM_PAR_DW_LG2)
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
// Register OCPARSTAT0 
`define UMCTL2_REG_OCPARSTAT0_ADDR `SHIFTAPBADDR( 32'h00000338 )
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 0
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 1
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 2
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 3
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 4
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 5
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 6
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 7
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 8
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 9
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 10
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 11
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 12
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 13
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 14
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 15
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 16
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 17
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 18
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 19
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 20
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 21
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 22
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 23
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 24
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 25
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 26
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 27
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 28
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 29
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 30
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 1
`define UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 31
`define UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT0 ( `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 )
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT0 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT0 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_WADDR_ERR_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT0_PAR_RADDR_ERR_INTR_15 `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT0 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT0 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_0) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_1) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_2) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_3) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_4) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_5) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_6) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_7) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_8) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_9) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_10) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_11) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_12) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_13) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_14) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_WADDR_ERR_INTR_15) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_WADDR_ERR_INTR_15) `endif `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_0) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_1) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_2) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_3) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_4) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_5) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_6) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_7) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_8) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_9) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_10) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_11) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_12) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_13) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_14) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCPARSTAT0_PAR_RADDR_ERR_INTR_15) << `UMCTL2_REG_OFFSET_OCPARSTAT0_PAR_RADDR_ERR_INTR_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT0)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT0 32
`endif //UMCTL2_OCPAR_OR_OCECC_EN_1

`ifdef UMCTL2_OCPAR_EN_1
// Register OCPARSTAT1 
`define UMCTL2_REG_OCPARSTAT1_ADDR `SHIFTAPBADDR( 32'h0000033c )
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 0
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 1
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 2
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 3
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 4
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 5
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 6
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 7
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 8
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 9
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 10
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 11
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 12
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 13
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 14
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 15
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 16
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 17
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 18
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 19
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 20
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 21
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 22
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 23
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 24
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 25
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 26
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 27
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 28
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 29
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 30
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 1
`define UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 31
`define UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT1 ( `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 )
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCPARSTAT1_PAR_RDATA_ERR_INTR_15 `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_15) `endif `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_0) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_1) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_2) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_3) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_4) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_5) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_6) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_7) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_8) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_9) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_10) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_11) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_12) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_13) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_14) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCPARSTAT1_PAR_RDATA_ERR_INTR_15) << `UMCTL2_REG_OFFSET_OCPARSTAT1_PAR_RDATA_ERR_INTR_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT1)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT1 32
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
// Register OCPARSTAT2 
`define UMCTL2_REG_OCPARSTAT2_ADDR `SHIFTAPBADDR( 32'h00000340 )
`define UMCTL2_REG_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR ( 32'hFFFFFFFF & {`UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH{1'b1}})
`define UMCTL2_REG_SIZE_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH
`define UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR 0
`define UMCTL2_REG_DFLT_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR ('h0)
`define UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 1
`define UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 4
`define UMCTL2_REG_DFLT_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 1'h0
`define UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM 4
`define UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM 8
`define UMCTL2_REG_DFLT_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM 4'h0
`define UMCTL2_REG_MSK_OCPARSTAT2 ( `UMCTL2_REG_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM )
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT2 ( 32'h0 | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR `endif `ifndef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT2 ( 32'h0 | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT2 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT2 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR) << `UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR) `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR) << `UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR) `endif `ifndef MEMC_INLINE_ECC | ((`UMCTL2_REG_DFLT_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM) << `UMCTL2_REG_OFFSET_OCPARSTAT2_PAR_RDATA_LOG_PORT_NUM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT2)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT2 12
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
`ifndef MEMC_INLINE_ECC
// Register OCPARSTAT3 
`define UMCTL2_REG_OCPARSTAT3_ADDR `SHIFTAPBADDR( 32'h00000344 )
`define UMCTL2_REG_MSK_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM ( 32'hFFFFFFFF & {`UMCTL2_DATARAM_PAR_DW{1'b1}})
`define UMCTL2_REG_SIZE_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM `UMCTL2_DATARAM_PAR_DW
`define UMCTL2_REG_OFFSET_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM 0
`define UMCTL2_REG_DFLT_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM ('h0)
`define UMCTL2_REG_MSK_OCPARSTAT3 `UMCTL2_REG_MSK_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT3 ( 32'h0 | `UMCTL2_REG_MSK_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT3 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT3 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM) << `UMCTL2_REG_OFFSET_OCPARSTAT3_PAR_RDATA_LOG_BYTE_NUM)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT3)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT3 (0+`UMCTL2_DATARAM_PAR_DW)
`endif //MEMC_INLINE_ECC
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
`ifndef MEMC_INLINE_ECC
// Register OCPARSTAT4 
`define UMCTL2_REG_OCPARSTAT4_ADDR `SHIFTAPBADDR( 32'h00000348 )
`define UMCTL2_REG_MSK_OCPARSTAT4_PAR_WADDR_LOG_LOW 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_OCPARSTAT4_PAR_WADDR_LOG_LOW 32
`define UMCTL2_REG_OFFSET_OCPARSTAT4_PAR_WADDR_LOG_LOW 0
`define UMCTL2_REG_DFLT_OCPARSTAT4_PAR_WADDR_LOG_LOW 32'h0
`define UMCTL2_REG_MSK_OCPARSTAT4 `UMCTL2_REG_MSK_OCPARSTAT4_PAR_WADDR_LOG_LOW
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT4 ( 32'h0 | `UMCTL2_REG_MSK_OCPARSTAT4_PAR_WADDR_LOG_LOW  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT4 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT4 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARSTAT4_PAR_WADDR_LOG_LOW) << `UMCTL2_REG_OFFSET_OCPARSTAT4_PAR_WADDR_LOG_LOW)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT4)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT4 32
`endif //MEMC_INLINE_ECC
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
`ifndef MEMC_INLINE_ECC
// Register OCPARSTAT5 
`define UMCTL2_REG_OCPARSTAT5_ADDR `SHIFTAPBADDR( 32'h0000034c )
`define UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_HIGH ( 32'hFFFFFFFF & {`UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH{1'b1}})
`define UMCTL2_REG_SIZE_OCPARSTAT5_PAR_WADDR_LOG_HIGH `UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH
`define UMCTL2_REG_OFFSET_OCPARSTAT5_PAR_WADDR_LOG_HIGH 0
`define UMCTL2_REG_DFLT_OCPARSTAT5_PAR_WADDR_LOG_HIGH ('h0)
`define UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM 32'b11110000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM 4
`define UMCTL2_REG_OFFSET_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM 28
`define UMCTL2_REG_DFLT_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM 4'h0
`define UMCTL2_REG_MSK_OCPARSTAT5 ( `UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_HIGH | `UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM )
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT5 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | `UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_HIGH `endif | `UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT5 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | `UMCTL2_REG_MSK_OCPARSTAT5_PAR_WADDR_LOG_HIGH `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT5 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT5 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | ((`UMCTL2_REG_DFLT_OCPARSTAT5_PAR_WADDR_LOG_HIGH) << `UMCTL2_REG_OFFSET_OCPARSTAT5_PAR_WADDR_LOG_HIGH) `endif | ((`UMCTL2_REG_DFLT_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM) << `UMCTL2_REG_OFFSET_OCPARSTAT5_PAR_WADDR_LOG_PORT_NUM)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT5)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT5 32
`endif //MEMC_INLINE_ECC
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
`ifndef MEMC_INLINE_ECC
// Register OCPARSTAT6 
`define UMCTL2_REG_OCPARSTAT6_ADDR `SHIFTAPBADDR( 32'h00000350 )
`define UMCTL2_REG_MSK_OCPARSTAT6_PAR_RADDR_LOG_LOW 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_OCPARSTAT6_PAR_RADDR_LOG_LOW 32
`define UMCTL2_REG_OFFSET_OCPARSTAT6_PAR_RADDR_LOG_LOW 0
`define UMCTL2_REG_DFLT_OCPARSTAT6_PAR_RADDR_LOG_LOW 32'h0
`define UMCTL2_REG_MSK_OCPARSTAT6 `UMCTL2_REG_MSK_OCPARSTAT6_PAR_RADDR_LOG_LOW
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT6 ( 32'h0 | `UMCTL2_REG_MSK_OCPARSTAT6_PAR_RADDR_LOG_LOW  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT6 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT6 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCPARSTAT6_PAR_RADDR_LOG_LOW) << `UMCTL2_REG_OFFSET_OCPARSTAT6_PAR_RADDR_LOG_LOW)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT6)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT6 32
`endif //MEMC_INLINE_ECC
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
`ifndef MEMC_INLINE_ECC
// Register OCPARSTAT7 
`define UMCTL2_REG_OCPARSTAT7_ADDR `SHIFTAPBADDR( 32'h00000354 )
`define UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_HIGH ( 32'hFFFFFFFF & {`UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH{1'b1}})
`define UMCTL2_REG_SIZE_OCPARSTAT7_PAR_RADDR_LOG_HIGH `UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH
`define UMCTL2_REG_OFFSET_OCPARSTAT7_PAR_RADDR_LOG_HIGH 0
`define UMCTL2_REG_DFLT_OCPARSTAT7_PAR_RADDR_LOG_HIGH ('h0)
`define UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM 32'b11110000000000000000000000000000
`define UMCTL2_REG_SIZE_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM 4
`define UMCTL2_REG_OFFSET_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM 28
`define UMCTL2_REG_DFLT_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM 4'h0
`define UMCTL2_REG_MSK_OCPARSTAT7 ( `UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_HIGH | `UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM )
`define UMCTL2_REG_RWONLY_MSK_OCPARSTAT7 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | `UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_HIGH `endif | `UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM  )
`define UMCTL2_REG_ONEBITRO_MSK_OCPARSTAT7 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | `UMCTL2_REG_MSK_OCPARSTAT7_PAR_RADDR_LOG_HIGH `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCPARSTAT7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCPARSTAT7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCPARSTAT7 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCPARSTAT7 ( 32'h0 `ifdef UMCTL2_OCPAR_ADDR_LOG_USE_MSB | ((`UMCTL2_REG_DFLT_OCPARSTAT7_PAR_RADDR_LOG_HIGH) << `UMCTL2_REG_OFFSET_OCPARSTAT7_PAR_RADDR_LOG_HIGH) `endif | ((`UMCTL2_REG_DFLT_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM) << `UMCTL2_REG_OFFSET_OCPARSTAT7_PAR_RADDR_LOG_PORT_NUM)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCPARSTAT7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCPARSTAT7)) : ({^(`UMCTL2_REG_DFLT_OCPARSTAT7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCPARSTAT7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCPARSTAT7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCPARSTAT7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCPARSTAT7 32
`endif //MEMC_INLINE_ECC
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCECC_EN_1
// Register OCECCCFG0 
`define UMCTL2_REG_OCECCCFG0_ADDR `SHIFTAPBADDR( 32'h00000358 )
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_EN 0
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_EN 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_FEC_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_FEC_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_FEC_EN 1
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_FEC_EN 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN 4
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_WDATA_SLVERR_EN 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_WDATA_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_WDATA_SLVERR_EN 5
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_WDATA_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR 6
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE 7
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN 12
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_RDATA_SLVERR_EN 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_RDATA_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_RDATA_SLVERR_EN 13
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_RDATA_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR 14
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE 15
`define UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCECCCFG0 ( `UMCTL2_REG_MSK_OCECCCFG0_OCECC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_WDATA_SLVERR_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_RDATA_SLVERR_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE )
`define UMCTL2_REG_RWONLY_MSK_OCECCCFG0 ( 32'h0 | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_EN `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_FEC_EN `endif | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_WDATA_SLVERR_EN `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN `endif | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_RDATA_SLVERR_EN  )
`define UMCTL2_REG_ONEBITRO_MSK_OCECCCFG0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCECCCFG0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCECCCFG0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCECCCFG0 ( 32'h0 | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR `endif `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE `endif  )
`define UMCTL2_REG_DFLT_OCECCCFG0 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_EN) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_FEC_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_FEC_EN) `endif | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN) | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_WDATA_SLVERR_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_WDATA_SLVERR_EN) | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR) | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN) `endif | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_RDATA_SLVERR_EN) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_RDATA_SLVERR_EN) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR) `endif `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCECCCFG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCECCCFG0)) : ({^(`UMCTL2_REG_DFLT_OCECCCFG0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCECCCFG0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCECCCFG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCECCCFG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCECCCFG0 16
`endif //UMCTL2_OCECC_EN_1

`ifdef UMCTL2_OCECC_EN_1
// Register OCECCCFG1 
`define UMCTL2_REG_OCECCCFG1_ADDR `SHIFTAPBADDR( 32'h0000035c )
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EN 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EN 0
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EN 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 1
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM 32'b00000000000000000000000001111100
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM 5
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM 2
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM 5'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT 7
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PORT_NUM 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_PORT_NUM 4
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PORT_NUM 8
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PORT_NUM 4'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 12
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM 32'b00000000000000111110000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM 5
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM 13
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM 5'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 18
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR 32'b00000000000110000000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR 2
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR 19
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR 2'h2
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_RD 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_PGEN_RD 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_RD 21
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_RD 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA 22
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC 1
`define UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC 23
`define UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC 1'h0
`define UMCTL2_REG_MSK_OCECCCFG1 ( `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EN | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PORT_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_RD | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC )
`define UMCTL2_REG_RWONLY_MSK_OCECCCFG1 ( 32'h0 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EN | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PORT_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0 | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_RD `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA `endif | `UMCTL2_REG_MSK_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC  )
`define UMCTL2_REG_ONEBITRO_MSK_OCECCCFG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCECCCFG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCECCCFG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCECCCFG1 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCECCCFG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EN) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EN) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PORT_NUM) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PORT_NUM) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR) | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_RD) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_RD) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA) `endif | ((`UMCTL2_REG_DFLT_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC) << `UMCTL2_REG_OFFSET_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCECCCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCECCCFG1)) : ({^(`UMCTL2_REG_DFLT_OCECCCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCECCCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCECCCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCECCCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCECCCFG1 24
`endif //UMCTL2_OCECC_EN_1

`ifdef UMCTL2_OCECC_EN_1
// Register OCECCSTAT0 
`define UMCTL2_REG_OCECCSTAT0_ADDR `SHIFTAPBADDR( 32'h00000360 )
`define UMCTL2_REG_MSK_OCECCSTAT0_OCECC_UNCORRECTED_ERR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCECCSTAT0_OCECC_UNCORRECTED_ERR 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_UNCORRECTED_ERR 0
`define UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_UNCORRECTED_ERR 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0_OCECC_CORRECTED_ERR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCECCSTAT0_OCECC_CORRECTED_ERR 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_CORRECTED_ERR 1
`define UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_CORRECTED_ERR 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD 17
`define UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_WDATA 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT0_PAR_ERR_MR_WDATA 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_MR_WDATA 18
`define UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_MR_WDATA 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_ECC 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT0_PAR_ERR_MR_ECC 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_MR_ECC 19
`define UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_MR_ECC 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_RD 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT0_PAR_ERR_RD 1
`define UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_RD 20
`define UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_RD 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT0 ( `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_UNCORRECTED_ERR | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_CORRECTED_ERR | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_WDATA | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_ECC | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_RD )
`define UMCTL2_REG_RWONLY_MSK_OCECCSTAT0 ( 32'h0 | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_UNCORRECTED_ERR `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_CORRECTED_ERR `endif | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_WDATA `endif | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_ECC | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_RD  )
`define UMCTL2_REG_ONEBITRO_MSK_OCECCSTAT0 ( 32'h0 | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_UNCORRECTED_ERR `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_CORRECTED_ERR `endif | `UMCTL2_REG_MSK_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD `ifdef UMCTL2_OCECC_FEC_EN | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_WDATA `endif | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_MR_ECC | `UMCTL2_REG_MSK_OCECCSTAT0_PAR_ERR_RD  )
`define UMCTL2_REG_COMPANION_MSK_OCECCSTAT0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCECCSTAT0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCECCSTAT0 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCECCSTAT0 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_UNCORRECTED_ERR) << `UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_UNCORRECTED_ERR) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_CORRECTED_ERR) << `UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_CORRECTED_ERR) `endif | ((`UMCTL2_REG_DFLT_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD) << `UMCTL2_REG_OFFSET_OCECCSTAT0_OCECC_ERR_DDRC_MR_RD) `ifdef UMCTL2_OCECC_FEC_EN | ((`UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_MR_WDATA) << `UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_MR_WDATA) `endif | ((`UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_MR_ECC) << `UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_MR_ECC) | ((`UMCTL2_REG_DFLT_OCECCSTAT0_PAR_ERR_RD) << `UMCTL2_REG_OFFSET_OCECCSTAT0_PAR_ERR_RD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCECCSTAT0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCECCSTAT0)) : ({^(`UMCTL2_REG_DFLT_OCECCSTAT0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCECCSTAT0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCECCSTAT0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCECCSTAT0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCECCSTAT0 21
`endif //UMCTL2_OCECC_EN_1

`ifdef UMCTL2_OCECC_EN_1
// Register OCECCSTAT1 
`define UMCTL2_REG_OCECCSTAT1_ADDR `SHIFTAPBADDR( 32'h00000364 )
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 0
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 1
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 2
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 3
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 4
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 5
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 6
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 7
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 8
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 9
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 10
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 11
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 12
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 13
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 14
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 15
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_0 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_0 16
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_0 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_1 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_1 17
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_1 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_2 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_2 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_2 18
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_2 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_3 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_3 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_3 19
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_3 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_4 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_4 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_4 20
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_4 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_5 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_5 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_5 21
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_5 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_6 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_6 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_6 22
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_6 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_7 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_7 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_7 23
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_7 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_8 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_8 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_8 24
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_8 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_9 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_9 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_9 25
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_9 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_10 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_10 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_10 26
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_10 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_11 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_11 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_11 27
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_11 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_12 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_12 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_12 28
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_12 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_13 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_13 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_13 29
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_13 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_14 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_14 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_14 30
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_14 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_15 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_OCECCSTAT1_OCECC_ERR_XPI_RD_15 1
`define UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_15 31
`define UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_15 1'h0
`define UMCTL2_REG_MSK_OCECCSTAT1 ( `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_15 )
`define UMCTL2_REG_RWONLY_MSK_OCECCSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCECCSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_OCECCSTAT1_OCECC_ERR_XPI_RD_15 `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCECCSTAT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCECCSTAT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCECCSTAT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCECCSTAT1 ( 32'h0 `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_WR_IN_15) `endif `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_0) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_1) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_2) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_3) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_4) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_5) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_6) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_7) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_8) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_9) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_10) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_11) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_12) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_13) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_14) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_OCECCSTAT1_OCECC_ERR_XPI_RD_15) << `UMCTL2_REG_OFFSET_OCECCSTAT1_OCECC_ERR_XPI_RD_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCECCSTAT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCECCSTAT1)) : ({^(`UMCTL2_REG_DFLT_OCECCSTAT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCECCSTAT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCECCSTAT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCECCSTAT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCECCSTAT1 32
`endif //UMCTL2_OCECC_EN_1

`ifdef UMCTL2_OCECC_EN_1
// Register OCECCSTAT2 
`define UMCTL2_REG_OCECCSTAT2_ADDR `SHIFTAPBADDR( 32'h00000368 )
`define UMCTL2_REG_MSK_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM 32
`define UMCTL2_REG_OFFSET_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM 0
`define UMCTL2_REG_DFLT_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM 32'h0
`define UMCTL2_REG_MSK_OCECCSTAT2 `UMCTL2_REG_MSK_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM
`define UMCTL2_REG_RWONLY_MSK_OCECCSTAT2 ( 32'h0 | `UMCTL2_REG_MSK_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM  )
`define UMCTL2_REG_ONEBITRO_MSK_OCECCSTAT2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCECCSTAT2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCECCSTAT2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCECCSTAT2 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCECCSTAT2 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM) << `UMCTL2_REG_OFFSET_OCECCSTAT2_OCECC_ERR_DDRC_MR_RD_BYTE_NUM)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCECCSTAT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCECCSTAT2)) : ({^(`UMCTL2_REG_DFLT_OCECCSTAT2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCECCSTAT2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCECCSTAT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCECCSTAT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCECCSTAT2 32
`endif //UMCTL2_OCECC_EN_1

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_AXI
// Register POISONCFG 
`define UMCTL2_REG_POISONCFG_ADDR `SHIFTAPBADDR( 32'h0000036c )
`define UMCTL2_REG_MSK_POISONCFG_WR_POISON_SLVERR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_POISONCFG_WR_POISON_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_SLVERR_EN 0
`define UMCTL2_REG_DFLT_POISONCFG_WR_POISON_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_POISONCFG_WR_POISON_INTR_EN 1
`define UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_INTR_EN 4
`define UMCTL2_REG_DFLT_POISONCFG_WR_POISON_INTR_EN 1'h1
`define UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_CLR 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_POISONCFG_WR_POISON_INTR_CLR 1
`define UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_INTR_CLR 8
`define UMCTL2_REG_DFLT_POISONCFG_WR_POISON_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_POISONCFG_RD_POISON_SLVERR_EN 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_POISONCFG_RD_POISON_SLVERR_EN 1
`define UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_SLVERR_EN 16
`define UMCTL2_REG_DFLT_POISONCFG_RD_POISON_SLVERR_EN 1'h1
`define UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_EN 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_POISONCFG_RD_POISON_INTR_EN 1
`define UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_INTR_EN 20
`define UMCTL2_REG_DFLT_POISONCFG_RD_POISON_INTR_EN 1'h1
`define UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_CLR 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_POISONCFG_RD_POISON_INTR_CLR 1
`define UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_INTR_CLR 24
`define UMCTL2_REG_DFLT_POISONCFG_RD_POISON_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_POISONCFG ( `UMCTL2_REG_MSK_POISONCFG_WR_POISON_SLVERR_EN | `UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_EN | `UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_CLR | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_SLVERR_EN | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_EN | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_CLR )
`define UMCTL2_REG_RWONLY_MSK_POISONCFG ( 32'h0 | `UMCTL2_REG_MSK_POISONCFG_WR_POISON_SLVERR_EN | `UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_EN | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_SLVERR_EN | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_EN  )
`define UMCTL2_REG_ONEBITRO_MSK_POISONCFG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_POISONCFG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_POISONCFG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_POISONCFG ( 32'h0 | `UMCTL2_REG_MSK_POISONCFG_WR_POISON_INTR_CLR | `UMCTL2_REG_MSK_POISONCFG_RD_POISON_INTR_CLR  )
`define UMCTL2_REG_DFLT_POISONCFG ( 32'h0 | ((`UMCTL2_REG_DFLT_POISONCFG_WR_POISON_SLVERR_EN) << `UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_SLVERR_EN) | ((`UMCTL2_REG_DFLT_POISONCFG_WR_POISON_INTR_EN) << `UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_INTR_EN) | ((`UMCTL2_REG_DFLT_POISONCFG_WR_POISON_INTR_CLR) << `UMCTL2_REG_OFFSET_POISONCFG_WR_POISON_INTR_CLR) | ((`UMCTL2_REG_DFLT_POISONCFG_RD_POISON_SLVERR_EN) << `UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_SLVERR_EN) | ((`UMCTL2_REG_DFLT_POISONCFG_RD_POISON_INTR_EN) << `UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_INTR_EN) | ((`UMCTL2_REG_DFLT_POISONCFG_RD_POISON_INTR_CLR) << `UMCTL2_REG_OFFSET_POISONCFG_RD_POISON_INTR_CLR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_POISONCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_POISONCFG)) : ({^(`UMCTL2_REG_DFLT_POISONCFG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_POISONCFG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_POISONCFG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_POISONCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_POISONCFG 25
`endif //UMCTL2_A_AXI
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_AXI
// Register POISONSTAT 
`define UMCTL2_REG_POISONSTAT_ADDR `SHIFTAPBADDR( 32'h00000370 )
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_0 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_0 0
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_0 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_1 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_1 1
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_1 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_2 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_2 2
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_2 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_3 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_3 3
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_3 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_4 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_4 4
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_4 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_5 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_5 5
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_5 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_6 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_6 6
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_6 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_7 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_7 7
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_7 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_8 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_8 8
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_8 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_9 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_9 9
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_9 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_10 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_10 10
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_10 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_11 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_11 11
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_11 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_12 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_12 12
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_12 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_13 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_13 13
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_13 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_14 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_14 14
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_14 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_WR_POISON_INTR_15 1
`define UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_15 15
`define UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_15 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_0 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_0 16
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_0 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_1 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_1 17
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_1 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_2 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_2 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_2 18
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_2 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_3 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_3 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_3 19
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_3 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_4 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_4 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_4 20
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_4 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_5 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_5 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_5 21
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_5 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_6 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_6 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_6 22
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_6 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_7 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_7 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_7 23
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_7 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_8 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_8 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_8 24
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_8 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_9 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_9 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_9 25
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_9 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_10 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_10 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_10 26
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_10 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_11 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_11 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_11 27
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_11 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_12 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_12 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_12 28
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_12 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_13 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_13 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_13 29
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_13 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_14 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_14 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_14 30
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_14 1'h0
`define UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_15 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_POISONSTAT_RD_POISON_INTR_15 1
`define UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_15 31
`define UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_15 1'h0
`define UMCTL2_REG_MSK_POISONSTAT ( `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_0 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_1 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_2 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_3 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_4 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_5 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_6 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_7 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_8 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_9 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_10 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_11 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_12 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_13 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_14 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_15 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_0 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_1 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_2 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_3 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_4 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_5 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_6 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_7 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_8 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_9 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_10 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_11 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_12 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_13 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_14 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_15 )
`define UMCTL2_REG_RWONLY_MSK_POISONSTAT ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_POISONSTAT ( 32'h0 `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_POISONSTAT_WR_POISON_INTR_15 `endif `ifdef UMCTL2_A_AXI_0 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_0 `endif `ifdef UMCTL2_A_AXI_1 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_1 `endif `ifdef UMCTL2_A_AXI_2 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_2 `endif `ifdef UMCTL2_A_AXI_3 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_3 `endif `ifdef UMCTL2_A_AXI_4 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_4 `endif `ifdef UMCTL2_A_AXI_5 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_5 `endif `ifdef UMCTL2_A_AXI_6 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_6 `endif `ifdef UMCTL2_A_AXI_7 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_7 `endif `ifdef UMCTL2_A_AXI_8 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_8 `endif `ifdef UMCTL2_A_AXI_9 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_9 `endif `ifdef UMCTL2_A_AXI_10 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_10 `endif `ifdef UMCTL2_A_AXI_11 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_11 `endif `ifdef UMCTL2_A_AXI_12 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_12 `endif `ifdef UMCTL2_A_AXI_13 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_13 `endif `ifdef UMCTL2_A_AXI_14 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_14 `endif `ifdef UMCTL2_A_AXI_15 | `UMCTL2_REG_MSK_POISONSTAT_RD_POISON_INTR_15 `endif  )
`define UMCTL2_REG_COMPANION_MSK_POISONSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_POISONSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_POISONSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_POISONSTAT ( 32'h0 `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_0) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_1) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_2) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_3) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_4) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_5) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_6) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_7) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_8) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_9) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_10) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_11) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_12) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_13) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_14) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_POISONSTAT_WR_POISON_INTR_15) << `UMCTL2_REG_OFFSET_POISONSTAT_WR_POISON_INTR_15) `endif `ifdef UMCTL2_A_AXI_0 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_0) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_0) `endif `ifdef UMCTL2_A_AXI_1 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_1) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_1) `endif `ifdef UMCTL2_A_AXI_2 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_2) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_2) `endif `ifdef UMCTL2_A_AXI_3 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_3) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_3) `endif `ifdef UMCTL2_A_AXI_4 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_4) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_4) `endif `ifdef UMCTL2_A_AXI_5 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_5) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_5) `endif `ifdef UMCTL2_A_AXI_6 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_6) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_6) `endif `ifdef UMCTL2_A_AXI_7 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_7) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_7) `endif `ifdef UMCTL2_A_AXI_8 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_8) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_8) `endif `ifdef UMCTL2_A_AXI_9 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_9) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_9) `endif `ifdef UMCTL2_A_AXI_10 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_10) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_10) `endif `ifdef UMCTL2_A_AXI_11 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_11) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_11) `endif `ifdef UMCTL2_A_AXI_12 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_12) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_12) `endif `ifdef UMCTL2_A_AXI_13 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_13) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_13) `endif `ifdef UMCTL2_A_AXI_14 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_14) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_14) `endif `ifdef UMCTL2_A_AXI_15 | ((`UMCTL2_REG_DFLT_POISONSTAT_RD_POISON_INTR_15) << `UMCTL2_REG_OFFSET_POISONSTAT_RD_POISON_INTR_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_POISONSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_POISONSTAT)) : ({^(`UMCTL2_REG_DFLT_POISONSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_POISONSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_POISONSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_POISONSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_POISONSTAT 32
`endif //UMCTL2_A_AXI
`endif //UMCTL2_INCL_ARB

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ADVECCINDEX 
`define UMCTL2_REG_ADVECCINDEX_ADDR `SHIFTAPBADDR( 32'h00000374 )
`define UMCTL2_REG_MSK_ADVECCINDEX_ECC_SYNDROME_SEL 32'b00000000000000000000000000000111
`define UMCTL2_REG_SIZE_ADVECCINDEX_ECC_SYNDROME_SEL 3
`define UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_SYNDROME_SEL 0
`define UMCTL2_REG_DFLT_ADVECCINDEX_ECC_SYNDROME_SEL 3'h0
`define UMCTL2_REG_MSK_ADVECCINDEX_ECC_ERR_SYMBOL_SEL 32'b00000000000000000000000000011000
`define UMCTL2_REG_SIZE_ADVECCINDEX_ECC_ERR_SYMBOL_SEL 2
`define UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_ERR_SYMBOL_SEL 3
`define UMCTL2_REG_DFLT_ADVECCINDEX_ECC_ERR_SYMBOL_SEL 2'h0
`define UMCTL2_REG_MSK_ADVECCINDEX_ECC_POISON_BEATS_SEL 32'b00000000000000000000000111100000
`define UMCTL2_REG_SIZE_ADVECCINDEX_ECC_POISON_BEATS_SEL 4
`define UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_POISON_BEATS_SEL 5
`define UMCTL2_REG_DFLT_ADVECCINDEX_ECC_POISON_BEATS_SEL 4'h0
`define UMCTL2_REG_MSK_ADVECCINDEX ( `UMCTL2_REG_MSK_ADVECCINDEX_ECC_SYNDROME_SEL | `UMCTL2_REG_MSK_ADVECCINDEX_ECC_ERR_SYMBOL_SEL | `UMCTL2_REG_MSK_ADVECCINDEX_ECC_POISON_BEATS_SEL )
`define UMCTL2_REG_RWONLY_MSK_ADVECCINDEX ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ADVECCINDEX_ECC_SYNDROME_SEL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ADVECCINDEX_ECC_ERR_SYMBOL_SEL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ADVECCINDEX_ECC_POISON_BEATS_SEL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADVECCINDEX ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADVECCINDEX ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADVECCINDEX ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADVECCINDEX ( 32'h0  )
`define UMCTL2_REG_DFLT_ADVECCINDEX ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ADVECCINDEX_ECC_SYNDROME_SEL) << `UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_SYNDROME_SEL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ADVECCINDEX_ECC_ERR_SYMBOL_SEL) << `UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_ERR_SYMBOL_SEL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ADVECCINDEX_ECC_POISON_BEATS_SEL) << `UMCTL2_REG_OFFSET_ADVECCINDEX_ECC_POISON_BEATS_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADVECCINDEX ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADVECCINDEX)) : ({^(`UMCTL2_REG_DFLT_ADVECCINDEX & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADVECCINDEX & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADVECCINDEX & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADVECCINDEX & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADVECCINDEX 9
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_2
// Register ADVECCSTAT 
`define UMCTL2_REG_ADVECCSTAT_ADDR `SHIFTAPBADDR( 32'h00000378 )
`define UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ADVECCSTAT_ADVECC_CORRECTED_ERR 1
`define UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_CORRECTED_ERR 0
`define UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_CORRECTED_ERR 1'h0
`define UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1
`define UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1
`define UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1'h0
`define UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 32'b00000000000000000000000000011100
`define UMCTL2_REG_SIZE_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 3
`define UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 2
`define UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 3'h0
`define UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 32'b00000000000000000000011111100000
`define UMCTL2_REG_SIZE_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 6
`define UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 5
`define UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 6'h0
`define UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 32'b00000000111111110000000000000000
`define UMCTL2_REG_SIZE_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 8
`define UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 16
`define UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 8'h0
`define UMCTL2_REG_MSK_ADVECCSTAT ( `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS )
`define UMCTL2_REG_RWONLY_MSK_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR `endif  )
`define UMCTL2_REG_COMPANION_MSK_ADVECCSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADVECCSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADVECCSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_CORRECTED_ERR) << `UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_CORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_UNCORRECTED_ERR) << `UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_UNCORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL) << `UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS) << `UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS) << `UMCTL2_REG_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADVECCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADVECCSTAT)) : ({^(`UMCTL2_REG_DFLT_ADVECCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADVECCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADVECCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADVECCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADVECCSTAT 24
`endif //MEMC_ECC_SUPPORT_2

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCPOISONPAT0 
`define UMCTL2_REG_ECCPOISONPAT0_ADDR `SHIFTAPBADDR( 32'h0000037c )
`define UMCTL2_REG_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32
`define UMCTL2_REG_OFFSET_ECCPOISONPAT0_ECC_POISON_DATA_31_0 0
`define UMCTL2_REG_DFLT_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32'h0
`define UMCTL2_REG_MSK_ECCPOISONPAT0 `UMCTL2_REG_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0
`define UMCTL2_REG_RWONLY_MSK_ECCPOISONPAT0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCPOISONPAT0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCPOISONPAT0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCPOISONPAT0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCPOISONPAT0 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCPOISONPAT0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCPOISONPAT0_ECC_POISON_DATA_31_0) << `UMCTL2_REG_OFFSET_ECCPOISONPAT0_ECC_POISON_DATA_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCPOISONPAT0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCPOISONPAT0)) : ({^(`UMCTL2_REG_DFLT_ECCPOISONPAT0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCPOISONPAT0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64
// Register ECCPOISONPAT1 
`define UMCTL2_REG_ECCPOISONPAT1_ADDR `SHIFTAPBADDR( 32'h00000380 )
`define UMCTL2_REG_MSK_ECCPOISONPAT1_ECC_POISON_DATA_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_ECCPOISONPAT1_ECC_POISON_DATA_63_32 32
`define UMCTL2_REG_OFFSET_ECCPOISONPAT1_ECC_POISON_DATA_63_32 0
`define UMCTL2_REG_DFLT_ECCPOISONPAT1_ECC_POISON_DATA_63_32 32'h0
`define UMCTL2_REG_MSK_ECCPOISONPAT1 `UMCTL2_REG_MSK_ECCPOISONPAT1_ECC_POISON_DATA_63_32
`define UMCTL2_REG_RWONLY_MSK_ECCPOISONPAT1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64 | `UMCTL2_REG_MSK_ECCPOISONPAT1_ECC_POISON_DATA_63_32 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCPOISONPAT1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCPOISONPAT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCPOISONPAT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCPOISONPAT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCPOISONPAT1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64 | ((`UMCTL2_REG_DFLT_ECCPOISONPAT1_ECC_POISON_DATA_63_32) << `UMCTL2_REG_OFFSET_ECCPOISONPAT1_ECC_POISON_DATA_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCPOISONPAT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCPOISONPAT1)) : ({^(`UMCTL2_REG_DFLT_ECCPOISONPAT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCPOISONPAT1 32
`endif //MEMC_DRAM_DATA_WIDTH_64
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCPOISONPAT2 
`define UMCTL2_REG_ECCPOISONPAT2_ADDR `SHIFTAPBADDR( 32'h00000384 )
`define UMCTL2_REG_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_SIZE_ECCPOISONPAT2_ECC_POISON_DATA_71_64 8
`define UMCTL2_REG_OFFSET_ECCPOISONPAT2_ECC_POISON_DATA_71_64 0
`define UMCTL2_REG_DFLT_ECCPOISONPAT2_ECC_POISON_DATA_71_64 8'h0
`define UMCTL2_REG_MSK_ECCPOISONPAT2 `UMCTL2_REG_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64
`define UMCTL2_REG_RWONLY_MSK_ECCPOISONPAT2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCPOISONPAT2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ECCPOISONPAT2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCPOISONPAT2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCPOISONPAT2 ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCPOISONPAT2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DFLT_ECCPOISONPAT2_ECC_POISON_DATA_71_64) << `UMCTL2_REG_OFFSET_ECCPOISONPAT2_ECC_POISON_DATA_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCPOISONPAT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCPOISONPAT2)) : ({^(`UMCTL2_REG_DFLT_ECCPOISONPAT2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCPOISONPAT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCPOISONPAT2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECCAP
// Register ECCAPSTAT 
`define UMCTL2_REG_ECCAPSTAT_ADDR `SHIFTAPBADDR( 32'h00000388 )
`define UMCTL2_REG_MSK_ECCAPSTAT_ECC_AP_ERR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_ECCAPSTAT_ECC_AP_ERR 1
`define UMCTL2_REG_OFFSET_ECCAPSTAT_ECC_AP_ERR 0
`define UMCTL2_REG_DFLT_ECCAPSTAT_ECC_AP_ERR 1'h0
`define UMCTL2_REG_MSK_ECCAPSTAT `UMCTL2_REG_MSK_ECCAPSTAT_ECC_AP_ERR
`define UMCTL2_REG_RWONLY_MSK_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCAPSTAT_ECC_AP_ERR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | `UMCTL2_REG_MSK_ECCAPSTAT_ECC_AP_ERR `endif  )
`define UMCTL2_REG_COMPANION_MSK_ECCAPSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ECCAPSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ECCAPSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DFLT_ECCAPSTAT_ECC_AP_ERR) << `UMCTL2_REG_OFFSET_ECCAPSTAT_ECC_AP_ERR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ECCAPSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ECCAPSTAT)) : ({^(`UMCTL2_REG_DFLT_ECCAPSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ECCAPSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ECCAPSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ECCAPSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ECCAPSTAT 1
`endif //MEMC_ECCAP

`ifdef UPCTL2_EN_1
`ifdef UPCTL2_POSTED_WRITE_EN_1
// Register HIFCTL 
`define UMCTL2_REG_HIFCTL_ADDR `SHIFTAPBADDR( 32'h00000390 )
`define UMCTL2_REG_MSK_HIFCTL_POSTED_WRITE_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_HIFCTL_POSTED_WRITE_EN 1
`define UMCTL2_REG_OFFSET_HIFCTL_POSTED_WRITE_EN 0
`define UMCTL2_REG_DFLT_HIFCTL_POSTED_WRITE_EN 1'h0
`define UMCTL2_REG_MSK_HIFCTL `UMCTL2_REG_MSK_HIFCTL_POSTED_WRITE_EN
`define UMCTL2_REG_RWONLY_MSK_HIFCTL ( 32'h0 `ifdef UPCTL2_POSTED_WRITE_EN_1 | `UMCTL2_REG_MSK_HIFCTL_POSTED_WRITE_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_HIFCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_HIFCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_HIFCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_HIFCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_HIFCTL ( 32'h0 `ifdef UPCTL2_POSTED_WRITE_EN_1 | ((`UMCTL2_REG_DFLT_HIFCTL_POSTED_WRITE_EN) << `UMCTL2_REG_OFFSET_HIFCTL_POSTED_WRITE_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_HIFCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_HIFCTL)) : ({^(`UMCTL2_REG_DFLT_HIFCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_HIFCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_HIFCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_HIFCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_HIFCTL 1
`endif //UPCTL2_POSTED_WRITE_EN_1
`endif //UPCTL2_EN_1

`ifdef MEMC_DDR4
`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CAPARPOISONCTL 
`define UMCTL2_REG_CAPARPOISONCTL_ADDR `SHIFTAPBADDR( 32'h000003a0 )
`define UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 1
`define UMCTL2_REG_OFFSET_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 0
`define UMCTL2_REG_DFLT_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 1'h0
`define UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 32'b00000000000000000000001100000000
`define UMCTL2_REG_SIZE_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 2
`define UMCTL2_REG_OFFSET_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 8
`define UMCTL2_REG_DFLT_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 2'h0
`define UMCTL2_REG_MSK_CAPARPOISONCTL ( `UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN | `UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE )
`define UMCTL2_REG_RWONLY_MSK_CAPARPOISONCTL ( 32'h0 | `UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN | `UMCTL2_REG_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE  )
`define UMCTL2_REG_ONEBITRO_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CAPARPOISONCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_CAPARPOISONCTL ( 32'h0 | ((`UMCTL2_REG_DFLT_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN) << `UMCTL2_REG_OFFSET_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN) | ((`UMCTL2_REG_DFLT_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE) << `UMCTL2_REG_OFFSET_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CAPARPOISONCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CAPARPOISONCTL)) : ({^(`UMCTL2_REG_DFLT_CAPARPOISONCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CAPARPOISONCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CAPARPOISONCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CAPARPOISONCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CAPARPOISONCTL 10
`endif //UMCTL2_CRC_PARITY_RETRY
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CAPARPOISONSTAT 
`define UMCTL2_REG_CAPARPOISONSTAT_ADDR `SHIFTAPBADDR( 32'h000003a4 )
`define UMCTL2_REG_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 1
`define UMCTL2_REG_OFFSET_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 0
`define UMCTL2_REG_DFLT_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 1'h0
`define UMCTL2_REG_MSK_CAPARPOISONSTAT `UMCTL2_REG_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE
`define UMCTL2_REG_RWONLY_MSK_CAPARPOISONSTAT ( 32'h0 | `UMCTL2_REG_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE  )
`define UMCTL2_REG_ONEBITRO_MSK_CAPARPOISONSTAT ( 32'h0 | `UMCTL2_REG_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE  )
`define UMCTL2_REG_COMPANION_MSK_CAPARPOISONSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CAPARPOISONSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CAPARPOISONSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_CAPARPOISONSTAT ( 32'h0 | ((`UMCTL2_REG_DFLT_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE) << `UMCTL2_REG_OFFSET_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CAPARPOISONSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CAPARPOISONSTAT)) : ({^(`UMCTL2_REG_DFLT_CAPARPOISONSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CAPARPOISONSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CAPARPOISONSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CAPARPOISONSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CAPARPOISONSTAT 1
`endif //UMCTL2_CRC_PARITY_RETRY
`endif //MEMC_DDR4

`ifdef UMCTL2_DYN_BSM
// Register DYNBSMSTAT 
`define UMCTL2_REG_DYNBSMSTAT_ADDR `SHIFTAPBADDR( 32'h000003b0 )
`define UMCTL2_REG_MSK_DYNBSMSTAT_NUM_ALLOC_BSM ( 32'hFFFFFFFF & {`UMCTL2_BSM_BITS+1{1'b1}})
`define UMCTL2_REG_SIZE_DYNBSMSTAT_NUM_ALLOC_BSM `UMCTL2_BSM_BITS+1
`define UMCTL2_REG_OFFSET_DYNBSMSTAT_NUM_ALLOC_BSM 0
`define UMCTL2_REG_DFLT_DYNBSMSTAT_NUM_ALLOC_BSM ('h0)
`define UMCTL2_REG_MSK_DYNBSMSTAT `UMCTL2_REG_MSK_DYNBSMSTAT_NUM_ALLOC_BSM
`define UMCTL2_REG_RWONLY_MSK_DYNBSMSTAT ( 32'h0 `ifdef UMCTL2_DYN_BSM | `UMCTL2_REG_MSK_DYNBSMSTAT_NUM_ALLOC_BSM `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_DYNBSMSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_DYNBSMSTAT ( 32'h0 `ifdef UMCTL2_DYN_BSM | ((`UMCTL2_REG_DFLT_DYNBSMSTAT_NUM_ALLOC_BSM) << `UMCTL2_REG_OFFSET_DYNBSMSTAT_NUM_ALLOC_BSM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DYNBSMSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DYNBSMSTAT)) : ({^(`UMCTL2_REG_DFLT_DYNBSMSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DYNBSMSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DYNBSMSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DYNBSMSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DYNBSMSTAT (0+`UMCTL2_BSM_BITS+1)
`endif //UMCTL2_DYN_BSM

`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CRCPARCTL3 
`define UMCTL2_REG_CRCPARCTL3_ADDR `SHIFTAPBADDR( 32'h000003b8 )
`define UMCTL2_REG_MSK_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH 32'b00000000000000001111111111111111
`define UMCTL2_REG_SIZE_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH 16
`define UMCTL2_REG_OFFSET_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH 0
`define UMCTL2_REG_DFLT_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH 16'hffff
`define UMCTL2_REG_MSK_CRCPARCTL3 `UMCTL2_REG_MSK_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH
`define UMCTL2_REG_RWONLY_MSK_CRCPARCTL3 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_MSK_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_CRCPARCTL3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_CRCPARCTL3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_CRCPARCTL3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_CRCPARCTL3 ( 32'h0  )
`define UMCTL2_REG_DFLT_CRCPARCTL3 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DFLT_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH) << `UMCTL2_REG_OFFSET_CRCPARCTL3_DFI_ALERT_ERR_MAX_REACHED_TH) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_CRCPARCTL3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_CRCPARCTL3)) : ({^(`UMCTL2_REG_DFLT_CRCPARCTL3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_CRCPARCTL3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_CRCPARCTL3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_CRCPARCTL3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_CRCPARCTL3 16
`endif //UMCTL2_CRC_PARITY_RETRY

`ifdef UMCTL2_REGPAR_EN_1
// Register REGPARCFG 
`define UMCTL2_REG_REGPARCFG_ADDR `SHIFTAPBADDR( 32'h000003c0 )
`define UMCTL2_REG_MSK_REGPARCFG_REG_PAR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_REGPARCFG_REG_PAR_EN 1
`define UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_EN 0
`define UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_EN 1'h0
`define UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_REGPARCFG_REG_PAR_ERR_INTR_EN 1
`define UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_EN 1
`define UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_EN 1'h1
`define UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_CLR 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_REGPARCFG_REG_PAR_ERR_INTR_CLR 1
`define UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_CLR 2
`define UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_FORCE 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_REGPARCFG_REG_PAR_ERR_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_FORCE 3
`define UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_REGPARCFG_REG_PAR_POISON_EN 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_REGPARCFG_REG_PAR_POISON_EN 1
`define UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_POISON_EN 8
`define UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_POISON_EN 1'h0
`define UMCTL2_REG_MSK_REGPARCFG ( `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_EN | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_EN | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_CLR | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_FORCE | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_POISON_EN )
`define UMCTL2_REG_RWONLY_MSK_REGPARCFG ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_EN `endif `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_EN `endif `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_POISON_EN `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_REGPARCFG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_REGPARCFG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_REGPARCFG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_REGPARCFG ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_CLR `endif | `UMCTL2_REG_MSK_REGPARCFG_REG_PAR_ERR_INTR_FORCE  )
`define UMCTL2_REG_DFLT_REGPARCFG ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | ((`UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_EN) << `UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_EN) `endif `ifdef UMCTL2_REGPAR_EN_1 | ((`UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_EN) << `UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_EN) `endif `ifdef UMCTL2_REGPAR_EN_1 | ((`UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_CLR) << `UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_CLR) `endif | ((`UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_ERR_INTR_FORCE) << `UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_ERR_INTR_FORCE) `ifdef UMCTL2_REGPAR_EN_1 | ((`UMCTL2_REG_DFLT_REGPARCFG_REG_PAR_POISON_EN) << `UMCTL2_REG_OFFSET_REGPARCFG_REG_PAR_POISON_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_REGPARCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_REGPARCFG)) : ({^(`UMCTL2_REG_DFLT_REGPARCFG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_REGPARCFG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_REGPARCFG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_REGPARCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_REGPARCFG 9
`endif //UMCTL2_REGPAR_EN_1

`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_REGPARCFG_RW_INDEX 141
`endif //UMCTL2_REGPAR_EN_1

`ifdef UMCTL2_REGPAR_EN_1
// Register REGPARSTAT 
`define UMCTL2_REG_REGPARSTAT_ADDR `SHIFTAPBADDR( 32'h000003c4 )
`define UMCTL2_REG_MSK_REGPARSTAT_REG_PAR_ERR_INTR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_REGPARSTAT_REG_PAR_ERR_INTR 1
`define UMCTL2_REG_OFFSET_REGPARSTAT_REG_PAR_ERR_INTR 0
`define UMCTL2_REG_DFLT_REGPARSTAT_REG_PAR_ERR_INTR 
`define UMCTL2_REG_MSK_REGPARSTAT `UMCTL2_REG_MSK_REGPARSTAT_REG_PAR_ERR_INTR
`define UMCTL2_REG_RWONLY_MSK_REGPARSTAT ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARSTAT_REG_PAR_ERR_INTR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_REGPARSTAT ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | `UMCTL2_REG_MSK_REGPARSTAT_REG_PAR_ERR_INTR `endif  )
`define UMCTL2_REG_COMPANION_MSK_REGPARSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_REGPARSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_REGPARSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_REGPARSTAT ( 32'h0 `ifdef UMCTL2_REGPAR_EN_1 | ((`UMCTL2_REG_DFLT_REGPARSTAT_REG_PAR_ERR_INTR) << `UMCTL2_REG_OFFSET_REGPARSTAT_REG_PAR_ERR_INTR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_REGPARSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_REGPARSTAT)) : ({^(`UMCTL2_REG_DFLT_REGPARSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_REGPARSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_REGPARSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_REGPARSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_REGPARSTAT 1
`endif //UMCTL2_REGPAR_EN_1

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT1 
`define UMCTL2_REG_RCDINIT1_ADDR `SHIFTAPBADDR( 32'h000003d0 )
`define UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_1 32'b00000000000000000001111111111111
`define UMCTL2_REG_SIZE_RCDINIT1_CTRL_WORD_1 13
`define UMCTL2_REG_OFFSET_RCDINIT1_CTRL_WORD_1 0
`define UMCTL2_REG_DFLT_RCDINIT1_CTRL_WORD_1 13'h0
`define UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_2 32'b00011111111111110000000000000000
`define UMCTL2_REG_SIZE_RCDINIT1_CTRL_WORD_2 13
`define UMCTL2_REG_OFFSET_RCDINIT1_CTRL_WORD_2 16
`define UMCTL2_REG_DFLT_RCDINIT1_CTRL_WORD_2 13'h0
`define UMCTL2_REG_MSK_RCDINIT1 ( `UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_1 | `UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_2 )
`define UMCTL2_REG_RWONLY_MSK_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_1 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT1_CTRL_WORD_2 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RCDINIT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT1_CTRL_WORD_1) << `UMCTL2_REG_OFFSET_RCDINIT1_CTRL_WORD_1) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT1_CTRL_WORD_2) << `UMCTL2_REG_OFFSET_RCDINIT1_CTRL_WORD_2) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RCDINIT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RCDINIT1)) : ({^(`UMCTL2_REG_DFLT_RCDINIT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RCDINIT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RCDINIT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RCDINIT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RCDINIT1 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT2 
`define UMCTL2_REG_RCDINIT2_ADDR `SHIFTAPBADDR( 32'h000003d4 )
`define UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_3 32'b00000000000000000001111111111111
`define UMCTL2_REG_SIZE_RCDINIT2_CTRL_WORD_3 13
`define UMCTL2_REG_OFFSET_RCDINIT2_CTRL_WORD_3 0
`define UMCTL2_REG_DFLT_RCDINIT2_CTRL_WORD_3 13'h0
`define UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_4 32'b00011111111111110000000000000000
`define UMCTL2_REG_SIZE_RCDINIT2_CTRL_WORD_4 13
`define UMCTL2_REG_OFFSET_RCDINIT2_CTRL_WORD_4 16
`define UMCTL2_REG_DFLT_RCDINIT2_CTRL_WORD_4 13'h0
`define UMCTL2_REG_MSK_RCDINIT2 ( `UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_3 | `UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_4 )
`define UMCTL2_REG_RWONLY_MSK_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_3 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT2_CTRL_WORD_4 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RCDINIT2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_DFLT_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT2_CTRL_WORD_3) << `UMCTL2_REG_OFFSET_RCDINIT2_CTRL_WORD_3) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT2_CTRL_WORD_4) << `UMCTL2_REG_OFFSET_RCDINIT2_CTRL_WORD_4) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RCDINIT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RCDINIT2)) : ({^(`UMCTL2_REG_DFLT_RCDINIT2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RCDINIT2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RCDINIT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RCDINIT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RCDINIT2 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT3 
`define UMCTL2_REG_RCDINIT3_ADDR `SHIFTAPBADDR( 32'h000003d8 )
`define UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_5 32'b00000000000000000001111111111111
`define UMCTL2_REG_SIZE_RCDINIT3_CTRL_WORD_5 13
`define UMCTL2_REG_OFFSET_RCDINIT3_CTRL_WORD_5 0
`define UMCTL2_REG_DFLT_RCDINIT3_CTRL_WORD_5 13'h0
`define UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_6 32'b00011111111111110000000000000000
`define UMCTL2_REG_SIZE_RCDINIT3_CTRL_WORD_6 13
`define UMCTL2_REG_OFFSET_RCDINIT3_CTRL_WORD_6 16
`define UMCTL2_REG_DFLT_RCDINIT3_CTRL_WORD_6 13'h0
`define UMCTL2_REG_MSK_RCDINIT3 ( `UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_5 | `UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_6 )
`define UMCTL2_REG_RWONLY_MSK_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_5 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT3_CTRL_WORD_6 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RCDINIT3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_DFLT_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT3_CTRL_WORD_5) << `UMCTL2_REG_OFFSET_RCDINIT3_CTRL_WORD_5) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT3_CTRL_WORD_6) << `UMCTL2_REG_OFFSET_RCDINIT3_CTRL_WORD_6) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RCDINIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RCDINIT3)) : ({^(`UMCTL2_REG_DFLT_RCDINIT3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RCDINIT3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RCDINIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RCDINIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RCDINIT3 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT4 
`define UMCTL2_REG_RCDINIT4_ADDR `SHIFTAPBADDR( 32'h000003dc )
`define UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_7 32'b00000000000000000001111111111111
`define UMCTL2_REG_SIZE_RCDINIT4_CTRL_WORD_7 13
`define UMCTL2_REG_OFFSET_RCDINIT4_CTRL_WORD_7 0
`define UMCTL2_REG_DFLT_RCDINIT4_CTRL_WORD_7 13'h0
`define UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_8 32'b00011111111111110000000000000000
`define UMCTL2_REG_SIZE_RCDINIT4_CTRL_WORD_8 13
`define UMCTL2_REG_OFFSET_RCDINIT4_CTRL_WORD_8 16
`define UMCTL2_REG_DFLT_RCDINIT4_CTRL_WORD_8 13'h0
`define UMCTL2_REG_MSK_RCDINIT4 ( `UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_7 | `UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_8 )
`define UMCTL2_REG_RWONLY_MSK_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_7 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_RCDINIT4_CTRL_WORD_8 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_RCDINIT4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_DFLT_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT4_CTRL_WORD_7) << `UMCTL2_REG_OFFSET_RCDINIT4_CTRL_WORD_7) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_RCDINIT4_CTRL_WORD_8) << `UMCTL2_REG_OFFSET_RCDINIT4_CTRL_WORD_8) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_RCDINIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_RCDINIT4)) : ({^(`UMCTL2_REG_DFLT_RCDINIT4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_RCDINIT4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_RCDINIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_RCDINIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_RCDINIT4 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_OCCAP_EN_1
// Register OCCAPCFG 
`define UMCTL2_REG_OCCAPCFG_ADDR `SHIFTAPBADDR( 32'h000003e0 )
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_EN 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_EN 0
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_EN 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_EN 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_EN 16
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_CLR 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_CLR 17
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_FORCE 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_FORCE 18
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ 24
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL 25
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ 26
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN 1
`define UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN 27
`define UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG ( `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_EN | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_EN | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_CLR | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_FORCE | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN )
`define UMCTL2_REG_RWONLY_MSK_OCCAPCFG ( 32'h0 | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_EN `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_EN `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCCAPCFG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCCAPCFG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCCAPCFG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCCAPCFG ( 32'h0 `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_CLR `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_INTR_FORCE `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL `endif `endif  )
`define UMCTL2_REG_DFLT_OCCAPCFG ( 32'h0 | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_EN) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_EN) `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_EN) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_EN) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_CLR) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_CLR) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_INTR_FORCE) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN) << `UMCTL2_REG_OFFSET_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCCAPCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCCAPCFG)) : ({^(`UMCTL2_REG_DFLT_OCCAPCFG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCCAPCFG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCCAPCFG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCCAPCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCCAPCFG 28
`endif //UMCTL2_OCCAP_EN_1

`ifdef UMCTL2_OCCAP_EN_1
`ifdef UMCTL2_INCL_ARB
// Register OCCAPSTAT 
`define UMCTL2_REG_OCCAPSTAT_ADDR `SHIFTAPBADDR( 32'h000003e4 )
`define UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_ERR_INTR 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT_OCCAP_ARB_ERR_INTR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_ERR_INTR 16
`define UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_ERR_INTR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE 17
`define UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR 24
`define UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR 25
`define UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT ( `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR )
`define UMCTL2_REG_RWONLY_MSK_OCCAPSTAT ( 32'h0 `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_ERR_INTR `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_OCCAPSTAT ( 32'h0 `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_ERR_INTR `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR `endif `endif  )
`define UMCTL2_REG_COMPANION_MSK_OCCAPSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCCAPSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCCAPSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_OCCAPSTAT ( 32'h0 `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_ERR_INTR) << `UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_ERR_INTR) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE) << `UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR) `endif `endif `ifdef UMCTL2_OCCAP_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCCAPSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCCAPSTAT)) : ({^(`UMCTL2_REG_DFLT_OCCAPSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCCAPSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCCAPSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCCAPSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCCAPSTAT 26
`endif //UMCTL2_INCL_ARB
`endif //UMCTL2_OCCAP_EN_1

`ifdef UMCTL2_OCCAP_EN_1
// Register OCCAPCFG1 
`define UMCTL2_REG_OCCAPCFG1_ADDR `SHIFTAPBADDR( 32'h000003e8 )
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 0
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 2
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 8
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 9
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 10
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 16
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 1'h1
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 17
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 18
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 24
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 25
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 1
`define UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 26
`define UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 1'h0
`define UMCTL2_REG_MSK_OCCAPCFG1 ( `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ )
`define UMCTL2_REG_RWONLY_MSK_OCCAPCFG1 ( 32'h0 | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ  )
`define UMCTL2_REG_ONEBITRO_MSK_OCCAPCFG1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_OCCAPCFG1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCCAPCFG1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCCAPCFG1 ( 32'h0 | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ | `UMCTL2_REG_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL  )
`define UMCTL2_REG_DFLT_OCCAPCFG1 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL) | ((`UMCTL2_REG_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ) << `UMCTL2_REG_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCCAPCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCCAPCFG1)) : ({^(`UMCTL2_REG_DFLT_OCCAPCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCCAPCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCCAPCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCCAPCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCCAPCFG1 27
`endif //UMCTL2_OCCAP_EN_1

`ifdef UMCTL2_OCCAP_EN_1
// Register OCCAPSTAT1 
`define UMCTL2_REG_OCCAPSTAT1_ADDR `SHIFTAPBADDR( 32'h000003ec )
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 0
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 8
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 9
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 16
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 17
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 24
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 1
`define UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 25
`define UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 1'h0
`define UMCTL2_REG_MSK_OCCAPSTAT1 ( `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR )
`define UMCTL2_REG_RWONLY_MSK_OCCAPSTAT1 ( 32'h0 | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR  )
`define UMCTL2_REG_ONEBITRO_MSK_OCCAPSTAT1 ( 32'h0 | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR  )
`define UMCTL2_REG_COMPANION_MSK_OCCAPSTAT1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_OCCAPSTAT1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_OCCAPSTAT1 ( 32'h0  )
`define UMCTL2_REG_DFLT_OCCAPSTAT1 ( 32'h0 | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR) | ((`UMCTL2_REG_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR) << `UMCTL2_REG_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_OCCAPSTAT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_OCCAPSTAT1)) : ({^(`UMCTL2_REG_DFLT_OCCAPSTAT1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_OCCAPSTAT1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_OCCAPSTAT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_OCCAPSTAT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_OCCAPSTAT1 26
`endif //UMCTL2_OCCAP_EN_1

`ifdef MEMC_LPDDR2
// Register DERATESTAT 
`define UMCTL2_REG_DERATESTAT_ADDR `SHIFTAPBADDR( 32'h000003f0 )
`define UMCTL2_REG_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_DERATESTAT_DERATE_TEMP_LIMIT_INTR 1
`define UMCTL2_REG_OFFSET_DERATESTAT_DERATE_TEMP_LIMIT_INTR 0
`define UMCTL2_REG_DFLT_DERATESTAT_DERATE_TEMP_LIMIT_INTR 1'h0
`define UMCTL2_REG_MSK_DERATESTAT `UMCTL2_REG_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR
`define UMCTL2_REG_RWONLY_MSK_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR `endif  )
`define UMCTL2_REG_COMPANION_MSK_DERATESTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_DERATESTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_DERATESTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DFLT_DERATESTAT_DERATE_TEMP_LIMIT_INTR) << `UMCTL2_REG_OFFSET_DERATESTAT_DERATE_TEMP_LIMIT_INTR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_DERATESTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_DERATESTAT)) : ({^(`UMCTL2_REG_DFLT_DERATESTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_DERATESTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_DERATESTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_DERATESTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_DERATESTAT 1
`endif //MEMC_LPDDR2



`ifdef UMCTL2_INCL_ARB
// Register PSTAT 
`define UMCTL2_REG_PSTAT_ADDR `SHIFTAPBADDR( 32'h000003fc )
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_0 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_0 0
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_0 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_1 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_1 1
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_1 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_2 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_2 2
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_2 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_3 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_3 3
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_3 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_4 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_4 4
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_4 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_5 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_5 5
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_5 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_6 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_6 6
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_6 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_7 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_7 7
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_7 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_8 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_8 8
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_8 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_9 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_9 9
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_9 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_10 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_10 10
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_10 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_11 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_11 11
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_11 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_12 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_12 12
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_12 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_13 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_13 13
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_13 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_14 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_14 14
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_14 1'h0
`define UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_PSTAT_RD_PORT_BUSY_15 1
`define UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_15 15
`define UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_15 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_0 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_0 16
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_0 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_1 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_1 17
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_1 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_2 32'b00000000000001000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_2 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_2 18
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_2 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_3 32'b00000000000010000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_3 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_3 19
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_3 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_4 32'b00000000000100000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_4 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_4 20
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_4 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_5 32'b00000000001000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_5 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_5 21
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_5 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_6 32'b00000000010000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_6 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_6 22
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_6 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_7 32'b00000000100000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_7 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_7 23
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_7 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_8 32'b00000001000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_8 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_8 24
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_8 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_9 32'b00000010000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_9 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_9 25
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_9 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_10 32'b00000100000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_10 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_10 26
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_10 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_11 32'b00001000000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_11 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_11 27
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_11 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_12 32'b00010000000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_12 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_12 28
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_12 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_13 32'b00100000000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_13 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_13 29
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_13 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_14 32'b01000000000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_14 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_14 30
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_14 1'h0
`define UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_15 32'b10000000000000000000000000000000
`define UMCTL2_REG_SIZE_PSTAT_WR_PORT_BUSY_15 1
`define UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_15 31
`define UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_15 1'h0
`define UMCTL2_REG_MSK_PSTAT ( `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_0 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_1 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_2 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_3 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_4 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_5 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_6 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_7 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_8 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_9 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_10 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_11 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_12 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_13 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_14 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_15 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_0 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_1 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_2 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_3 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_4 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_5 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_6 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_7 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_8 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_9 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_10 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_11 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_12 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_13 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_14 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_15 )
`define UMCTL2_REG_RWONLY_MSK_PSTAT ( 32'h0 `ifdef UMCTL2_PORT_0 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_0 `endif `ifdef UMCTL2_PORT_1 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_1 `endif `ifdef UMCTL2_PORT_2 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_2 `endif `ifdef UMCTL2_PORT_3 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_3 `endif `ifdef UMCTL2_PORT_4 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_4 `endif `ifdef UMCTL2_PORT_5 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_5 `endif `ifdef UMCTL2_PORT_6 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_6 `endif `ifdef UMCTL2_PORT_7 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_7 `endif `ifdef UMCTL2_PORT_8 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_8 `endif `ifdef UMCTL2_PORT_9 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_9 `endif `ifdef UMCTL2_PORT_10 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_10 `endif `ifdef UMCTL2_PORT_11 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_11 `endif `ifdef UMCTL2_PORT_12 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_12 `endif `ifdef UMCTL2_PORT_13 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_13 `endif `ifdef UMCTL2_PORT_14 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_14 `endif `ifdef UMCTL2_PORT_15 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_15 `endif `ifdef UMCTL2_PORT_0 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_0 `endif `ifdef UMCTL2_PORT_1 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_1 `endif `ifdef UMCTL2_PORT_2 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_2 `endif `ifdef UMCTL2_PORT_3 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_3 `endif `ifdef UMCTL2_PORT_4 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_4 `endif `ifdef UMCTL2_PORT_5 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_5 `endif `ifdef UMCTL2_PORT_6 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_6 `endif `ifdef UMCTL2_PORT_7 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_7 `endif `ifdef UMCTL2_PORT_8 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_8 `endif `ifdef UMCTL2_PORT_9 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_9 `endif `ifdef UMCTL2_PORT_10 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_10 `endif `ifdef UMCTL2_PORT_11 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_11 `endif `ifdef UMCTL2_PORT_12 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_12 `endif `ifdef UMCTL2_PORT_13 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_13 `endif `ifdef UMCTL2_PORT_14 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_14 `endif `ifdef UMCTL2_PORT_15 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PSTAT ( 32'h0 `ifdef UMCTL2_PORT_0 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_0 `endif `ifdef UMCTL2_PORT_1 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_1 `endif `ifdef UMCTL2_PORT_2 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_2 `endif `ifdef UMCTL2_PORT_3 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_3 `endif `ifdef UMCTL2_PORT_4 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_4 `endif `ifdef UMCTL2_PORT_5 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_5 `endif `ifdef UMCTL2_PORT_6 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_6 `endif `ifdef UMCTL2_PORT_7 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_7 `endif `ifdef UMCTL2_PORT_8 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_8 `endif `ifdef UMCTL2_PORT_9 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_9 `endif `ifdef UMCTL2_PORT_10 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_10 `endif `ifdef UMCTL2_PORT_11 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_11 `endif `ifdef UMCTL2_PORT_12 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_12 `endif `ifdef UMCTL2_PORT_13 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_13 `endif `ifdef UMCTL2_PORT_14 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_14 `endif `ifdef UMCTL2_PORT_15 | `UMCTL2_REG_MSK_PSTAT_RD_PORT_BUSY_15 `endif `ifdef UMCTL2_PORT_0 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_0 `endif `ifdef UMCTL2_PORT_1 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_1 `endif `ifdef UMCTL2_PORT_2 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_2 `endif `ifdef UMCTL2_PORT_3 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_3 `endif `ifdef UMCTL2_PORT_4 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_4 `endif `ifdef UMCTL2_PORT_5 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_5 `endif `ifdef UMCTL2_PORT_6 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_6 `endif `ifdef UMCTL2_PORT_7 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_7 `endif `ifdef UMCTL2_PORT_8 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_8 `endif `ifdef UMCTL2_PORT_9 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_9 `endif `ifdef UMCTL2_PORT_10 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_10 `endif `ifdef UMCTL2_PORT_11 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_11 `endif `ifdef UMCTL2_PORT_12 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_12 `endif `ifdef UMCTL2_PORT_13 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_13 `endif `ifdef UMCTL2_PORT_14 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_14 `endif `ifdef UMCTL2_PORT_15 | `UMCTL2_REG_MSK_PSTAT_WR_PORT_BUSY_15 `endif  )
`define UMCTL2_REG_COMPANION_MSK_PSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_PSTAT ( 32'h0 `ifdef UMCTL2_PORT_0 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_0) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_0) `endif `ifdef UMCTL2_PORT_1 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_1) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_1) `endif `ifdef UMCTL2_PORT_2 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_2) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_2) `endif `ifdef UMCTL2_PORT_3 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_3) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_3) `endif `ifdef UMCTL2_PORT_4 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_4) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_4) `endif `ifdef UMCTL2_PORT_5 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_5) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_5) `endif `ifdef UMCTL2_PORT_6 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_6) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_6) `endif `ifdef UMCTL2_PORT_7 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_7) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_7) `endif `ifdef UMCTL2_PORT_8 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_8) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_8) `endif `ifdef UMCTL2_PORT_9 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_9) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_9) `endif `ifdef UMCTL2_PORT_10 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_10) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_10) `endif `ifdef UMCTL2_PORT_11 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_11) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_11) `endif `ifdef UMCTL2_PORT_12 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_12) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_12) `endif `ifdef UMCTL2_PORT_13 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_13) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_13) `endif `ifdef UMCTL2_PORT_14 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_14) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_14) `endif `ifdef UMCTL2_PORT_15 | ((`UMCTL2_REG_DFLT_PSTAT_RD_PORT_BUSY_15) << `UMCTL2_REG_OFFSET_PSTAT_RD_PORT_BUSY_15) `endif `ifdef UMCTL2_PORT_0 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_0) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_0) `endif `ifdef UMCTL2_PORT_1 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_1) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_1) `endif `ifdef UMCTL2_PORT_2 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_2) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_2) `endif `ifdef UMCTL2_PORT_3 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_3) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_3) `endif `ifdef UMCTL2_PORT_4 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_4) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_4) `endif `ifdef UMCTL2_PORT_5 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_5) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_5) `endif `ifdef UMCTL2_PORT_6 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_6) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_6) `endif `ifdef UMCTL2_PORT_7 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_7) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_7) `endif `ifdef UMCTL2_PORT_8 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_8) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_8) `endif `ifdef UMCTL2_PORT_9 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_9) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_9) `endif `ifdef UMCTL2_PORT_10 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_10) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_10) `endif `ifdef UMCTL2_PORT_11 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_11) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_11) `endif `ifdef UMCTL2_PORT_12 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_12) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_12) `endif `ifdef UMCTL2_PORT_13 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_13) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_13) `endif `ifdef UMCTL2_PORT_14 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_14) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_14) `endif `ifdef UMCTL2_PORT_15 | ((`UMCTL2_REG_DFLT_PSTAT_WR_PORT_BUSY_15) << `UMCTL2_REG_OFFSET_PSTAT_WR_PORT_BUSY_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PSTAT)) : ({^(`UMCTL2_REG_DFLT_PSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PSTAT 32
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
// Register PCCFG 
`define UMCTL2_REG_PCCFG_ADDR `SHIFTAPBADDR( 32'h00000400 )
`define UMCTL2_REG_MSK_PCCFG_GO2CRITICAL_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCCFG_GO2CRITICAL_EN 1
`define UMCTL2_REG_OFFSET_PCCFG_GO2CRITICAL_EN 0
`define UMCTL2_REG_DFLT_PCCFG_GO2CRITICAL_EN 1'h0
`define UMCTL2_REG_MSK_PCCFG_PAGEMATCH_LIMIT 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_PCCFG_PAGEMATCH_LIMIT 1
`define UMCTL2_REG_OFFSET_PCCFG_PAGEMATCH_LIMIT 4
`define UMCTL2_REG_DFLT_PCCFG_PAGEMATCH_LIMIT 1'h0
`define UMCTL2_REG_MSK_PCCFG_BL_EXP_MODE 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_PCCFG_BL_EXP_MODE 1
`define UMCTL2_REG_OFFSET_PCCFG_BL_EXP_MODE 8
`define UMCTL2_REG_DFLT_PCCFG_BL_EXP_MODE 1'h0
`define UMCTL2_REG_MSK_PCCFG_DCH_DENSITY_RATIO 32'b00000000000000000011000000000000
`define UMCTL2_REG_SIZE_PCCFG_DCH_DENSITY_RATIO 2
`define UMCTL2_REG_OFFSET_PCCFG_DCH_DENSITY_RATIO 12
`define UMCTL2_REG_DFLT_PCCFG_DCH_DENSITY_RATIO 2'h0
`define UMCTL2_REG_MSK_PCCFG ( `UMCTL2_REG_MSK_PCCFG_GO2CRITICAL_EN | `UMCTL2_REG_MSK_PCCFG_PAGEMATCH_LIMIT | `UMCTL2_REG_MSK_PCCFG_BL_EXP_MODE | `UMCTL2_REG_MSK_PCCFG_DCH_DENSITY_RATIO )
`define UMCTL2_REG_RWONLY_MSK_PCCFG ( 32'h0 | `UMCTL2_REG_MSK_PCCFG_GO2CRITICAL_EN | `UMCTL2_REG_MSK_PCCFG_PAGEMATCH_LIMIT | `UMCTL2_REG_MSK_PCCFG_BL_EXP_MODE `ifdef DDRCTL_HET_INTERLEAVE_EN_1 | `UMCTL2_REG_MSK_PCCFG_DCH_DENSITY_RATIO `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCCFG ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCCFG ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCCFG ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCCFG ( 32'h0  )
`define UMCTL2_REG_DFLT_PCCFG ( 32'h0 | ((`UMCTL2_REG_DFLT_PCCFG_GO2CRITICAL_EN) << `UMCTL2_REG_OFFSET_PCCFG_GO2CRITICAL_EN) | ((`UMCTL2_REG_DFLT_PCCFG_PAGEMATCH_LIMIT) << `UMCTL2_REG_OFFSET_PCCFG_PAGEMATCH_LIMIT) | ((`UMCTL2_REG_DFLT_PCCFG_BL_EXP_MODE) << `UMCTL2_REG_OFFSET_PCCFG_BL_EXP_MODE) `ifdef DDRCTL_HET_INTERLEAVE_EN_1 | ((`UMCTL2_REG_DFLT_PCCFG_DCH_DENSITY_RATIO) << `UMCTL2_REG_OFFSET_PCCFG_DCH_DENSITY_RATIO) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCCFG)) : ({^(`UMCTL2_REG_DFLT_PCCFG & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCCFG & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCCFG & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCCFG 14
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_0
// Register PCFGR_0 
`define UMCTL2_REG_PCFGR_0_ADDR `SHIFTAPBADDR( 32'h00000404 )
`define UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PRIORITY_0 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_0_RD_PORT_PRIORITY_0 10
`define UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_PRIORITY_0 0
`define UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_PRIORITY_0 10'h0
`define UMCTL2_REG_MSK_PCFGR_0_READ_REORDER_BYPASS_EN_0 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_0_READ_REORDER_BYPASS_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGR_0_READ_REORDER_BYPASS_EN_0 11
`define UMCTL2_REG_DFLT_PCFGR_0_READ_REORDER_BYPASS_EN_0 1'h0
`define UMCTL2_REG_MSK_PCFGR_0_RD_PORT_AGING_EN_0 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_0_RD_PORT_AGING_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_AGING_EN_0 12
`define UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_AGING_EN_0 1'h0
`define UMCTL2_REG_MSK_PCFGR_0_RD_PORT_URGENT_EN_0 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_0_RD_PORT_URGENT_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_URGENT_EN_0 13
`define UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_URGENT_EN_0 1'h0
`define UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 14
`define UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_0_RDWR_ORDERED_EN_0 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_0_RDWR_ORDERED_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGR_0_RDWR_ORDERED_EN_0 16
`define UMCTL2_REG_DFLT_PCFGR_0_RDWR_ORDERED_EN_0 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_0 ( `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PRIORITY_0 | `UMCTL2_REG_MSK_PCFGR_0_READ_REORDER_BYPASS_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_AGING_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_URGENT_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RDWR_ORDERED_EN_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PRIORITY_0 `ifdef UMCTL2_PORT_CH0_0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_0_READ_REORDER_BYPASS_EN_0 `endif `endif | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_AGING_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_URGENT_EN_0 | `UMCTL2_REG_MSK_PCFGR_0_RD_PORT_PAGEMATCH_EN_0 `ifdef UMCTL2_A_RDWR_ORDERED_0 `ifdef UMCTL2_A_AXI_0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_0_RDWR_ORDERED_EN_0 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_PRIORITY_0) << `UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_PRIORITY_0) `ifdef UMCTL2_PORT_CH0_0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_0_READ_REORDER_BYPASS_EN_0) << `UMCTL2_REG_OFFSET_PCFGR_0_READ_REORDER_BYPASS_EN_0) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_AGING_EN_0) << `UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_AGING_EN_0) | ((`UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_URGENT_EN_0) << `UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_URGENT_EN_0) | ((`UMCTL2_REG_DFLT_PCFGR_0_RD_PORT_PAGEMATCH_EN_0) << `UMCTL2_REG_OFFSET_PCFGR_0_RD_PORT_PAGEMATCH_EN_0) `ifdef UMCTL2_A_RDWR_ORDERED_0 `ifdef UMCTL2_A_AXI_0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_0_RDWR_ORDERED_EN_0) << `UMCTL2_REG_OFFSET_PCFGR_0_RDWR_ORDERED_EN_0) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_0)) : ({^(`UMCTL2_REG_DFLT_PCFGR_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_0 17
`endif //UMCTL2_PORT_0
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_0
// Register PCFGW_0 
`define UMCTL2_REG_PCFGW_0_ADDR `SHIFTAPBADDR( 32'h00000408 )
`define UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PRIORITY_0 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_0_WR_PORT_PRIORITY_0 10
`define UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_PRIORITY_0 0
`define UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_PRIORITY_0 10'h0
`define UMCTL2_REG_MSK_PCFGW_0_WR_PORT_AGING_EN_0 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_0_WR_PORT_AGING_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_AGING_EN_0 12
`define UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_AGING_EN_0 1'h0
`define UMCTL2_REG_MSK_PCFGW_0_WR_PORT_URGENT_EN_0 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_0_WR_PORT_URGENT_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_URGENT_EN_0 13
`define UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_URGENT_EN_0 1'h0
`define UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PAGEMATCH_EN_0 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_0_WR_PORT_PAGEMATCH_EN_0 1
`define UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_PAGEMATCH_EN_0 14
`define UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_PAGEMATCH_EN_0 1'h1
`define UMCTL2_REG_MSK_PCFGW_0 ( `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PRIORITY_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_AGING_EN_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_URGENT_EN_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PAGEMATCH_EN_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PRIORITY_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_AGING_EN_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_URGENT_EN_0 | `UMCTL2_REG_MSK_PCFGW_0_WR_PORT_PAGEMATCH_EN_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_PRIORITY_0) << `UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_PRIORITY_0) | ((`UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_AGING_EN_0) << `UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_AGING_EN_0) | ((`UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_URGENT_EN_0) << `UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_URGENT_EN_0) | ((`UMCTL2_REG_DFLT_PCFGW_0_WR_PORT_PAGEMATCH_EN_0) << `UMCTL2_REG_OFFSET_PCFGW_0_WR_PORT_PAGEMATCH_EN_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_0)) : ({^(`UMCTL2_REG_DFLT_PCFGW_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_0 15
`endif //UMCTL2_PORT_0
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_0
// Register PCFGC_0 
`define UMCTL2_REG_PCFGC_0_ADDR `SHIFTAPBADDR( 32'h0000040c )
`define UMCTL2_REG_MSK_PCFGC_0_AHB_ENDIANNESS_0 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_0_AHB_ENDIANNESS_0 2
`define UMCTL2_REG_OFFSET_PCFGC_0_AHB_ENDIANNESS_0 0
`define UMCTL2_REG_DFLT_PCFGC_0_AHB_ENDIANNESS_0 2'h0
`define UMCTL2_REG_MSK_PCFGC_0 `UMCTL2_REG_MSK_PCFGC_0_AHB_ENDIANNESS_0
`define UMCTL2_REG_RWONLY_MSK_PCFGC_0 ( 32'h0 `ifdef UMCTL2_A_AHB_0 | `UMCTL2_REG_MSK_PCFGC_0_AHB_ENDIANNESS_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_0 ( 32'h0 `ifdef UMCTL2_A_AHB_0 | ((`UMCTL2_REG_DFLT_PCFGC_0_AHB_ENDIANNESS_0) << `UMCTL2_REG_OFFSET_PCFGC_0_AHB_ENDIANNESS_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_0)) : ({^(`UMCTL2_REG_DFLT_PCFGC_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_0 2
`endif //UMCTL2_A_AHB_0

`ifdef UMCTL2_PORT_CH0_0
// Register PCFGIDMASKCH0_0 
`define UMCTL2_REG_PCFGIDMASKCH0_0_ADDR `SHIFTAPBADDR( 32'h00000410 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_0_ID_MASK_0_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_0_ID_MASK_0_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_0_ID_MASK_0_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_0_ID_MASK_0_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_0 `UMCTL2_REG_MSK_PCFGIDMASKCH0_0_ID_MASK_0_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_0_ID_MASK_0_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0_ID_MASK_0_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_0_ID_MASK_0_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_0

`ifdef UMCTL2_PORT_CH0_0
// Register PCFGIDVALUECH0_0 
`define UMCTL2_REG_PCFGIDVALUECH0_0_ADDR `SHIFTAPBADDR( 32'h00000414 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_0_ID_VALUE_0_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_0_ID_VALUE_0_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_0_ID_VALUE_0_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_0_ID_VALUE_0_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_0 `UMCTL2_REG_MSK_PCFGIDVALUECH0_0_ID_VALUE_0_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_0_ID_VALUE_0_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0_ID_VALUE_0_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_0_ID_VALUE_0_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_0

`ifdef UMCTL2_PORT_CH1_0
// Register PCFGIDMASKCH1_0 
`define UMCTL2_REG_PCFGIDMASKCH1_0_ADDR `SHIFTAPBADDR( 32'h00000418 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_0_ID_MASK_1_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_0_ID_MASK_1_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_0_ID_MASK_1_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_0_ID_MASK_1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_0 `UMCTL2_REG_MSK_PCFGIDMASKCH1_0_ID_MASK_1_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_0_ID_MASK_1_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0_ID_MASK_1_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_0_ID_MASK_1_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_0

`ifdef UMCTL2_PORT_CH1_0
// Register PCFGIDVALUECH1_0 
`define UMCTL2_REG_PCFGIDVALUECH1_0_ADDR `SHIFTAPBADDR( 32'h0000041c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_0_ID_VALUE_1_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_0_ID_VALUE_1_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_0_ID_VALUE_1_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_0_ID_VALUE_1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_0 `UMCTL2_REG_MSK_PCFGIDVALUECH1_0_ID_VALUE_1_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_0_ID_VALUE_1_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0_ID_VALUE_1_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_0_ID_VALUE_1_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_0

`ifdef UMCTL2_PORT_CH2_0
// Register PCFGIDMASKCH2_0 
`define UMCTL2_REG_PCFGIDMASKCH2_0_ADDR `SHIFTAPBADDR( 32'h00000420 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_0_ID_MASK_2_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_0_ID_MASK_2_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_0_ID_MASK_2_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_0_ID_MASK_2_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_0 `UMCTL2_REG_MSK_PCFGIDMASKCH2_0_ID_MASK_2_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_0_ID_MASK_2_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0_ID_MASK_2_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_0_ID_MASK_2_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_0

`ifdef UMCTL2_PORT_CH2_0
// Register PCFGIDVALUECH2_0 
`define UMCTL2_REG_PCFGIDVALUECH2_0_ADDR `SHIFTAPBADDR( 32'h00000424 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_0_ID_VALUE_2_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_0_ID_VALUE_2_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_0_ID_VALUE_2_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_0_ID_VALUE_2_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_0 `UMCTL2_REG_MSK_PCFGIDVALUECH2_0_ID_VALUE_2_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_0_ID_VALUE_2_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0_ID_VALUE_2_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_0_ID_VALUE_2_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_0

`ifdef UMCTL2_PORT_CH3_0
// Register PCFGIDMASKCH3_0 
`define UMCTL2_REG_PCFGIDMASKCH3_0_ADDR `SHIFTAPBADDR( 32'h00000428 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_0_ID_MASK_3_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_0_ID_MASK_3_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_0_ID_MASK_3_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_0_ID_MASK_3_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_0 `UMCTL2_REG_MSK_PCFGIDMASKCH3_0_ID_MASK_3_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_0_ID_MASK_3_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0_ID_MASK_3_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_0_ID_MASK_3_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_0

`ifdef UMCTL2_PORT_CH3_0
// Register PCFGIDVALUECH3_0 
`define UMCTL2_REG_PCFGIDVALUECH3_0_ADDR `SHIFTAPBADDR( 32'h0000042c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_0_ID_VALUE_3_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_0_ID_VALUE_3_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_0_ID_VALUE_3_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_0_ID_VALUE_3_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_0 `UMCTL2_REG_MSK_PCFGIDVALUECH3_0_ID_VALUE_3_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_0_ID_VALUE_3_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0_ID_VALUE_3_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_0_ID_VALUE_3_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_0

`ifdef UMCTL2_PORT_CH4_0
// Register PCFGIDMASKCH4_0 
`define UMCTL2_REG_PCFGIDMASKCH4_0_ADDR `SHIFTAPBADDR( 32'h00000430 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_0_ID_MASK_4_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_0_ID_MASK_4_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_0_ID_MASK_4_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_0_ID_MASK_4_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_0 `UMCTL2_REG_MSK_PCFGIDMASKCH4_0_ID_MASK_4_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_0_ID_MASK_4_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0_ID_MASK_4_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_0_ID_MASK_4_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_0

`ifdef UMCTL2_PORT_CH4_0
// Register PCFGIDVALUECH4_0 
`define UMCTL2_REG_PCFGIDVALUECH4_0_ADDR `SHIFTAPBADDR( 32'h00000434 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_0_ID_VALUE_4_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_0_ID_VALUE_4_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_0_ID_VALUE_4_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_0_ID_VALUE_4_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_0 `UMCTL2_REG_MSK_PCFGIDVALUECH4_0_ID_VALUE_4_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_0_ID_VALUE_4_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0_ID_VALUE_4_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_0_ID_VALUE_4_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_0

`ifdef UMCTL2_PORT_CH5_0
// Register PCFGIDMASKCH5_0 
`define UMCTL2_REG_PCFGIDMASKCH5_0_ADDR `SHIFTAPBADDR( 32'h00000438 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_0_ID_MASK_5_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_0_ID_MASK_5_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_0_ID_MASK_5_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_0_ID_MASK_5_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_0 `UMCTL2_REG_MSK_PCFGIDMASKCH5_0_ID_MASK_5_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_0_ID_MASK_5_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0_ID_MASK_5_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_0_ID_MASK_5_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_0

`ifdef UMCTL2_PORT_CH5_0
// Register PCFGIDVALUECH5_0 
`define UMCTL2_REG_PCFGIDVALUECH5_0_ADDR `SHIFTAPBADDR( 32'h0000043c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_0_ID_VALUE_5_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_0_ID_VALUE_5_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_0_ID_VALUE_5_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_0_ID_VALUE_5_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_0 `UMCTL2_REG_MSK_PCFGIDVALUECH5_0_ID_VALUE_5_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_0_ID_VALUE_5_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0_ID_VALUE_5_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_0_ID_VALUE_5_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_0

`ifdef UMCTL2_PORT_CH6_0
// Register PCFGIDMASKCH6_0 
`define UMCTL2_REG_PCFGIDMASKCH6_0_ADDR `SHIFTAPBADDR( 32'h00000440 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_0_ID_MASK_6_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_0_ID_MASK_6_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_0_ID_MASK_6_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_0_ID_MASK_6_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_0 `UMCTL2_REG_MSK_PCFGIDMASKCH6_0_ID_MASK_6_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_0_ID_MASK_6_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0_ID_MASK_6_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_0_ID_MASK_6_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_0

`ifdef UMCTL2_PORT_CH6_0
// Register PCFGIDVALUECH6_0 
`define UMCTL2_REG_PCFGIDVALUECH6_0_ADDR `SHIFTAPBADDR( 32'h00000444 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_0_ID_VALUE_6_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_0_ID_VALUE_6_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_0_ID_VALUE_6_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_0_ID_VALUE_6_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_0 `UMCTL2_REG_MSK_PCFGIDVALUECH6_0_ID_VALUE_6_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_0_ID_VALUE_6_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0_ID_VALUE_6_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_0_ID_VALUE_6_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_0

`ifdef UMCTL2_PORT_CH7_0
// Register PCFGIDMASKCH7_0 
`define UMCTL2_REG_PCFGIDMASKCH7_0_ADDR `SHIFTAPBADDR( 32'h00000448 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_0_ID_MASK_7_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_0_ID_MASK_7_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_0_ID_MASK_7_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_0_ID_MASK_7_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_0 `UMCTL2_REG_MSK_PCFGIDMASKCH7_0_ID_MASK_7_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_0_ID_MASK_7_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0_ID_MASK_7_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_0_ID_MASK_7_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_0

`ifdef UMCTL2_PORT_CH7_0
// Register PCFGIDVALUECH7_0 
`define UMCTL2_REG_PCFGIDVALUECH7_0_ADDR `SHIFTAPBADDR( 32'h0000044c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_0_ID_VALUE_7_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_0_ID_VALUE_7_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_0_ID_VALUE_7_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_0_ID_VALUE_7_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_0 `UMCTL2_REG_MSK_PCFGIDVALUECH7_0_ID_VALUE_7_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_0_ID_VALUE_7_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0_ID_VALUE_7_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_0_ID_VALUE_7_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_0

`ifdef UMCTL2_PORT_CH8_0
// Register PCFGIDMASKCH8_0 
`define UMCTL2_REG_PCFGIDMASKCH8_0_ADDR `SHIFTAPBADDR( 32'h00000450 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_0_ID_MASK_8_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_0_ID_MASK_8_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_0_ID_MASK_8_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_0_ID_MASK_8_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_0 `UMCTL2_REG_MSK_PCFGIDMASKCH8_0_ID_MASK_8_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_0_ID_MASK_8_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0_ID_MASK_8_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_0_ID_MASK_8_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_0

`ifdef UMCTL2_PORT_CH8_0
// Register PCFGIDVALUECH8_0 
`define UMCTL2_REG_PCFGIDVALUECH8_0_ADDR `SHIFTAPBADDR( 32'h00000454 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_0_ID_VALUE_8_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_0_ID_VALUE_8_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_0_ID_VALUE_8_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_0_ID_VALUE_8_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_0 `UMCTL2_REG_MSK_PCFGIDVALUECH8_0_ID_VALUE_8_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_0_ID_VALUE_8_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0_ID_VALUE_8_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_0_ID_VALUE_8_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_0

`ifdef UMCTL2_PORT_CH9_0
// Register PCFGIDMASKCH9_0 
`define UMCTL2_REG_PCFGIDMASKCH9_0_ADDR `SHIFTAPBADDR( 32'h00000458 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_0_ID_MASK_9_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_0_ID_MASK_9_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_0_ID_MASK_9_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_0_ID_MASK_9_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_0 `UMCTL2_REG_MSK_PCFGIDMASKCH9_0_ID_MASK_9_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_0_ID_MASK_9_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0_ID_MASK_9_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_0_ID_MASK_9_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_0

`ifdef UMCTL2_PORT_CH9_0
// Register PCFGIDVALUECH9_0 
`define UMCTL2_REG_PCFGIDVALUECH9_0_ADDR `SHIFTAPBADDR( 32'h0000045c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_0_ID_VALUE_9_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_0_ID_VALUE_9_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_0_ID_VALUE_9_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_0_ID_VALUE_9_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_0 `UMCTL2_REG_MSK_PCFGIDVALUECH9_0_ID_VALUE_9_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_0_ID_VALUE_9_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0_ID_VALUE_9_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_0_ID_VALUE_9_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_0

`ifdef UMCTL2_PORT_CH10_0
// Register PCFGIDMASKCH10_0 
`define UMCTL2_REG_PCFGIDMASKCH10_0_ADDR `SHIFTAPBADDR( 32'h00000460 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_0_ID_MASK_10_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_0_ID_MASK_10_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_0_ID_MASK_10_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_0_ID_MASK_10_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_0 `UMCTL2_REG_MSK_PCFGIDMASKCH10_0_ID_MASK_10_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_0_ID_MASK_10_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0_ID_MASK_10_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_0_ID_MASK_10_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_0

`ifdef UMCTL2_PORT_CH10_0
// Register PCFGIDVALUECH10_0 
`define UMCTL2_REG_PCFGIDVALUECH10_0_ADDR `SHIFTAPBADDR( 32'h00000464 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_0_ID_VALUE_10_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_0_ID_VALUE_10_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_0_ID_VALUE_10_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_0_ID_VALUE_10_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_0 `UMCTL2_REG_MSK_PCFGIDVALUECH10_0_ID_VALUE_10_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_0_ID_VALUE_10_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0_ID_VALUE_10_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_0_ID_VALUE_10_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_0

`ifdef UMCTL2_PORT_CH11_0
// Register PCFGIDMASKCH11_0 
`define UMCTL2_REG_PCFGIDMASKCH11_0_ADDR `SHIFTAPBADDR( 32'h00000468 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_0_ID_MASK_11_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_0_ID_MASK_11_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_0_ID_MASK_11_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_0_ID_MASK_11_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_0 `UMCTL2_REG_MSK_PCFGIDMASKCH11_0_ID_MASK_11_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_0_ID_MASK_11_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0_ID_MASK_11_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_0_ID_MASK_11_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_0

`ifdef UMCTL2_PORT_CH11_0
// Register PCFGIDVALUECH11_0 
`define UMCTL2_REG_PCFGIDVALUECH11_0_ADDR `SHIFTAPBADDR( 32'h0000046c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_0_ID_VALUE_11_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_0_ID_VALUE_11_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_0_ID_VALUE_11_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_0_ID_VALUE_11_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_0 `UMCTL2_REG_MSK_PCFGIDVALUECH11_0_ID_VALUE_11_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_0_ID_VALUE_11_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0_ID_VALUE_11_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_0_ID_VALUE_11_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_0

`ifdef UMCTL2_PORT_CH12_0
// Register PCFGIDMASKCH12_0 
`define UMCTL2_REG_PCFGIDMASKCH12_0_ADDR `SHIFTAPBADDR( 32'h00000470 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_0_ID_MASK_12_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_0_ID_MASK_12_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_0_ID_MASK_12_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_0_ID_MASK_12_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_0 `UMCTL2_REG_MSK_PCFGIDMASKCH12_0_ID_MASK_12_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_0_ID_MASK_12_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0_ID_MASK_12_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_0_ID_MASK_12_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_0

`ifdef UMCTL2_PORT_CH12_0
// Register PCFGIDVALUECH12_0 
`define UMCTL2_REG_PCFGIDVALUECH12_0_ADDR `SHIFTAPBADDR( 32'h00000474 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_0_ID_VALUE_12_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_0_ID_VALUE_12_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_0_ID_VALUE_12_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_0_ID_VALUE_12_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_0 `UMCTL2_REG_MSK_PCFGIDVALUECH12_0_ID_VALUE_12_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_0_ID_VALUE_12_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0_ID_VALUE_12_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_0_ID_VALUE_12_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_0

`ifdef UMCTL2_PORT_CH13_0
// Register PCFGIDMASKCH13_0 
`define UMCTL2_REG_PCFGIDMASKCH13_0_ADDR `SHIFTAPBADDR( 32'h00000478 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_0_ID_MASK_13_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_0_ID_MASK_13_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_0_ID_MASK_13_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_0_ID_MASK_13_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_0 `UMCTL2_REG_MSK_PCFGIDMASKCH13_0_ID_MASK_13_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_0_ID_MASK_13_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0_ID_MASK_13_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_0_ID_MASK_13_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_0

`ifdef UMCTL2_PORT_CH13_0
// Register PCFGIDVALUECH13_0 
`define UMCTL2_REG_PCFGIDVALUECH13_0_ADDR `SHIFTAPBADDR( 32'h0000047c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_0_ID_VALUE_13_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_0_ID_VALUE_13_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_0_ID_VALUE_13_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_0_ID_VALUE_13_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_0 `UMCTL2_REG_MSK_PCFGIDVALUECH13_0_ID_VALUE_13_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_0_ID_VALUE_13_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0_ID_VALUE_13_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_0_ID_VALUE_13_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_0

`ifdef UMCTL2_PORT_CH14_0
// Register PCFGIDMASKCH14_0 
`define UMCTL2_REG_PCFGIDMASKCH14_0_ADDR `SHIFTAPBADDR( 32'h00000480 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_0_ID_MASK_14_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_0_ID_MASK_14_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_0_ID_MASK_14_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_0_ID_MASK_14_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_0 `UMCTL2_REG_MSK_PCFGIDMASKCH14_0_ID_MASK_14_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_0_ID_MASK_14_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0_ID_MASK_14_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_0_ID_MASK_14_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_0

`ifdef UMCTL2_PORT_CH14_0
// Register PCFGIDVALUECH14_0 
`define UMCTL2_REG_PCFGIDVALUECH14_0_ADDR `SHIFTAPBADDR( 32'h00000484 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_0_ID_VALUE_14_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_0_ID_VALUE_14_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_0_ID_VALUE_14_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_0_ID_VALUE_14_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_0 `UMCTL2_REG_MSK_PCFGIDVALUECH14_0_ID_VALUE_14_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_0_ID_VALUE_14_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0_ID_VALUE_14_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_0_ID_VALUE_14_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_0

`ifdef UMCTL2_PORT_CH15_0
// Register PCFGIDMASKCH15_0 
`define UMCTL2_REG_PCFGIDMASKCH15_0_ADDR `SHIFTAPBADDR( 32'h00000488 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_0_ID_MASK_15_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_0_ID_MASK_15_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_0_ID_MASK_15_0 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_0_ID_MASK_15_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_0 `UMCTL2_REG_MSK_PCFGIDMASKCH15_0_ID_MASK_15_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_0_ID_MASK_15_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0_ID_MASK_15_0) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_0_ID_MASK_15_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_0

`ifdef UMCTL2_PORT_CH15_0
// Register PCFGIDVALUECH15_0 
`define UMCTL2_REG_PCFGIDVALUECH15_0_ADDR `SHIFTAPBADDR( 32'h0000048c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_0_ID_VALUE_15_0 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_0_ID_VALUE_15_0 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_0_ID_VALUE_15_0 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_0_ID_VALUE_15_0 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_0 `UMCTL2_REG_MSK_PCFGIDVALUECH15_0_ID_VALUE_15_0
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_0_ID_VALUE_15_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0_ID_VALUE_15_0) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_0_ID_VALUE_15_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_0 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_0

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_0
// Register PCTRL_0 
`define UMCTL2_REG_PCTRL_0_ADDR `SHIFTAPBADDR( 32'h00000490 )
`define UMCTL2_REG_MSK_PCTRL_0_PORT_EN_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_0_PORT_EN_0 1
`define UMCTL2_REG_OFFSET_PCTRL_0_PORT_EN_0 0
`define UMCTL2_REG_DFLT_PCTRL_0_PORT_EN_0 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_0 `UMCTL2_REG_MSK_PCTRL_0_PORT_EN_0
`define UMCTL2_REG_RWONLY_MSK_PCTRL_0 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_0_PORT_EN_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_0_PORT_EN_0) << `UMCTL2_REG_OFFSET_PCTRL_0_PORT_EN_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_0)) : ({^(`UMCTL2_REG_DFLT_PCTRL_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_0 1
`endif //UMCTL2_PORT_0
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_0
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_0 
`define UMCTL2_REG_PCFGQOS0_0_ADDR `SHIFTAPBADDR( 32'h00000494 )
`define UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 0
`define UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 8
`define UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION0_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_0_RQOS_MAP_REGION0_0 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION0_0 16
`define UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION0_0 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION1_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_0_RQOS_MAP_REGION1_0 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION1_0 20
`define UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION2_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_0_RQOS_MAP_REGION2_0 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION2_0 24
`define UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION2_0 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_0 ( `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION0_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION1_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION2_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL1_0 `ifdef UMCTL2_A_USE2RAQ_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_LEVEL2_0 `endif | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION0_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION1_0 `ifdef UMCTL2_A_USE2RAQ_0 | `UMCTL2_REG_MSK_PCFGQOS0_0_RQOS_MAP_REGION2_0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_LEVEL1_0) << `UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_LEVEL1_0) `ifdef UMCTL2_A_USE2RAQ_0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_LEVEL2_0) << `UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_LEVEL2_0) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION0_0) << `UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION0_0) | ((`UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION1_0) << `UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION1_0) `ifdef UMCTL2_A_USE2RAQ_0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_0_RQOS_MAP_REGION2_0) << `UMCTL2_REG_OFFSET_PCFGQOS0_0_RQOS_MAP_REGION2_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_0)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_0 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_0

`ifdef UMCTL2_A_AXI_0
`ifdef UMCTL2_XPI_VPR_0
// Register PCFGQOS1_0 
`define UMCTL2_REG_PCFGQOS1_0_ADDR `SHIFTAPBADDR( 32'h00000498 )
`define UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 0
`define UMCTL2_REG_DFLT_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0 16
`define UMCTL2_REG_DFLT_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_0 ( `UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 | `UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0 | `UMCTL2_REG_MSK_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0) << `UMCTL2_REG_OFFSET_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_0) | ((`UMCTL2_REG_DFLT_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0) << `UMCTL2_REG_OFFSET_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_0)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_0 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_0
`endif //UMCTL2_A_AXI_0

`ifdef UMCTL2_A_AXI_0
`ifdef UMCTL2_XPI_VPW_0
// Register PCFGWQOS0_0 
`define UMCTL2_REG_PCFGWQOS0_0_ADDR `SHIFTAPBADDR( 32'h0000049c )
`define UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION0_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_0_WQOS_MAP_REGION0_0 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION0_0 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION0_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION1_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_0_WQOS_MAP_REGION1_0 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION1_0 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION2_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_0_WQOS_MAP_REGION2_0 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION2_0 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION2_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_0 ( `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION0_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION1_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION2_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION0_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION1_0 | `UMCTL2_REG_MSK_PCFGWQOS0_0_WQOS_MAP_REGION2_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0) << `UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_LEVEL1_0) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0) << `UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_LEVEL2_0) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION0_0) << `UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION0_0) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION1_0) << `UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION1_0) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_0_WQOS_MAP_REGION2_0) << `UMCTL2_REG_OFFSET_PCFGWQOS0_0_WQOS_MAP_REGION2_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_0)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_0 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_0
`endif //UMCTL2_A_AXI_0

`ifdef UMCTL2_A_AXI_0
`ifdef UMCTL2_XPI_VPW_0
// Register PCFGWQOS1_0 
`define UMCTL2_REG_PCFGWQOS1_0_ADDR `SHIFTAPBADDR( 32'h000004a0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_0 ( `UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 | `UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_0 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0 | `UMCTL2_REG_MSK_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_0 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_0 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0) << `UMCTL2_REG_OFFSET_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_0) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0) << `UMCTL2_REG_OFFSET_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_0)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_0 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_0
`endif //UMCTL2_A_AXI_0

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_1
// Register PCFGR_1 
`define UMCTL2_REG_PCFGR_1_ADDR `SHIFTAPBADDR( 32'h000004b4 )
`define UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PRIORITY_1 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_1_RD_PORT_PRIORITY_1 10
`define UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_PRIORITY_1 0
`define UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_PRIORITY_1 10'h0
`define UMCTL2_REG_MSK_PCFGR_1_READ_REORDER_BYPASS_EN_1 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_1_READ_REORDER_BYPASS_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGR_1_READ_REORDER_BYPASS_EN_1 11
`define UMCTL2_REG_DFLT_PCFGR_1_READ_REORDER_BYPASS_EN_1 1'h0
`define UMCTL2_REG_MSK_PCFGR_1_RD_PORT_AGING_EN_1 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_1_RD_PORT_AGING_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_AGING_EN_1 12
`define UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_AGING_EN_1 1'h0
`define UMCTL2_REG_MSK_PCFGR_1_RD_PORT_URGENT_EN_1 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_1_RD_PORT_URGENT_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_URGENT_EN_1 13
`define UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_URGENT_EN_1 1'h0
`define UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 14
`define UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_1_RDWR_ORDERED_EN_1 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_1_RDWR_ORDERED_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGR_1_RDWR_ORDERED_EN_1 16
`define UMCTL2_REG_DFLT_PCFGR_1_RDWR_ORDERED_EN_1 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_1 ( `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PRIORITY_1 | `UMCTL2_REG_MSK_PCFGR_1_READ_REORDER_BYPASS_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_AGING_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_URGENT_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RDWR_ORDERED_EN_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PRIORITY_1 `ifdef UMCTL2_PORT_CH0_1 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_READ_REORDER_BYPASS_EN_1 `endif `endif | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_AGING_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_URGENT_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RD_PORT_PAGEMATCH_EN_1 `ifdef UMCTL2_A_RDWR_ORDERED_1 `ifdef UMCTL2_A_AXI_1 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_1_RDWR_ORDERED_EN_1 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_PRIORITY_1) << `UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_PRIORITY_1) `ifdef UMCTL2_PORT_CH0_1 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_1_READ_REORDER_BYPASS_EN_1) << `UMCTL2_REG_OFFSET_PCFGR_1_READ_REORDER_BYPASS_EN_1) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_AGING_EN_1) << `UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_AGING_EN_1) | ((`UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_URGENT_EN_1) << `UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_URGENT_EN_1) | ((`UMCTL2_REG_DFLT_PCFGR_1_RD_PORT_PAGEMATCH_EN_1) << `UMCTL2_REG_OFFSET_PCFGR_1_RD_PORT_PAGEMATCH_EN_1) `ifdef UMCTL2_A_RDWR_ORDERED_1 `ifdef UMCTL2_A_AXI_1 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_1_RDWR_ORDERED_EN_1) << `UMCTL2_REG_OFFSET_PCFGR_1_RDWR_ORDERED_EN_1) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_1)) : ({^(`UMCTL2_REG_DFLT_PCFGR_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_1 17
`endif //UMCTL2_PORT_1
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_1
// Register PCFGW_1 
`define UMCTL2_REG_PCFGW_1_ADDR `SHIFTAPBADDR( 32'h000004b8 )
`define UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PRIORITY_1 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_1_WR_PORT_PRIORITY_1 10
`define UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_PRIORITY_1 0
`define UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_PRIORITY_1 10'h0
`define UMCTL2_REG_MSK_PCFGW_1_WR_PORT_AGING_EN_1 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_1_WR_PORT_AGING_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_AGING_EN_1 12
`define UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_AGING_EN_1 1'h0
`define UMCTL2_REG_MSK_PCFGW_1_WR_PORT_URGENT_EN_1 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_1_WR_PORT_URGENT_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_URGENT_EN_1 13
`define UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_URGENT_EN_1 1'h0
`define UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PAGEMATCH_EN_1 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_1_WR_PORT_PAGEMATCH_EN_1 1
`define UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_PAGEMATCH_EN_1 14
`define UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_PAGEMATCH_EN_1 1'h1
`define UMCTL2_REG_MSK_PCFGW_1 ( `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PRIORITY_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_AGING_EN_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_URGENT_EN_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PAGEMATCH_EN_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PRIORITY_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_AGING_EN_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_URGENT_EN_1 | `UMCTL2_REG_MSK_PCFGW_1_WR_PORT_PAGEMATCH_EN_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_PRIORITY_1) << `UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_PRIORITY_1) | ((`UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_AGING_EN_1) << `UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_AGING_EN_1) | ((`UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_URGENT_EN_1) << `UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_URGENT_EN_1) | ((`UMCTL2_REG_DFLT_PCFGW_1_WR_PORT_PAGEMATCH_EN_1) << `UMCTL2_REG_OFFSET_PCFGW_1_WR_PORT_PAGEMATCH_EN_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_1)) : ({^(`UMCTL2_REG_DFLT_PCFGW_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_1 15
`endif //UMCTL2_PORT_1
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_1
// Register PCFGC_1 
`define UMCTL2_REG_PCFGC_1_ADDR `SHIFTAPBADDR( 32'h000004bc )
`define UMCTL2_REG_MSK_PCFGC_1_AHB_ENDIANNESS_1 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_1_AHB_ENDIANNESS_1 2
`define UMCTL2_REG_OFFSET_PCFGC_1_AHB_ENDIANNESS_1 0
`define UMCTL2_REG_DFLT_PCFGC_1_AHB_ENDIANNESS_1 2'h0
`define UMCTL2_REG_MSK_PCFGC_1 `UMCTL2_REG_MSK_PCFGC_1_AHB_ENDIANNESS_1
`define UMCTL2_REG_RWONLY_MSK_PCFGC_1 ( 32'h0 `ifdef UMCTL2_A_AHB_1 | `UMCTL2_REG_MSK_PCFGC_1_AHB_ENDIANNESS_1 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_1 ( 32'h0 `ifdef UMCTL2_A_AHB_1 | ((`UMCTL2_REG_DFLT_PCFGC_1_AHB_ENDIANNESS_1) << `UMCTL2_REG_OFFSET_PCFGC_1_AHB_ENDIANNESS_1) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_1)) : ({^(`UMCTL2_REG_DFLT_PCFGC_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_1 2
`endif //UMCTL2_A_AHB_1

`ifdef UMCTL2_PORT_CH0_1
// Register PCFGIDMASKCH0_1 
`define UMCTL2_REG_PCFGIDMASKCH0_1_ADDR `SHIFTAPBADDR( 32'h000004c0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_1_ID_MASK_0_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_1_ID_MASK_0_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_1_ID_MASK_0_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_1_ID_MASK_0_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_1 `UMCTL2_REG_MSK_PCFGIDMASKCH0_1_ID_MASK_0_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_1_ID_MASK_0_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1_ID_MASK_0_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_1_ID_MASK_0_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_1

`ifdef UMCTL2_PORT_CH0_1
// Register PCFGIDVALUECH0_1 
`define UMCTL2_REG_PCFGIDVALUECH0_1_ADDR `SHIFTAPBADDR( 32'h000004c4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_1_ID_VALUE_0_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_1_ID_VALUE_0_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_1_ID_VALUE_0_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_1_ID_VALUE_0_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_1 `UMCTL2_REG_MSK_PCFGIDVALUECH0_1_ID_VALUE_0_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_1_ID_VALUE_0_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1_ID_VALUE_0_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_1_ID_VALUE_0_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_1

`ifdef UMCTL2_PORT_CH1_1
// Register PCFGIDMASKCH1_1 
`define UMCTL2_REG_PCFGIDMASKCH1_1_ADDR `SHIFTAPBADDR( 32'h000004c8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_1_ID_MASK_1_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_1_ID_MASK_1_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_1_ID_MASK_1_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_1_ID_MASK_1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_1 `UMCTL2_REG_MSK_PCFGIDMASKCH1_1_ID_MASK_1_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_1_ID_MASK_1_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1_ID_MASK_1_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_1_ID_MASK_1_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_1

`ifdef UMCTL2_PORT_CH1_1
// Register PCFGIDVALUECH1_1 
`define UMCTL2_REG_PCFGIDVALUECH1_1_ADDR `SHIFTAPBADDR( 32'h000004cc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_1_ID_VALUE_1_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_1_ID_VALUE_1_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_1_ID_VALUE_1_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_1_ID_VALUE_1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_1 `UMCTL2_REG_MSK_PCFGIDVALUECH1_1_ID_VALUE_1_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_1_ID_VALUE_1_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1_ID_VALUE_1_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_1_ID_VALUE_1_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_1

`ifdef UMCTL2_PORT_CH2_1
// Register PCFGIDMASKCH2_1 
`define UMCTL2_REG_PCFGIDMASKCH2_1_ADDR `SHIFTAPBADDR( 32'h000004d0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_1_ID_MASK_2_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_1_ID_MASK_2_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_1_ID_MASK_2_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_1_ID_MASK_2_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_1 `UMCTL2_REG_MSK_PCFGIDMASKCH2_1_ID_MASK_2_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_1_ID_MASK_2_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1_ID_MASK_2_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_1_ID_MASK_2_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_1

`ifdef UMCTL2_PORT_CH2_1
// Register PCFGIDVALUECH2_1 
`define UMCTL2_REG_PCFGIDVALUECH2_1_ADDR `SHIFTAPBADDR( 32'h000004d4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_1_ID_VALUE_2_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_1_ID_VALUE_2_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_1_ID_VALUE_2_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_1_ID_VALUE_2_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_1 `UMCTL2_REG_MSK_PCFGIDVALUECH2_1_ID_VALUE_2_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_1_ID_VALUE_2_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1_ID_VALUE_2_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_1_ID_VALUE_2_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_1

`ifdef UMCTL2_PORT_CH3_1
// Register PCFGIDMASKCH3_1 
`define UMCTL2_REG_PCFGIDMASKCH3_1_ADDR `SHIFTAPBADDR( 32'h000004d8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_1_ID_MASK_3_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_1_ID_MASK_3_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_1_ID_MASK_3_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_1_ID_MASK_3_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_1 `UMCTL2_REG_MSK_PCFGIDMASKCH3_1_ID_MASK_3_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_1_ID_MASK_3_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1_ID_MASK_3_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_1_ID_MASK_3_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_1

`ifdef UMCTL2_PORT_CH3_1
// Register PCFGIDVALUECH3_1 
`define UMCTL2_REG_PCFGIDVALUECH3_1_ADDR `SHIFTAPBADDR( 32'h000004dc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_1_ID_VALUE_3_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_1_ID_VALUE_3_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_1_ID_VALUE_3_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_1_ID_VALUE_3_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_1 `UMCTL2_REG_MSK_PCFGIDVALUECH3_1_ID_VALUE_3_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_1_ID_VALUE_3_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1_ID_VALUE_3_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_1_ID_VALUE_3_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_1

`ifdef UMCTL2_PORT_CH4_1
// Register PCFGIDMASKCH4_1 
`define UMCTL2_REG_PCFGIDMASKCH4_1_ADDR `SHIFTAPBADDR( 32'h000004e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_1_ID_MASK_4_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_1_ID_MASK_4_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_1_ID_MASK_4_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_1_ID_MASK_4_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_1 `UMCTL2_REG_MSK_PCFGIDMASKCH4_1_ID_MASK_4_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_1_ID_MASK_4_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1_ID_MASK_4_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_1_ID_MASK_4_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_1

`ifdef UMCTL2_PORT_CH4_1
// Register PCFGIDVALUECH4_1 
`define UMCTL2_REG_PCFGIDVALUECH4_1_ADDR `SHIFTAPBADDR( 32'h000004e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_1_ID_VALUE_4_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_1_ID_VALUE_4_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_1_ID_VALUE_4_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_1_ID_VALUE_4_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_1 `UMCTL2_REG_MSK_PCFGIDVALUECH4_1_ID_VALUE_4_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_1_ID_VALUE_4_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1_ID_VALUE_4_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_1_ID_VALUE_4_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_1

`ifdef UMCTL2_PORT_CH5_1
// Register PCFGIDMASKCH5_1 
`define UMCTL2_REG_PCFGIDMASKCH5_1_ADDR `SHIFTAPBADDR( 32'h000004e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_1_ID_MASK_5_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_1_ID_MASK_5_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_1_ID_MASK_5_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_1_ID_MASK_5_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_1 `UMCTL2_REG_MSK_PCFGIDMASKCH5_1_ID_MASK_5_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_1_ID_MASK_5_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1_ID_MASK_5_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_1_ID_MASK_5_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_1

`ifdef UMCTL2_PORT_CH5_1
// Register PCFGIDVALUECH5_1 
`define UMCTL2_REG_PCFGIDVALUECH5_1_ADDR `SHIFTAPBADDR( 32'h000004ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_1_ID_VALUE_5_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_1_ID_VALUE_5_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_1_ID_VALUE_5_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_1_ID_VALUE_5_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_1 `UMCTL2_REG_MSK_PCFGIDVALUECH5_1_ID_VALUE_5_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_1_ID_VALUE_5_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1_ID_VALUE_5_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_1_ID_VALUE_5_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_1

`ifdef UMCTL2_PORT_CH6_1
// Register PCFGIDMASKCH6_1 
`define UMCTL2_REG_PCFGIDMASKCH6_1_ADDR `SHIFTAPBADDR( 32'h000004f0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_1_ID_MASK_6_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_1_ID_MASK_6_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_1_ID_MASK_6_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_1_ID_MASK_6_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_1 `UMCTL2_REG_MSK_PCFGIDMASKCH6_1_ID_MASK_6_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_1_ID_MASK_6_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1_ID_MASK_6_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_1_ID_MASK_6_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_1

`ifdef UMCTL2_PORT_CH6_1
// Register PCFGIDVALUECH6_1 
`define UMCTL2_REG_PCFGIDVALUECH6_1_ADDR `SHIFTAPBADDR( 32'h000004f4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_1_ID_VALUE_6_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_1_ID_VALUE_6_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_1_ID_VALUE_6_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_1_ID_VALUE_6_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_1 `UMCTL2_REG_MSK_PCFGIDVALUECH6_1_ID_VALUE_6_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_1_ID_VALUE_6_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1_ID_VALUE_6_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_1_ID_VALUE_6_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_1

`ifdef UMCTL2_PORT_CH7_1
// Register PCFGIDMASKCH7_1 
`define UMCTL2_REG_PCFGIDMASKCH7_1_ADDR `SHIFTAPBADDR( 32'h000004f8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_1_ID_MASK_7_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_1_ID_MASK_7_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_1_ID_MASK_7_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_1_ID_MASK_7_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_1 `UMCTL2_REG_MSK_PCFGIDMASKCH7_1_ID_MASK_7_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_1_ID_MASK_7_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1_ID_MASK_7_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_1_ID_MASK_7_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_1

`ifdef UMCTL2_PORT_CH7_1
// Register PCFGIDVALUECH7_1 
`define UMCTL2_REG_PCFGIDVALUECH7_1_ADDR `SHIFTAPBADDR( 32'h000004fc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_1_ID_VALUE_7_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_1_ID_VALUE_7_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_1_ID_VALUE_7_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_1_ID_VALUE_7_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_1 `UMCTL2_REG_MSK_PCFGIDVALUECH7_1_ID_VALUE_7_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_1_ID_VALUE_7_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1_ID_VALUE_7_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_1_ID_VALUE_7_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_1

`ifdef UMCTL2_PORT_CH8_1
// Register PCFGIDMASKCH8_1 
`define UMCTL2_REG_PCFGIDMASKCH8_1_ADDR `SHIFTAPBADDR( 32'h00000500 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_1_ID_MASK_8_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_1_ID_MASK_8_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_1_ID_MASK_8_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_1_ID_MASK_8_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_1 `UMCTL2_REG_MSK_PCFGIDMASKCH8_1_ID_MASK_8_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_1_ID_MASK_8_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1_ID_MASK_8_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_1_ID_MASK_8_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_1

`ifdef UMCTL2_PORT_CH8_1
// Register PCFGIDVALUECH8_1 
`define UMCTL2_REG_PCFGIDVALUECH8_1_ADDR `SHIFTAPBADDR( 32'h00000504 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_1_ID_VALUE_8_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_1_ID_VALUE_8_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_1_ID_VALUE_8_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_1_ID_VALUE_8_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_1 `UMCTL2_REG_MSK_PCFGIDVALUECH8_1_ID_VALUE_8_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_1_ID_VALUE_8_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1_ID_VALUE_8_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_1_ID_VALUE_8_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_1

`ifdef UMCTL2_PORT_CH9_1
// Register PCFGIDMASKCH9_1 
`define UMCTL2_REG_PCFGIDMASKCH9_1_ADDR `SHIFTAPBADDR( 32'h00000508 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_1_ID_MASK_9_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_1_ID_MASK_9_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_1_ID_MASK_9_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_1_ID_MASK_9_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_1 `UMCTL2_REG_MSK_PCFGIDMASKCH9_1_ID_MASK_9_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_1_ID_MASK_9_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1_ID_MASK_9_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_1_ID_MASK_9_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_1

`ifdef UMCTL2_PORT_CH9_1
// Register PCFGIDVALUECH9_1 
`define UMCTL2_REG_PCFGIDVALUECH9_1_ADDR `SHIFTAPBADDR( 32'h0000050c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_1_ID_VALUE_9_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_1_ID_VALUE_9_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_1_ID_VALUE_9_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_1_ID_VALUE_9_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_1 `UMCTL2_REG_MSK_PCFGIDVALUECH9_1_ID_VALUE_9_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_1_ID_VALUE_9_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1_ID_VALUE_9_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_1_ID_VALUE_9_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_1

`ifdef UMCTL2_PORT_CH10_1
// Register PCFGIDMASKCH10_1 
`define UMCTL2_REG_PCFGIDMASKCH10_1_ADDR `SHIFTAPBADDR( 32'h00000510 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_1_ID_MASK_10_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_1_ID_MASK_10_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_1_ID_MASK_10_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_1_ID_MASK_10_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_1 `UMCTL2_REG_MSK_PCFGIDMASKCH10_1_ID_MASK_10_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_1_ID_MASK_10_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1_ID_MASK_10_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_1_ID_MASK_10_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_1

`ifdef UMCTL2_PORT_CH10_1
// Register PCFGIDVALUECH10_1 
`define UMCTL2_REG_PCFGIDVALUECH10_1_ADDR `SHIFTAPBADDR( 32'h00000514 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_1_ID_VALUE_10_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_1_ID_VALUE_10_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_1_ID_VALUE_10_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_1_ID_VALUE_10_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_1 `UMCTL2_REG_MSK_PCFGIDVALUECH10_1_ID_VALUE_10_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_1_ID_VALUE_10_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1_ID_VALUE_10_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_1_ID_VALUE_10_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_1

`ifdef UMCTL2_PORT_CH11_1
// Register PCFGIDMASKCH11_1 
`define UMCTL2_REG_PCFGIDMASKCH11_1_ADDR `SHIFTAPBADDR( 32'h00000518 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_1_ID_MASK_11_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_1_ID_MASK_11_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_1_ID_MASK_11_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_1_ID_MASK_11_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_1 `UMCTL2_REG_MSK_PCFGIDMASKCH11_1_ID_MASK_11_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_1_ID_MASK_11_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1_ID_MASK_11_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_1_ID_MASK_11_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_1

`ifdef UMCTL2_PORT_CH11_1
// Register PCFGIDVALUECH11_1 
`define UMCTL2_REG_PCFGIDVALUECH11_1_ADDR `SHIFTAPBADDR( 32'h0000051c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_1_ID_VALUE_11_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_1_ID_VALUE_11_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_1_ID_VALUE_11_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_1_ID_VALUE_11_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_1 `UMCTL2_REG_MSK_PCFGIDVALUECH11_1_ID_VALUE_11_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_1_ID_VALUE_11_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1_ID_VALUE_11_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_1_ID_VALUE_11_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_1

`ifdef UMCTL2_PORT_CH12_1
// Register PCFGIDMASKCH12_1 
`define UMCTL2_REG_PCFGIDMASKCH12_1_ADDR `SHIFTAPBADDR( 32'h00000520 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_1_ID_MASK_12_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_1_ID_MASK_12_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_1_ID_MASK_12_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_1_ID_MASK_12_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_1 `UMCTL2_REG_MSK_PCFGIDMASKCH12_1_ID_MASK_12_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_1_ID_MASK_12_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1_ID_MASK_12_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_1_ID_MASK_12_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_1

`ifdef UMCTL2_PORT_CH12_1
// Register PCFGIDVALUECH12_1 
`define UMCTL2_REG_PCFGIDVALUECH12_1_ADDR `SHIFTAPBADDR( 32'h00000524 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_1_ID_VALUE_12_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_1_ID_VALUE_12_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_1_ID_VALUE_12_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_1_ID_VALUE_12_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_1 `UMCTL2_REG_MSK_PCFGIDVALUECH12_1_ID_VALUE_12_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_1_ID_VALUE_12_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1_ID_VALUE_12_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_1_ID_VALUE_12_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_1

`ifdef UMCTL2_PORT_CH13_1
// Register PCFGIDMASKCH13_1 
`define UMCTL2_REG_PCFGIDMASKCH13_1_ADDR `SHIFTAPBADDR( 32'h00000528 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_1_ID_MASK_13_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_1_ID_MASK_13_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_1_ID_MASK_13_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_1_ID_MASK_13_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_1 `UMCTL2_REG_MSK_PCFGIDMASKCH13_1_ID_MASK_13_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_1_ID_MASK_13_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1_ID_MASK_13_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_1_ID_MASK_13_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_1

`ifdef UMCTL2_PORT_CH13_1
// Register PCFGIDVALUECH13_1 
`define UMCTL2_REG_PCFGIDVALUECH13_1_ADDR `SHIFTAPBADDR( 32'h0000052c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_1_ID_VALUE_13_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_1_ID_VALUE_13_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_1_ID_VALUE_13_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_1_ID_VALUE_13_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_1 `UMCTL2_REG_MSK_PCFGIDVALUECH13_1_ID_VALUE_13_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_1_ID_VALUE_13_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1_ID_VALUE_13_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_1_ID_VALUE_13_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_1

`ifdef UMCTL2_PORT_CH14_1
// Register PCFGIDMASKCH14_1 
`define UMCTL2_REG_PCFGIDMASKCH14_1_ADDR `SHIFTAPBADDR( 32'h00000530 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_1_ID_MASK_14_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_1_ID_MASK_14_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_1_ID_MASK_14_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_1_ID_MASK_14_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_1 `UMCTL2_REG_MSK_PCFGIDMASKCH14_1_ID_MASK_14_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_1_ID_MASK_14_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1_ID_MASK_14_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_1_ID_MASK_14_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_1

`ifdef UMCTL2_PORT_CH14_1
// Register PCFGIDVALUECH14_1 
`define UMCTL2_REG_PCFGIDVALUECH14_1_ADDR `SHIFTAPBADDR( 32'h00000534 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_1_ID_VALUE_14_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_1_ID_VALUE_14_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_1_ID_VALUE_14_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_1_ID_VALUE_14_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_1 `UMCTL2_REG_MSK_PCFGIDVALUECH14_1_ID_VALUE_14_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_1_ID_VALUE_14_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1_ID_VALUE_14_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_1_ID_VALUE_14_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_1

`ifdef UMCTL2_PORT_CH15_1
// Register PCFGIDMASKCH15_1 
`define UMCTL2_REG_PCFGIDMASKCH15_1_ADDR `SHIFTAPBADDR( 32'h00000538 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_1_ID_MASK_15_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_1_ID_MASK_15_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_1_ID_MASK_15_1 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_1_ID_MASK_15_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_1 `UMCTL2_REG_MSK_PCFGIDMASKCH15_1_ID_MASK_15_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_1_ID_MASK_15_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1_ID_MASK_15_1) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_1_ID_MASK_15_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_1

`ifdef UMCTL2_PORT_CH15_1
// Register PCFGIDVALUECH15_1 
`define UMCTL2_REG_PCFGIDVALUECH15_1_ADDR `SHIFTAPBADDR( 32'h0000053c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_1_ID_VALUE_15_1 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_1_ID_VALUE_15_1 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_1_ID_VALUE_15_1 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_1_ID_VALUE_15_1 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_1 `UMCTL2_REG_MSK_PCFGIDVALUECH15_1_ID_VALUE_15_1
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_1_ID_VALUE_15_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1_ID_VALUE_15_1) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_1_ID_VALUE_15_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_1 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_1

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_1
// Register PCTRL_1 
`define UMCTL2_REG_PCTRL_1_ADDR `SHIFTAPBADDR( 32'h00000540 )
`define UMCTL2_REG_MSK_PCTRL_1_PORT_EN_1 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_1_PORT_EN_1 1
`define UMCTL2_REG_OFFSET_PCTRL_1_PORT_EN_1 0
`define UMCTL2_REG_DFLT_PCTRL_1_PORT_EN_1 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_1 `UMCTL2_REG_MSK_PCTRL_1_PORT_EN_1
`define UMCTL2_REG_RWONLY_MSK_PCTRL_1 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_1_PORT_EN_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_1_PORT_EN_1) << `UMCTL2_REG_OFFSET_PCTRL_1_PORT_EN_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_1)) : ({^(`UMCTL2_REG_DFLT_PCTRL_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_1 1
`endif //UMCTL2_PORT_1
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_1
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_1 
`define UMCTL2_REG_PCFGQOS0_1_ADDR `SHIFTAPBADDR( 32'h00000544 )
`define UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 0
`define UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 8
`define UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION0_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_1_RQOS_MAP_REGION0_1 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION0_1 16
`define UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION0_1 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION1_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_1_RQOS_MAP_REGION1_1 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION1_1 20
`define UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION2_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_1_RQOS_MAP_REGION2_1 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION2_1 24
`define UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION2_1 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_1 ( `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION0_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION1_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION2_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL1_1 `ifdef UMCTL2_A_USE2RAQ_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_LEVEL2_1 `endif | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION0_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION1_1 `ifdef UMCTL2_A_USE2RAQ_1 | `UMCTL2_REG_MSK_PCFGQOS0_1_RQOS_MAP_REGION2_1 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_LEVEL1_1) << `UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_LEVEL1_1) `ifdef UMCTL2_A_USE2RAQ_1 | ((`UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_LEVEL2_1) << `UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_LEVEL2_1) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION0_1) << `UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION0_1) | ((`UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION1_1) << `UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION1_1) `ifdef UMCTL2_A_USE2RAQ_1 | ((`UMCTL2_REG_DFLT_PCFGQOS0_1_RQOS_MAP_REGION2_1) << `UMCTL2_REG_OFFSET_PCFGQOS0_1_RQOS_MAP_REGION2_1) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_1)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_1 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_1

`ifdef UMCTL2_A_AXI_1
`ifdef UMCTL2_XPI_VPR_1
// Register PCFGQOS1_1 
`define UMCTL2_REG_PCFGQOS1_1_ADDR `SHIFTAPBADDR( 32'h00000548 )
`define UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 0
`define UMCTL2_REG_DFLT_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1 16
`define UMCTL2_REG_DFLT_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_1 ( `UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 | `UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1 | `UMCTL2_REG_MSK_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1) << `UMCTL2_REG_OFFSET_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_1) | ((`UMCTL2_REG_DFLT_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1) << `UMCTL2_REG_OFFSET_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_1)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_1 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_1
`endif //UMCTL2_A_AXI_1

`ifdef UMCTL2_A_AXI_1
`ifdef UMCTL2_XPI_VPW_1
// Register PCFGWQOS0_1 
`define UMCTL2_REG_PCFGWQOS0_1_ADDR `SHIFTAPBADDR( 32'h0000054c )
`define UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION0_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_1_WQOS_MAP_REGION0_1 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION0_1 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION0_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION1_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_1_WQOS_MAP_REGION1_1 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION1_1 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION2_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_1_WQOS_MAP_REGION2_1 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION2_1 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION2_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_1 ( `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION0_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION1_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION2_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION0_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION1_1 | `UMCTL2_REG_MSK_PCFGWQOS0_1_WQOS_MAP_REGION2_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1) << `UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_LEVEL1_1) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1) << `UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_LEVEL2_1) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION0_1) << `UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION0_1) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION1_1) << `UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION1_1) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_1_WQOS_MAP_REGION2_1) << `UMCTL2_REG_OFFSET_PCFGWQOS0_1_WQOS_MAP_REGION2_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_1)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_1 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_1
`endif //UMCTL2_A_AXI_1

`ifdef UMCTL2_A_AXI_1
`ifdef UMCTL2_XPI_VPW_1
// Register PCFGWQOS1_1 
`define UMCTL2_REG_PCFGWQOS1_1_ADDR `SHIFTAPBADDR( 32'h00000550 )
`define UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_1 ( `UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 | `UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_1 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1 | `UMCTL2_REG_MSK_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_1 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_1 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1) << `UMCTL2_REG_OFFSET_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_1) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1) << `UMCTL2_REG_OFFSET_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_1)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_1 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_1
`endif //UMCTL2_A_AXI_1

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_2
// Register PCFGR_2 
`define UMCTL2_REG_PCFGR_2_ADDR `SHIFTAPBADDR( 32'h00000564 )
`define UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PRIORITY_2 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_2_RD_PORT_PRIORITY_2 10
`define UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_PRIORITY_2 0
`define UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_PRIORITY_2 10'h0
`define UMCTL2_REG_MSK_PCFGR_2_READ_REORDER_BYPASS_EN_2 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_2_READ_REORDER_BYPASS_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGR_2_READ_REORDER_BYPASS_EN_2 11
`define UMCTL2_REG_DFLT_PCFGR_2_READ_REORDER_BYPASS_EN_2 1'h0
`define UMCTL2_REG_MSK_PCFGR_2_RD_PORT_AGING_EN_2 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_2_RD_PORT_AGING_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_AGING_EN_2 12
`define UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_AGING_EN_2 1'h0
`define UMCTL2_REG_MSK_PCFGR_2_RD_PORT_URGENT_EN_2 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_2_RD_PORT_URGENT_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_URGENT_EN_2 13
`define UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_URGENT_EN_2 1'h0
`define UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 14
`define UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_2_RDWR_ORDERED_EN_2 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_2_RDWR_ORDERED_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGR_2_RDWR_ORDERED_EN_2 16
`define UMCTL2_REG_DFLT_PCFGR_2_RDWR_ORDERED_EN_2 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_2 ( `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PRIORITY_2 | `UMCTL2_REG_MSK_PCFGR_2_READ_REORDER_BYPASS_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_AGING_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_URGENT_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RDWR_ORDERED_EN_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PRIORITY_2 `ifdef UMCTL2_PORT_CH0_2 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_2_READ_REORDER_BYPASS_EN_2 `endif `endif | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_AGING_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_URGENT_EN_2 | `UMCTL2_REG_MSK_PCFGR_2_RD_PORT_PAGEMATCH_EN_2 `ifdef UMCTL2_A_RDWR_ORDERED_2 `ifdef UMCTL2_A_AXI_2 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_2_RDWR_ORDERED_EN_2 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_PRIORITY_2) << `UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_PRIORITY_2) `ifdef UMCTL2_PORT_CH0_2 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_2_READ_REORDER_BYPASS_EN_2) << `UMCTL2_REG_OFFSET_PCFGR_2_READ_REORDER_BYPASS_EN_2) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_AGING_EN_2) << `UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_AGING_EN_2) | ((`UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_URGENT_EN_2) << `UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_URGENT_EN_2) | ((`UMCTL2_REG_DFLT_PCFGR_2_RD_PORT_PAGEMATCH_EN_2) << `UMCTL2_REG_OFFSET_PCFGR_2_RD_PORT_PAGEMATCH_EN_2) `ifdef UMCTL2_A_RDWR_ORDERED_2 `ifdef UMCTL2_A_AXI_2 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_2_RDWR_ORDERED_EN_2) << `UMCTL2_REG_OFFSET_PCFGR_2_RDWR_ORDERED_EN_2) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_2)) : ({^(`UMCTL2_REG_DFLT_PCFGR_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_2 17
`endif //UMCTL2_PORT_2
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_2
// Register PCFGW_2 
`define UMCTL2_REG_PCFGW_2_ADDR `SHIFTAPBADDR( 32'h00000568 )
`define UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PRIORITY_2 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_2_WR_PORT_PRIORITY_2 10
`define UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_PRIORITY_2 0
`define UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_PRIORITY_2 10'h0
`define UMCTL2_REG_MSK_PCFGW_2_WR_PORT_AGING_EN_2 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_2_WR_PORT_AGING_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_AGING_EN_2 12
`define UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_AGING_EN_2 1'h0
`define UMCTL2_REG_MSK_PCFGW_2_WR_PORT_URGENT_EN_2 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_2_WR_PORT_URGENT_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_URGENT_EN_2 13
`define UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_URGENT_EN_2 1'h0
`define UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PAGEMATCH_EN_2 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_2_WR_PORT_PAGEMATCH_EN_2 1
`define UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_PAGEMATCH_EN_2 14
`define UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_PAGEMATCH_EN_2 1'h1
`define UMCTL2_REG_MSK_PCFGW_2 ( `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PRIORITY_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_AGING_EN_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_URGENT_EN_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PAGEMATCH_EN_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PRIORITY_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_AGING_EN_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_URGENT_EN_2 | `UMCTL2_REG_MSK_PCFGW_2_WR_PORT_PAGEMATCH_EN_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_PRIORITY_2) << `UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_PRIORITY_2) | ((`UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_AGING_EN_2) << `UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_AGING_EN_2) | ((`UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_URGENT_EN_2) << `UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_URGENT_EN_2) | ((`UMCTL2_REG_DFLT_PCFGW_2_WR_PORT_PAGEMATCH_EN_2) << `UMCTL2_REG_OFFSET_PCFGW_2_WR_PORT_PAGEMATCH_EN_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_2)) : ({^(`UMCTL2_REG_DFLT_PCFGW_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_2 15
`endif //UMCTL2_PORT_2
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_2
// Register PCFGC_2 
`define UMCTL2_REG_PCFGC_2_ADDR `SHIFTAPBADDR( 32'h0000056c )
`define UMCTL2_REG_MSK_PCFGC_2_AHB_ENDIANNESS_2 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_2_AHB_ENDIANNESS_2 2
`define UMCTL2_REG_OFFSET_PCFGC_2_AHB_ENDIANNESS_2 0
`define UMCTL2_REG_DFLT_PCFGC_2_AHB_ENDIANNESS_2 2'h0
`define UMCTL2_REG_MSK_PCFGC_2 `UMCTL2_REG_MSK_PCFGC_2_AHB_ENDIANNESS_2
`define UMCTL2_REG_RWONLY_MSK_PCFGC_2 ( 32'h0 `ifdef UMCTL2_A_AHB_2 | `UMCTL2_REG_MSK_PCFGC_2_AHB_ENDIANNESS_2 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_2 ( 32'h0 `ifdef UMCTL2_A_AHB_2 | ((`UMCTL2_REG_DFLT_PCFGC_2_AHB_ENDIANNESS_2) << `UMCTL2_REG_OFFSET_PCFGC_2_AHB_ENDIANNESS_2) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_2)) : ({^(`UMCTL2_REG_DFLT_PCFGC_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_2 2
`endif //UMCTL2_A_AHB_2

`ifdef UMCTL2_PORT_CH0_2
// Register PCFGIDMASKCH0_2 
`define UMCTL2_REG_PCFGIDMASKCH0_2_ADDR `SHIFTAPBADDR( 32'h00000570 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_2_ID_MASK_0_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_2_ID_MASK_0_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_2_ID_MASK_0_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_2_ID_MASK_0_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_2 `UMCTL2_REG_MSK_PCFGIDMASKCH0_2_ID_MASK_0_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_2_ID_MASK_0_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2_ID_MASK_0_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_2_ID_MASK_0_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_2

`ifdef UMCTL2_PORT_CH0_2
// Register PCFGIDVALUECH0_2 
`define UMCTL2_REG_PCFGIDVALUECH0_2_ADDR `SHIFTAPBADDR( 32'h00000574 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_2_ID_VALUE_0_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_2_ID_VALUE_0_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_2_ID_VALUE_0_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_2_ID_VALUE_0_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_2 `UMCTL2_REG_MSK_PCFGIDVALUECH0_2_ID_VALUE_0_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_2_ID_VALUE_0_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2_ID_VALUE_0_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_2_ID_VALUE_0_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_2

`ifdef UMCTL2_PORT_CH1_2
// Register PCFGIDMASKCH1_2 
`define UMCTL2_REG_PCFGIDMASKCH1_2_ADDR `SHIFTAPBADDR( 32'h00000578 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_2_ID_MASK_1_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_2_ID_MASK_1_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_2_ID_MASK_1_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_2_ID_MASK_1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_2 `UMCTL2_REG_MSK_PCFGIDMASKCH1_2_ID_MASK_1_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_2_ID_MASK_1_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2_ID_MASK_1_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_2_ID_MASK_1_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_2

`ifdef UMCTL2_PORT_CH1_2
// Register PCFGIDVALUECH1_2 
`define UMCTL2_REG_PCFGIDVALUECH1_2_ADDR `SHIFTAPBADDR( 32'h0000057c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_2_ID_VALUE_1_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_2_ID_VALUE_1_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_2_ID_VALUE_1_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_2_ID_VALUE_1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_2 `UMCTL2_REG_MSK_PCFGIDVALUECH1_2_ID_VALUE_1_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_2_ID_VALUE_1_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2_ID_VALUE_1_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_2_ID_VALUE_1_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_2

`ifdef UMCTL2_PORT_CH2_2
// Register PCFGIDMASKCH2_2 
`define UMCTL2_REG_PCFGIDMASKCH2_2_ADDR `SHIFTAPBADDR( 32'h00000580 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_2_ID_MASK_2_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_2_ID_MASK_2_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_2_ID_MASK_2_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_2_ID_MASK_2_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_2 `UMCTL2_REG_MSK_PCFGIDMASKCH2_2_ID_MASK_2_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_2_ID_MASK_2_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2_ID_MASK_2_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_2_ID_MASK_2_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_2

`ifdef UMCTL2_PORT_CH2_2
// Register PCFGIDVALUECH2_2 
`define UMCTL2_REG_PCFGIDVALUECH2_2_ADDR `SHIFTAPBADDR( 32'h00000584 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_2_ID_VALUE_2_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_2_ID_VALUE_2_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_2_ID_VALUE_2_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_2_ID_VALUE_2_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_2 `UMCTL2_REG_MSK_PCFGIDVALUECH2_2_ID_VALUE_2_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_2_ID_VALUE_2_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2_ID_VALUE_2_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_2_ID_VALUE_2_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_2

`ifdef UMCTL2_PORT_CH3_2
// Register PCFGIDMASKCH3_2 
`define UMCTL2_REG_PCFGIDMASKCH3_2_ADDR `SHIFTAPBADDR( 32'h00000588 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_2_ID_MASK_3_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_2_ID_MASK_3_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_2_ID_MASK_3_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_2_ID_MASK_3_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_2 `UMCTL2_REG_MSK_PCFGIDMASKCH3_2_ID_MASK_3_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_2_ID_MASK_3_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2_ID_MASK_3_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_2_ID_MASK_3_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_2

`ifdef UMCTL2_PORT_CH3_2
// Register PCFGIDVALUECH3_2 
`define UMCTL2_REG_PCFGIDVALUECH3_2_ADDR `SHIFTAPBADDR( 32'h0000058c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_2_ID_VALUE_3_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_2_ID_VALUE_3_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_2_ID_VALUE_3_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_2_ID_VALUE_3_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_2 `UMCTL2_REG_MSK_PCFGIDVALUECH3_2_ID_VALUE_3_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_2_ID_VALUE_3_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2_ID_VALUE_3_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_2_ID_VALUE_3_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_2

`ifdef UMCTL2_PORT_CH4_2
// Register PCFGIDMASKCH4_2 
`define UMCTL2_REG_PCFGIDMASKCH4_2_ADDR `SHIFTAPBADDR( 32'h00000590 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_2_ID_MASK_4_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_2_ID_MASK_4_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_2_ID_MASK_4_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_2_ID_MASK_4_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_2 `UMCTL2_REG_MSK_PCFGIDMASKCH4_2_ID_MASK_4_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_2_ID_MASK_4_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2_ID_MASK_4_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_2_ID_MASK_4_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_2

`ifdef UMCTL2_PORT_CH4_2
// Register PCFGIDVALUECH4_2 
`define UMCTL2_REG_PCFGIDVALUECH4_2_ADDR `SHIFTAPBADDR( 32'h00000594 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_2_ID_VALUE_4_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_2_ID_VALUE_4_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_2_ID_VALUE_4_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_2_ID_VALUE_4_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_2 `UMCTL2_REG_MSK_PCFGIDVALUECH4_2_ID_VALUE_4_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_2_ID_VALUE_4_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2_ID_VALUE_4_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_2_ID_VALUE_4_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_2

`ifdef UMCTL2_PORT_CH5_2
// Register PCFGIDMASKCH5_2 
`define UMCTL2_REG_PCFGIDMASKCH5_2_ADDR `SHIFTAPBADDR( 32'h00000598 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_2_ID_MASK_5_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_2_ID_MASK_5_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_2_ID_MASK_5_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_2_ID_MASK_5_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_2 `UMCTL2_REG_MSK_PCFGIDMASKCH5_2_ID_MASK_5_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_2_ID_MASK_5_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2_ID_MASK_5_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_2_ID_MASK_5_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_2

`ifdef UMCTL2_PORT_CH5_2
// Register PCFGIDVALUECH5_2 
`define UMCTL2_REG_PCFGIDVALUECH5_2_ADDR `SHIFTAPBADDR( 32'h0000059c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_2_ID_VALUE_5_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_2_ID_VALUE_5_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_2_ID_VALUE_5_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_2_ID_VALUE_5_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_2 `UMCTL2_REG_MSK_PCFGIDVALUECH5_2_ID_VALUE_5_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_2_ID_VALUE_5_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2_ID_VALUE_5_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_2_ID_VALUE_5_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_2

`ifdef UMCTL2_PORT_CH6_2
// Register PCFGIDMASKCH6_2 
`define UMCTL2_REG_PCFGIDMASKCH6_2_ADDR `SHIFTAPBADDR( 32'h000005a0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_2_ID_MASK_6_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_2_ID_MASK_6_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_2_ID_MASK_6_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_2_ID_MASK_6_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_2 `UMCTL2_REG_MSK_PCFGIDMASKCH6_2_ID_MASK_6_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_2_ID_MASK_6_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2_ID_MASK_6_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_2_ID_MASK_6_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_2

`ifdef UMCTL2_PORT_CH6_2
// Register PCFGIDVALUECH6_2 
`define UMCTL2_REG_PCFGIDVALUECH6_2_ADDR `SHIFTAPBADDR( 32'h000005a4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_2_ID_VALUE_6_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_2_ID_VALUE_6_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_2_ID_VALUE_6_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_2_ID_VALUE_6_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_2 `UMCTL2_REG_MSK_PCFGIDVALUECH6_2_ID_VALUE_6_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_2_ID_VALUE_6_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2_ID_VALUE_6_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_2_ID_VALUE_6_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_2

`ifdef UMCTL2_PORT_CH7_2
// Register PCFGIDMASKCH7_2 
`define UMCTL2_REG_PCFGIDMASKCH7_2_ADDR `SHIFTAPBADDR( 32'h000005a8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_2_ID_MASK_7_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_2_ID_MASK_7_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_2_ID_MASK_7_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_2_ID_MASK_7_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_2 `UMCTL2_REG_MSK_PCFGIDMASKCH7_2_ID_MASK_7_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_2_ID_MASK_7_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2_ID_MASK_7_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_2_ID_MASK_7_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_2

`ifdef UMCTL2_PORT_CH7_2
// Register PCFGIDVALUECH7_2 
`define UMCTL2_REG_PCFGIDVALUECH7_2_ADDR `SHIFTAPBADDR( 32'h000005ac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_2_ID_VALUE_7_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_2_ID_VALUE_7_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_2_ID_VALUE_7_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_2_ID_VALUE_7_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_2 `UMCTL2_REG_MSK_PCFGIDVALUECH7_2_ID_VALUE_7_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_2_ID_VALUE_7_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2_ID_VALUE_7_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_2_ID_VALUE_7_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_2

`ifdef UMCTL2_PORT_CH8_2
// Register PCFGIDMASKCH8_2 
`define UMCTL2_REG_PCFGIDMASKCH8_2_ADDR `SHIFTAPBADDR( 32'h000005b0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_2_ID_MASK_8_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_2_ID_MASK_8_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_2_ID_MASK_8_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_2_ID_MASK_8_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_2 `UMCTL2_REG_MSK_PCFGIDMASKCH8_2_ID_MASK_8_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_2_ID_MASK_8_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2_ID_MASK_8_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_2_ID_MASK_8_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_2

`ifdef UMCTL2_PORT_CH8_2
// Register PCFGIDVALUECH8_2 
`define UMCTL2_REG_PCFGIDVALUECH8_2_ADDR `SHIFTAPBADDR( 32'h000005b4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_2_ID_VALUE_8_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_2_ID_VALUE_8_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_2_ID_VALUE_8_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_2_ID_VALUE_8_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_2 `UMCTL2_REG_MSK_PCFGIDVALUECH8_2_ID_VALUE_8_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_2_ID_VALUE_8_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2_ID_VALUE_8_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_2_ID_VALUE_8_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_2

`ifdef UMCTL2_PORT_CH9_2
// Register PCFGIDMASKCH9_2 
`define UMCTL2_REG_PCFGIDMASKCH9_2_ADDR `SHIFTAPBADDR( 32'h000005b8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_2_ID_MASK_9_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_2_ID_MASK_9_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_2_ID_MASK_9_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_2_ID_MASK_9_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_2 `UMCTL2_REG_MSK_PCFGIDMASKCH9_2_ID_MASK_9_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_2_ID_MASK_9_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2_ID_MASK_9_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_2_ID_MASK_9_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_2

`ifdef UMCTL2_PORT_CH9_2
// Register PCFGIDVALUECH9_2 
`define UMCTL2_REG_PCFGIDVALUECH9_2_ADDR `SHIFTAPBADDR( 32'h000005bc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_2_ID_VALUE_9_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_2_ID_VALUE_9_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_2_ID_VALUE_9_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_2_ID_VALUE_9_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_2 `UMCTL2_REG_MSK_PCFGIDVALUECH9_2_ID_VALUE_9_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_2_ID_VALUE_9_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2_ID_VALUE_9_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_2_ID_VALUE_9_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_2

`ifdef UMCTL2_PORT_CH10_2
// Register PCFGIDMASKCH10_2 
`define UMCTL2_REG_PCFGIDMASKCH10_2_ADDR `SHIFTAPBADDR( 32'h000005c0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_2_ID_MASK_10_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_2_ID_MASK_10_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_2_ID_MASK_10_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_2_ID_MASK_10_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_2 `UMCTL2_REG_MSK_PCFGIDMASKCH10_2_ID_MASK_10_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_2_ID_MASK_10_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2_ID_MASK_10_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_2_ID_MASK_10_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_2

`ifdef UMCTL2_PORT_CH10_2
// Register PCFGIDVALUECH10_2 
`define UMCTL2_REG_PCFGIDVALUECH10_2_ADDR `SHIFTAPBADDR( 32'h000005c4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_2_ID_VALUE_10_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_2_ID_VALUE_10_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_2_ID_VALUE_10_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_2_ID_VALUE_10_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_2 `UMCTL2_REG_MSK_PCFGIDVALUECH10_2_ID_VALUE_10_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_2_ID_VALUE_10_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2_ID_VALUE_10_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_2_ID_VALUE_10_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_2

`ifdef UMCTL2_PORT_CH11_2
// Register PCFGIDMASKCH11_2 
`define UMCTL2_REG_PCFGIDMASKCH11_2_ADDR `SHIFTAPBADDR( 32'h000005c8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_2_ID_MASK_11_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_2_ID_MASK_11_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_2_ID_MASK_11_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_2_ID_MASK_11_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_2 `UMCTL2_REG_MSK_PCFGIDMASKCH11_2_ID_MASK_11_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_2_ID_MASK_11_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2_ID_MASK_11_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_2_ID_MASK_11_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_2

`ifdef UMCTL2_PORT_CH11_2
// Register PCFGIDVALUECH11_2 
`define UMCTL2_REG_PCFGIDVALUECH11_2_ADDR `SHIFTAPBADDR( 32'h000005cc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_2_ID_VALUE_11_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_2_ID_VALUE_11_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_2_ID_VALUE_11_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_2_ID_VALUE_11_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_2 `UMCTL2_REG_MSK_PCFGIDVALUECH11_2_ID_VALUE_11_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_2_ID_VALUE_11_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2_ID_VALUE_11_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_2_ID_VALUE_11_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_2

`ifdef UMCTL2_PORT_CH12_2
// Register PCFGIDMASKCH12_2 
`define UMCTL2_REG_PCFGIDMASKCH12_2_ADDR `SHIFTAPBADDR( 32'h000005d0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_2_ID_MASK_12_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_2_ID_MASK_12_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_2_ID_MASK_12_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_2_ID_MASK_12_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_2 `UMCTL2_REG_MSK_PCFGIDMASKCH12_2_ID_MASK_12_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_2_ID_MASK_12_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2_ID_MASK_12_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_2_ID_MASK_12_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_2

`ifdef UMCTL2_PORT_CH12_2
// Register PCFGIDVALUECH12_2 
`define UMCTL2_REG_PCFGIDVALUECH12_2_ADDR `SHIFTAPBADDR( 32'h000005d4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_2_ID_VALUE_12_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_2_ID_VALUE_12_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_2_ID_VALUE_12_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_2_ID_VALUE_12_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_2 `UMCTL2_REG_MSK_PCFGIDVALUECH12_2_ID_VALUE_12_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_2_ID_VALUE_12_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2_ID_VALUE_12_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_2_ID_VALUE_12_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_2

`ifdef UMCTL2_PORT_CH13_2
// Register PCFGIDMASKCH13_2 
`define UMCTL2_REG_PCFGIDMASKCH13_2_ADDR `SHIFTAPBADDR( 32'h000005d8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_2_ID_MASK_13_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_2_ID_MASK_13_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_2_ID_MASK_13_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_2_ID_MASK_13_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_2 `UMCTL2_REG_MSK_PCFGIDMASKCH13_2_ID_MASK_13_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_2_ID_MASK_13_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2_ID_MASK_13_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_2_ID_MASK_13_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_2

`ifdef UMCTL2_PORT_CH13_2
// Register PCFGIDVALUECH13_2 
`define UMCTL2_REG_PCFGIDVALUECH13_2_ADDR `SHIFTAPBADDR( 32'h000005dc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_2_ID_VALUE_13_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_2_ID_VALUE_13_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_2_ID_VALUE_13_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_2_ID_VALUE_13_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_2 `UMCTL2_REG_MSK_PCFGIDVALUECH13_2_ID_VALUE_13_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_2_ID_VALUE_13_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2_ID_VALUE_13_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_2_ID_VALUE_13_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_2

`ifdef UMCTL2_PORT_CH14_2
// Register PCFGIDMASKCH14_2 
`define UMCTL2_REG_PCFGIDMASKCH14_2_ADDR `SHIFTAPBADDR( 32'h000005e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_2_ID_MASK_14_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_2_ID_MASK_14_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_2_ID_MASK_14_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_2_ID_MASK_14_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_2 `UMCTL2_REG_MSK_PCFGIDMASKCH14_2_ID_MASK_14_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_2_ID_MASK_14_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2_ID_MASK_14_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_2_ID_MASK_14_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_2

`ifdef UMCTL2_PORT_CH14_2
// Register PCFGIDVALUECH14_2 
`define UMCTL2_REG_PCFGIDVALUECH14_2_ADDR `SHIFTAPBADDR( 32'h000005e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_2_ID_VALUE_14_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_2_ID_VALUE_14_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_2_ID_VALUE_14_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_2_ID_VALUE_14_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_2 `UMCTL2_REG_MSK_PCFGIDVALUECH14_2_ID_VALUE_14_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_2_ID_VALUE_14_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2_ID_VALUE_14_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_2_ID_VALUE_14_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_2

`ifdef UMCTL2_PORT_CH15_2
// Register PCFGIDMASKCH15_2 
`define UMCTL2_REG_PCFGIDMASKCH15_2_ADDR `SHIFTAPBADDR( 32'h000005e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_2_ID_MASK_15_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_2_ID_MASK_15_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_2_ID_MASK_15_2 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_2_ID_MASK_15_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_2 `UMCTL2_REG_MSK_PCFGIDMASKCH15_2_ID_MASK_15_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_2_ID_MASK_15_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2_ID_MASK_15_2) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_2_ID_MASK_15_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_2

`ifdef UMCTL2_PORT_CH15_2
// Register PCFGIDVALUECH15_2 
`define UMCTL2_REG_PCFGIDVALUECH15_2_ADDR `SHIFTAPBADDR( 32'h000005ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_2_ID_VALUE_15_2 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_2_ID_VALUE_15_2 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_2_ID_VALUE_15_2 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_2_ID_VALUE_15_2 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_2 `UMCTL2_REG_MSK_PCFGIDVALUECH15_2_ID_VALUE_15_2
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_2_ID_VALUE_15_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2_ID_VALUE_15_2) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_2_ID_VALUE_15_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_2 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_2

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_2
// Register PCTRL_2 
`define UMCTL2_REG_PCTRL_2_ADDR `SHIFTAPBADDR( 32'h000005f0 )
`define UMCTL2_REG_MSK_PCTRL_2_PORT_EN_2 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_2_PORT_EN_2 1
`define UMCTL2_REG_OFFSET_PCTRL_2_PORT_EN_2 0
`define UMCTL2_REG_DFLT_PCTRL_2_PORT_EN_2 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_2 `UMCTL2_REG_MSK_PCTRL_2_PORT_EN_2
`define UMCTL2_REG_RWONLY_MSK_PCTRL_2 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_2_PORT_EN_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_2_PORT_EN_2) << `UMCTL2_REG_OFFSET_PCTRL_2_PORT_EN_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_2)) : ({^(`UMCTL2_REG_DFLT_PCTRL_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_2 1
`endif //UMCTL2_PORT_2
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_2
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_2 
`define UMCTL2_REG_PCFGQOS0_2_ADDR `SHIFTAPBADDR( 32'h000005f4 )
`define UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 0
`define UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 8
`define UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION0_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_2_RQOS_MAP_REGION0_2 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION0_2 16
`define UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION0_2 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION1_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_2_RQOS_MAP_REGION1_2 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION1_2 20
`define UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION2_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_2_RQOS_MAP_REGION2_2 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION2_2 24
`define UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION2_2 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_2 ( `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION0_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION1_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION2_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL1_2 `ifdef UMCTL2_A_USE2RAQ_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_LEVEL2_2 `endif | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION0_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION1_2 `ifdef UMCTL2_A_USE2RAQ_2 | `UMCTL2_REG_MSK_PCFGQOS0_2_RQOS_MAP_REGION2_2 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_LEVEL1_2) << `UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_LEVEL1_2) `ifdef UMCTL2_A_USE2RAQ_2 | ((`UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_LEVEL2_2) << `UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_LEVEL2_2) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION0_2) << `UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION0_2) | ((`UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION1_2) << `UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION1_2) `ifdef UMCTL2_A_USE2RAQ_2 | ((`UMCTL2_REG_DFLT_PCFGQOS0_2_RQOS_MAP_REGION2_2) << `UMCTL2_REG_OFFSET_PCFGQOS0_2_RQOS_MAP_REGION2_2) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_2)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_2 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_2

`ifdef UMCTL2_A_AXI_2
`ifdef UMCTL2_XPI_VPR_2
// Register PCFGQOS1_2 
`define UMCTL2_REG_PCFGQOS1_2_ADDR `SHIFTAPBADDR( 32'h000005f8 )
`define UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 0
`define UMCTL2_REG_DFLT_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2 16
`define UMCTL2_REG_DFLT_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_2 ( `UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 | `UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2 | `UMCTL2_REG_MSK_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2) << `UMCTL2_REG_OFFSET_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_2) | ((`UMCTL2_REG_DFLT_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2) << `UMCTL2_REG_OFFSET_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_2)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_2 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_2
`endif //UMCTL2_A_AXI_2

`ifdef UMCTL2_A_AXI_2
`ifdef UMCTL2_XPI_VPW_2
// Register PCFGWQOS0_2 
`define UMCTL2_REG_PCFGWQOS0_2_ADDR `SHIFTAPBADDR( 32'h000005fc )
`define UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION0_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_2_WQOS_MAP_REGION0_2 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION0_2 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION0_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION1_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_2_WQOS_MAP_REGION1_2 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION1_2 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION2_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_2_WQOS_MAP_REGION2_2 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION2_2 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION2_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_2 ( `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION0_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION1_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION2_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION0_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION1_2 | `UMCTL2_REG_MSK_PCFGWQOS0_2_WQOS_MAP_REGION2_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2) << `UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_LEVEL1_2) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2) << `UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_LEVEL2_2) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION0_2) << `UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION0_2) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION1_2) << `UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION1_2) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_2_WQOS_MAP_REGION2_2) << `UMCTL2_REG_OFFSET_PCFGWQOS0_2_WQOS_MAP_REGION2_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_2)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_2 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_2
`endif //UMCTL2_A_AXI_2

`ifdef UMCTL2_A_AXI_2
`ifdef UMCTL2_XPI_VPW_2
// Register PCFGWQOS1_2 
`define UMCTL2_REG_PCFGWQOS1_2_ADDR `SHIFTAPBADDR( 32'h00000600 )
`define UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_2 ( `UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 | `UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_2 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2 | `UMCTL2_REG_MSK_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_2 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_2 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2) << `UMCTL2_REG_OFFSET_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_2) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2) << `UMCTL2_REG_OFFSET_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_2)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_2 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_2
`endif //UMCTL2_A_AXI_2

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_3
// Register PCFGR_3 
`define UMCTL2_REG_PCFGR_3_ADDR `SHIFTAPBADDR( 32'h00000614 )
`define UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PRIORITY_3 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_3_RD_PORT_PRIORITY_3 10
`define UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_PRIORITY_3 0
`define UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_PRIORITY_3 10'h0
`define UMCTL2_REG_MSK_PCFGR_3_READ_REORDER_BYPASS_EN_3 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_3_READ_REORDER_BYPASS_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGR_3_READ_REORDER_BYPASS_EN_3 11
`define UMCTL2_REG_DFLT_PCFGR_3_READ_REORDER_BYPASS_EN_3 1'h0
`define UMCTL2_REG_MSK_PCFGR_3_RD_PORT_AGING_EN_3 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_3_RD_PORT_AGING_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_AGING_EN_3 12
`define UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_AGING_EN_3 1'h0
`define UMCTL2_REG_MSK_PCFGR_3_RD_PORT_URGENT_EN_3 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_3_RD_PORT_URGENT_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_URGENT_EN_3 13
`define UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_URGENT_EN_3 1'h0
`define UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 14
`define UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_3_RDWR_ORDERED_EN_3 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_3_RDWR_ORDERED_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGR_3_RDWR_ORDERED_EN_3 16
`define UMCTL2_REG_DFLT_PCFGR_3_RDWR_ORDERED_EN_3 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_3 ( `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PRIORITY_3 | `UMCTL2_REG_MSK_PCFGR_3_READ_REORDER_BYPASS_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_AGING_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_URGENT_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RDWR_ORDERED_EN_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PRIORITY_3 `ifdef UMCTL2_PORT_CH0_3 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_3_READ_REORDER_BYPASS_EN_3 `endif `endif | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_AGING_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_URGENT_EN_3 | `UMCTL2_REG_MSK_PCFGR_3_RD_PORT_PAGEMATCH_EN_3 `ifdef UMCTL2_A_RDWR_ORDERED_3 `ifdef UMCTL2_A_AXI_3 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_3_RDWR_ORDERED_EN_3 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_PRIORITY_3) << `UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_PRIORITY_3) `ifdef UMCTL2_PORT_CH0_3 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_3_READ_REORDER_BYPASS_EN_3) << `UMCTL2_REG_OFFSET_PCFGR_3_READ_REORDER_BYPASS_EN_3) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_AGING_EN_3) << `UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_AGING_EN_3) | ((`UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_URGENT_EN_3) << `UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_URGENT_EN_3) | ((`UMCTL2_REG_DFLT_PCFGR_3_RD_PORT_PAGEMATCH_EN_3) << `UMCTL2_REG_OFFSET_PCFGR_3_RD_PORT_PAGEMATCH_EN_3) `ifdef UMCTL2_A_RDWR_ORDERED_3 `ifdef UMCTL2_A_AXI_3 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_3_RDWR_ORDERED_EN_3) << `UMCTL2_REG_OFFSET_PCFGR_3_RDWR_ORDERED_EN_3) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_3)) : ({^(`UMCTL2_REG_DFLT_PCFGR_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_3 17
`endif //UMCTL2_PORT_3
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_3
// Register PCFGW_3 
`define UMCTL2_REG_PCFGW_3_ADDR `SHIFTAPBADDR( 32'h00000618 )
`define UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PRIORITY_3 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_3_WR_PORT_PRIORITY_3 10
`define UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_PRIORITY_3 0
`define UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_PRIORITY_3 10'h0
`define UMCTL2_REG_MSK_PCFGW_3_WR_PORT_AGING_EN_3 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_3_WR_PORT_AGING_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_AGING_EN_3 12
`define UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_AGING_EN_3 1'h0
`define UMCTL2_REG_MSK_PCFGW_3_WR_PORT_URGENT_EN_3 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_3_WR_PORT_URGENT_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_URGENT_EN_3 13
`define UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_URGENT_EN_3 1'h0
`define UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PAGEMATCH_EN_3 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_3_WR_PORT_PAGEMATCH_EN_3 1
`define UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_PAGEMATCH_EN_3 14
`define UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_PAGEMATCH_EN_3 1'h1
`define UMCTL2_REG_MSK_PCFGW_3 ( `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PRIORITY_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_AGING_EN_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_URGENT_EN_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PAGEMATCH_EN_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PRIORITY_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_AGING_EN_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_URGENT_EN_3 | `UMCTL2_REG_MSK_PCFGW_3_WR_PORT_PAGEMATCH_EN_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_PRIORITY_3) << `UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_PRIORITY_3) | ((`UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_AGING_EN_3) << `UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_AGING_EN_3) | ((`UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_URGENT_EN_3) << `UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_URGENT_EN_3) | ((`UMCTL2_REG_DFLT_PCFGW_3_WR_PORT_PAGEMATCH_EN_3) << `UMCTL2_REG_OFFSET_PCFGW_3_WR_PORT_PAGEMATCH_EN_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_3)) : ({^(`UMCTL2_REG_DFLT_PCFGW_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_3 15
`endif //UMCTL2_PORT_3
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_3
// Register PCFGC_3 
`define UMCTL2_REG_PCFGC_3_ADDR `SHIFTAPBADDR( 32'h0000061c )
`define UMCTL2_REG_MSK_PCFGC_3_AHB_ENDIANNESS_3 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_3_AHB_ENDIANNESS_3 2
`define UMCTL2_REG_OFFSET_PCFGC_3_AHB_ENDIANNESS_3 0
`define UMCTL2_REG_DFLT_PCFGC_3_AHB_ENDIANNESS_3 2'h0
`define UMCTL2_REG_MSK_PCFGC_3 `UMCTL2_REG_MSK_PCFGC_3_AHB_ENDIANNESS_3
`define UMCTL2_REG_RWONLY_MSK_PCFGC_3 ( 32'h0 `ifdef UMCTL2_A_AHB_3 | `UMCTL2_REG_MSK_PCFGC_3_AHB_ENDIANNESS_3 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_3 ( 32'h0 `ifdef UMCTL2_A_AHB_3 | ((`UMCTL2_REG_DFLT_PCFGC_3_AHB_ENDIANNESS_3) << `UMCTL2_REG_OFFSET_PCFGC_3_AHB_ENDIANNESS_3) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_3)) : ({^(`UMCTL2_REG_DFLT_PCFGC_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_3 2
`endif //UMCTL2_A_AHB_3

`ifdef UMCTL2_PORT_CH0_3
// Register PCFGIDMASKCH0_3 
`define UMCTL2_REG_PCFGIDMASKCH0_3_ADDR `SHIFTAPBADDR( 32'h00000620 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_3_ID_MASK_0_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_3_ID_MASK_0_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_3_ID_MASK_0_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_3_ID_MASK_0_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_3 `UMCTL2_REG_MSK_PCFGIDMASKCH0_3_ID_MASK_0_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_3_ID_MASK_0_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3_ID_MASK_0_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_3_ID_MASK_0_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_3

`ifdef UMCTL2_PORT_CH0_3
// Register PCFGIDVALUECH0_3 
`define UMCTL2_REG_PCFGIDVALUECH0_3_ADDR `SHIFTAPBADDR( 32'h00000624 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_3_ID_VALUE_0_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_3_ID_VALUE_0_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_3_ID_VALUE_0_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_3_ID_VALUE_0_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_3 `UMCTL2_REG_MSK_PCFGIDVALUECH0_3_ID_VALUE_0_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_3_ID_VALUE_0_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3_ID_VALUE_0_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_3_ID_VALUE_0_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_3

`ifdef UMCTL2_PORT_CH1_3
// Register PCFGIDMASKCH1_3 
`define UMCTL2_REG_PCFGIDMASKCH1_3_ADDR `SHIFTAPBADDR( 32'h00000628 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_3_ID_MASK_1_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_3_ID_MASK_1_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_3_ID_MASK_1_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_3_ID_MASK_1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_3 `UMCTL2_REG_MSK_PCFGIDMASKCH1_3_ID_MASK_1_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_3_ID_MASK_1_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3_ID_MASK_1_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_3_ID_MASK_1_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_3

`ifdef UMCTL2_PORT_CH1_3
// Register PCFGIDVALUECH1_3 
`define UMCTL2_REG_PCFGIDVALUECH1_3_ADDR `SHIFTAPBADDR( 32'h0000062c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_3_ID_VALUE_1_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_3_ID_VALUE_1_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_3_ID_VALUE_1_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_3_ID_VALUE_1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_3 `UMCTL2_REG_MSK_PCFGIDVALUECH1_3_ID_VALUE_1_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_3_ID_VALUE_1_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3_ID_VALUE_1_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_3_ID_VALUE_1_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_3

`ifdef UMCTL2_PORT_CH2_3
// Register PCFGIDMASKCH2_3 
`define UMCTL2_REG_PCFGIDMASKCH2_3_ADDR `SHIFTAPBADDR( 32'h00000630 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_3_ID_MASK_2_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_3_ID_MASK_2_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_3_ID_MASK_2_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_3_ID_MASK_2_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_3 `UMCTL2_REG_MSK_PCFGIDMASKCH2_3_ID_MASK_2_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_3_ID_MASK_2_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3_ID_MASK_2_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_3_ID_MASK_2_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_3

`ifdef UMCTL2_PORT_CH2_3
// Register PCFGIDVALUECH2_3 
`define UMCTL2_REG_PCFGIDVALUECH2_3_ADDR `SHIFTAPBADDR( 32'h00000634 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_3_ID_VALUE_2_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_3_ID_VALUE_2_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_3_ID_VALUE_2_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_3_ID_VALUE_2_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_3 `UMCTL2_REG_MSK_PCFGIDVALUECH2_3_ID_VALUE_2_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_3_ID_VALUE_2_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3_ID_VALUE_2_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_3_ID_VALUE_2_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_3

`ifdef UMCTL2_PORT_CH3_3
// Register PCFGIDMASKCH3_3 
`define UMCTL2_REG_PCFGIDMASKCH3_3_ADDR `SHIFTAPBADDR( 32'h00000638 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_3_ID_MASK_3_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_3_ID_MASK_3_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_3_ID_MASK_3_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_3_ID_MASK_3_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_3 `UMCTL2_REG_MSK_PCFGIDMASKCH3_3_ID_MASK_3_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_3_ID_MASK_3_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3_ID_MASK_3_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_3_ID_MASK_3_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_3

`ifdef UMCTL2_PORT_CH3_3
// Register PCFGIDVALUECH3_3 
`define UMCTL2_REG_PCFGIDVALUECH3_3_ADDR `SHIFTAPBADDR( 32'h0000063c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_3_ID_VALUE_3_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_3_ID_VALUE_3_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_3_ID_VALUE_3_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_3_ID_VALUE_3_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_3 `UMCTL2_REG_MSK_PCFGIDVALUECH3_3_ID_VALUE_3_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_3_ID_VALUE_3_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3_ID_VALUE_3_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_3_ID_VALUE_3_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_3

`ifdef UMCTL2_PORT_CH4_3
// Register PCFGIDMASKCH4_3 
`define UMCTL2_REG_PCFGIDMASKCH4_3_ADDR `SHIFTAPBADDR( 32'h00000640 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_3_ID_MASK_4_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_3_ID_MASK_4_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_3_ID_MASK_4_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_3_ID_MASK_4_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_3 `UMCTL2_REG_MSK_PCFGIDMASKCH4_3_ID_MASK_4_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_3_ID_MASK_4_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3_ID_MASK_4_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_3_ID_MASK_4_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_3

`ifdef UMCTL2_PORT_CH4_3
// Register PCFGIDVALUECH4_3 
`define UMCTL2_REG_PCFGIDVALUECH4_3_ADDR `SHIFTAPBADDR( 32'h00000644 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_3_ID_VALUE_4_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_3_ID_VALUE_4_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_3_ID_VALUE_4_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_3_ID_VALUE_4_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_3 `UMCTL2_REG_MSK_PCFGIDVALUECH4_3_ID_VALUE_4_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_3_ID_VALUE_4_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3_ID_VALUE_4_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_3_ID_VALUE_4_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_3

`ifdef UMCTL2_PORT_CH5_3
// Register PCFGIDMASKCH5_3 
`define UMCTL2_REG_PCFGIDMASKCH5_3_ADDR `SHIFTAPBADDR( 32'h00000648 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_3_ID_MASK_5_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_3_ID_MASK_5_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_3_ID_MASK_5_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_3_ID_MASK_5_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_3 `UMCTL2_REG_MSK_PCFGIDMASKCH5_3_ID_MASK_5_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_3_ID_MASK_5_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3_ID_MASK_5_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_3_ID_MASK_5_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_3

`ifdef UMCTL2_PORT_CH5_3
// Register PCFGIDVALUECH5_3 
`define UMCTL2_REG_PCFGIDVALUECH5_3_ADDR `SHIFTAPBADDR( 32'h0000064c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_3_ID_VALUE_5_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_3_ID_VALUE_5_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_3_ID_VALUE_5_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_3_ID_VALUE_5_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_3 `UMCTL2_REG_MSK_PCFGIDVALUECH5_3_ID_VALUE_5_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_3_ID_VALUE_5_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3_ID_VALUE_5_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_3_ID_VALUE_5_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_3

`ifdef UMCTL2_PORT_CH6_3
// Register PCFGIDMASKCH6_3 
`define UMCTL2_REG_PCFGIDMASKCH6_3_ADDR `SHIFTAPBADDR( 32'h00000650 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_3_ID_MASK_6_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_3_ID_MASK_6_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_3_ID_MASK_6_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_3_ID_MASK_6_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_3 `UMCTL2_REG_MSK_PCFGIDMASKCH6_3_ID_MASK_6_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_3_ID_MASK_6_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3_ID_MASK_6_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_3_ID_MASK_6_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_3

`ifdef UMCTL2_PORT_CH6_3
// Register PCFGIDVALUECH6_3 
`define UMCTL2_REG_PCFGIDVALUECH6_3_ADDR `SHIFTAPBADDR( 32'h00000654 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_3_ID_VALUE_6_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_3_ID_VALUE_6_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_3_ID_VALUE_6_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_3_ID_VALUE_6_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_3 `UMCTL2_REG_MSK_PCFGIDVALUECH6_3_ID_VALUE_6_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_3_ID_VALUE_6_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3_ID_VALUE_6_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_3_ID_VALUE_6_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_3

`ifdef UMCTL2_PORT_CH7_3
// Register PCFGIDMASKCH7_3 
`define UMCTL2_REG_PCFGIDMASKCH7_3_ADDR `SHIFTAPBADDR( 32'h00000658 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_3_ID_MASK_7_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_3_ID_MASK_7_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_3_ID_MASK_7_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_3_ID_MASK_7_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_3 `UMCTL2_REG_MSK_PCFGIDMASKCH7_3_ID_MASK_7_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_3_ID_MASK_7_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3_ID_MASK_7_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_3_ID_MASK_7_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_3

`ifdef UMCTL2_PORT_CH7_3
// Register PCFGIDVALUECH7_3 
`define UMCTL2_REG_PCFGIDVALUECH7_3_ADDR `SHIFTAPBADDR( 32'h0000065c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_3_ID_VALUE_7_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_3_ID_VALUE_7_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_3_ID_VALUE_7_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_3_ID_VALUE_7_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_3 `UMCTL2_REG_MSK_PCFGIDVALUECH7_3_ID_VALUE_7_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_3_ID_VALUE_7_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3_ID_VALUE_7_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_3_ID_VALUE_7_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_3

`ifdef UMCTL2_PORT_CH8_3
// Register PCFGIDMASKCH8_3 
`define UMCTL2_REG_PCFGIDMASKCH8_3_ADDR `SHIFTAPBADDR( 32'h00000660 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_3_ID_MASK_8_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_3_ID_MASK_8_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_3_ID_MASK_8_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_3_ID_MASK_8_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_3 `UMCTL2_REG_MSK_PCFGIDMASKCH8_3_ID_MASK_8_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_3_ID_MASK_8_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3_ID_MASK_8_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_3_ID_MASK_8_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_3

`ifdef UMCTL2_PORT_CH8_3
// Register PCFGIDVALUECH8_3 
`define UMCTL2_REG_PCFGIDVALUECH8_3_ADDR `SHIFTAPBADDR( 32'h00000664 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_3_ID_VALUE_8_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_3_ID_VALUE_8_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_3_ID_VALUE_8_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_3_ID_VALUE_8_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_3 `UMCTL2_REG_MSK_PCFGIDVALUECH8_3_ID_VALUE_8_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_3_ID_VALUE_8_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3_ID_VALUE_8_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_3_ID_VALUE_8_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_3

`ifdef UMCTL2_PORT_CH9_3
// Register PCFGIDMASKCH9_3 
`define UMCTL2_REG_PCFGIDMASKCH9_3_ADDR `SHIFTAPBADDR( 32'h00000668 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_3_ID_MASK_9_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_3_ID_MASK_9_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_3_ID_MASK_9_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_3_ID_MASK_9_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_3 `UMCTL2_REG_MSK_PCFGIDMASKCH9_3_ID_MASK_9_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_3_ID_MASK_9_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3_ID_MASK_9_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_3_ID_MASK_9_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_3

`ifdef UMCTL2_PORT_CH9_3
// Register PCFGIDVALUECH9_3 
`define UMCTL2_REG_PCFGIDVALUECH9_3_ADDR `SHIFTAPBADDR( 32'h0000066c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_3_ID_VALUE_9_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_3_ID_VALUE_9_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_3_ID_VALUE_9_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_3_ID_VALUE_9_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_3 `UMCTL2_REG_MSK_PCFGIDVALUECH9_3_ID_VALUE_9_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_3_ID_VALUE_9_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3_ID_VALUE_9_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_3_ID_VALUE_9_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_3

`ifdef UMCTL2_PORT_CH10_3
// Register PCFGIDMASKCH10_3 
`define UMCTL2_REG_PCFGIDMASKCH10_3_ADDR `SHIFTAPBADDR( 32'h00000670 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_3_ID_MASK_10_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_3_ID_MASK_10_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_3_ID_MASK_10_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_3_ID_MASK_10_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_3 `UMCTL2_REG_MSK_PCFGIDMASKCH10_3_ID_MASK_10_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_3_ID_MASK_10_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3_ID_MASK_10_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_3_ID_MASK_10_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_3

`ifdef UMCTL2_PORT_CH10_3
// Register PCFGIDVALUECH10_3 
`define UMCTL2_REG_PCFGIDVALUECH10_3_ADDR `SHIFTAPBADDR( 32'h00000674 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_3_ID_VALUE_10_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_3_ID_VALUE_10_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_3_ID_VALUE_10_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_3_ID_VALUE_10_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_3 `UMCTL2_REG_MSK_PCFGIDVALUECH10_3_ID_VALUE_10_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_3_ID_VALUE_10_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3_ID_VALUE_10_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_3_ID_VALUE_10_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_3

`ifdef UMCTL2_PORT_CH11_3
// Register PCFGIDMASKCH11_3 
`define UMCTL2_REG_PCFGIDMASKCH11_3_ADDR `SHIFTAPBADDR( 32'h00000678 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_3_ID_MASK_11_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_3_ID_MASK_11_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_3_ID_MASK_11_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_3_ID_MASK_11_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_3 `UMCTL2_REG_MSK_PCFGIDMASKCH11_3_ID_MASK_11_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_3_ID_MASK_11_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3_ID_MASK_11_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_3_ID_MASK_11_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_3

`ifdef UMCTL2_PORT_CH11_3
// Register PCFGIDVALUECH11_3 
`define UMCTL2_REG_PCFGIDVALUECH11_3_ADDR `SHIFTAPBADDR( 32'h0000067c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_3_ID_VALUE_11_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_3_ID_VALUE_11_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_3_ID_VALUE_11_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_3_ID_VALUE_11_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_3 `UMCTL2_REG_MSK_PCFGIDVALUECH11_3_ID_VALUE_11_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_3_ID_VALUE_11_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3_ID_VALUE_11_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_3_ID_VALUE_11_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_3

`ifdef UMCTL2_PORT_CH12_3
// Register PCFGIDMASKCH12_3 
`define UMCTL2_REG_PCFGIDMASKCH12_3_ADDR `SHIFTAPBADDR( 32'h00000680 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_3_ID_MASK_12_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_3_ID_MASK_12_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_3_ID_MASK_12_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_3_ID_MASK_12_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_3 `UMCTL2_REG_MSK_PCFGIDMASKCH12_3_ID_MASK_12_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_3_ID_MASK_12_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3_ID_MASK_12_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_3_ID_MASK_12_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_3

`ifdef UMCTL2_PORT_CH12_3
// Register PCFGIDVALUECH12_3 
`define UMCTL2_REG_PCFGIDVALUECH12_3_ADDR `SHIFTAPBADDR( 32'h00000684 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_3_ID_VALUE_12_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_3_ID_VALUE_12_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_3_ID_VALUE_12_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_3_ID_VALUE_12_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_3 `UMCTL2_REG_MSK_PCFGIDVALUECH12_3_ID_VALUE_12_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_3_ID_VALUE_12_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3_ID_VALUE_12_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_3_ID_VALUE_12_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_3

`ifdef UMCTL2_PORT_CH13_3
// Register PCFGIDMASKCH13_3 
`define UMCTL2_REG_PCFGIDMASKCH13_3_ADDR `SHIFTAPBADDR( 32'h00000688 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_3_ID_MASK_13_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_3_ID_MASK_13_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_3_ID_MASK_13_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_3_ID_MASK_13_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_3 `UMCTL2_REG_MSK_PCFGIDMASKCH13_3_ID_MASK_13_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_3_ID_MASK_13_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3_ID_MASK_13_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_3_ID_MASK_13_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_3

`ifdef UMCTL2_PORT_CH13_3
// Register PCFGIDVALUECH13_3 
`define UMCTL2_REG_PCFGIDVALUECH13_3_ADDR `SHIFTAPBADDR( 32'h0000068c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_3_ID_VALUE_13_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_3_ID_VALUE_13_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_3_ID_VALUE_13_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_3_ID_VALUE_13_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_3 `UMCTL2_REG_MSK_PCFGIDVALUECH13_3_ID_VALUE_13_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_3_ID_VALUE_13_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3_ID_VALUE_13_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_3_ID_VALUE_13_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_3

`ifdef UMCTL2_PORT_CH14_3
// Register PCFGIDMASKCH14_3 
`define UMCTL2_REG_PCFGIDMASKCH14_3_ADDR `SHIFTAPBADDR( 32'h00000690 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_3_ID_MASK_14_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_3_ID_MASK_14_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_3_ID_MASK_14_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_3_ID_MASK_14_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_3 `UMCTL2_REG_MSK_PCFGIDMASKCH14_3_ID_MASK_14_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_3_ID_MASK_14_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3_ID_MASK_14_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_3_ID_MASK_14_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_3

`ifdef UMCTL2_PORT_CH14_3
// Register PCFGIDVALUECH14_3 
`define UMCTL2_REG_PCFGIDVALUECH14_3_ADDR `SHIFTAPBADDR( 32'h00000694 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_3_ID_VALUE_14_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_3_ID_VALUE_14_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_3_ID_VALUE_14_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_3_ID_VALUE_14_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_3 `UMCTL2_REG_MSK_PCFGIDVALUECH14_3_ID_VALUE_14_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_3_ID_VALUE_14_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3_ID_VALUE_14_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_3_ID_VALUE_14_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_3

`ifdef UMCTL2_PORT_CH15_3
// Register PCFGIDMASKCH15_3 
`define UMCTL2_REG_PCFGIDMASKCH15_3_ADDR `SHIFTAPBADDR( 32'h00000698 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_3_ID_MASK_15_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_3_ID_MASK_15_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_3_ID_MASK_15_3 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_3_ID_MASK_15_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_3 `UMCTL2_REG_MSK_PCFGIDMASKCH15_3_ID_MASK_15_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_3_ID_MASK_15_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3_ID_MASK_15_3) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_3_ID_MASK_15_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_3

`ifdef UMCTL2_PORT_CH15_3
// Register PCFGIDVALUECH15_3 
`define UMCTL2_REG_PCFGIDVALUECH15_3_ADDR `SHIFTAPBADDR( 32'h0000069c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_3_ID_VALUE_15_3 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_3_ID_VALUE_15_3 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_3_ID_VALUE_15_3 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_3_ID_VALUE_15_3 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_3 `UMCTL2_REG_MSK_PCFGIDVALUECH15_3_ID_VALUE_15_3
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_3_ID_VALUE_15_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3_ID_VALUE_15_3) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_3_ID_VALUE_15_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_3 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_3

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_3
// Register PCTRL_3 
`define UMCTL2_REG_PCTRL_3_ADDR `SHIFTAPBADDR( 32'h000006a0 )
`define UMCTL2_REG_MSK_PCTRL_3_PORT_EN_3 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_3_PORT_EN_3 1
`define UMCTL2_REG_OFFSET_PCTRL_3_PORT_EN_3 0
`define UMCTL2_REG_DFLT_PCTRL_3_PORT_EN_3 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_3 `UMCTL2_REG_MSK_PCTRL_3_PORT_EN_3
`define UMCTL2_REG_RWONLY_MSK_PCTRL_3 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_3_PORT_EN_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_3_PORT_EN_3) << `UMCTL2_REG_OFFSET_PCTRL_3_PORT_EN_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_3)) : ({^(`UMCTL2_REG_DFLT_PCTRL_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_3 1
`endif //UMCTL2_PORT_3
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_3
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_3 
`define UMCTL2_REG_PCFGQOS0_3_ADDR `SHIFTAPBADDR( 32'h000006a4 )
`define UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 0
`define UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 8
`define UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION0_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_3_RQOS_MAP_REGION0_3 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION0_3 16
`define UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION0_3 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION1_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_3_RQOS_MAP_REGION1_3 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION1_3 20
`define UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION2_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_3_RQOS_MAP_REGION2_3 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION2_3 24
`define UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION2_3 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_3 ( `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION0_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION1_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION2_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL1_3 `ifdef UMCTL2_A_USE2RAQ_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_LEVEL2_3 `endif | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION0_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION1_3 `ifdef UMCTL2_A_USE2RAQ_3 | `UMCTL2_REG_MSK_PCFGQOS0_3_RQOS_MAP_REGION2_3 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_LEVEL1_3) << `UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_LEVEL1_3) `ifdef UMCTL2_A_USE2RAQ_3 | ((`UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_LEVEL2_3) << `UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_LEVEL2_3) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION0_3) << `UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION0_3) | ((`UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION1_3) << `UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION1_3) `ifdef UMCTL2_A_USE2RAQ_3 | ((`UMCTL2_REG_DFLT_PCFGQOS0_3_RQOS_MAP_REGION2_3) << `UMCTL2_REG_OFFSET_PCFGQOS0_3_RQOS_MAP_REGION2_3) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_3)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_3 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_3

`ifdef UMCTL2_A_AXI_3
`ifdef UMCTL2_XPI_VPR_3
// Register PCFGQOS1_3 
`define UMCTL2_REG_PCFGQOS1_3_ADDR `SHIFTAPBADDR( 32'h000006a8 )
`define UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 0
`define UMCTL2_REG_DFLT_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3 16
`define UMCTL2_REG_DFLT_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_3 ( `UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 | `UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3 | `UMCTL2_REG_MSK_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3) << `UMCTL2_REG_OFFSET_PCFGQOS1_3_RQOS_MAP_TIMEOUTB_3) | ((`UMCTL2_REG_DFLT_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3) << `UMCTL2_REG_OFFSET_PCFGQOS1_3_RQOS_MAP_TIMEOUTR_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_3)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_3 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_3
`endif //UMCTL2_A_AXI_3

`ifdef UMCTL2_A_AXI_3
`ifdef UMCTL2_XPI_VPW_3
// Register PCFGWQOS0_3 
`define UMCTL2_REG_PCFGWQOS0_3_ADDR `SHIFTAPBADDR( 32'h000006ac )
`define UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION0_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_3_WQOS_MAP_REGION0_3 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION0_3 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION0_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION1_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_3_WQOS_MAP_REGION1_3 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION1_3 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION2_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_3_WQOS_MAP_REGION2_3 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION2_3 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION2_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_3 ( `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION0_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION1_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION2_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION0_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION1_3 | `UMCTL2_REG_MSK_PCFGWQOS0_3_WQOS_MAP_REGION2_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3) << `UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_LEVEL1_3) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3) << `UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_LEVEL2_3) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION0_3) << `UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION0_3) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION1_3) << `UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION1_3) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_3_WQOS_MAP_REGION2_3) << `UMCTL2_REG_OFFSET_PCFGWQOS0_3_WQOS_MAP_REGION2_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_3)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_3 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_3
`endif //UMCTL2_A_AXI_3

`ifdef UMCTL2_A_AXI_3
`ifdef UMCTL2_XPI_VPW_3
// Register PCFGWQOS1_3 
`define UMCTL2_REG_PCFGWQOS1_3_ADDR `SHIFTAPBADDR( 32'h000006b0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_3 ( `UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 | `UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_3 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3 | `UMCTL2_REG_MSK_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_3 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_3 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3) << `UMCTL2_REG_OFFSET_PCFGWQOS1_3_WQOS_MAP_TIMEOUT1_3) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3) << `UMCTL2_REG_OFFSET_PCFGWQOS1_3_WQOS_MAP_TIMEOUT2_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_3)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_3 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_3
`endif //UMCTL2_A_AXI_3

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_4
// Register PCFGR_4 
`define UMCTL2_REG_PCFGR_4_ADDR `SHIFTAPBADDR( 32'h000006c4 )
`define UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PRIORITY_4 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_4_RD_PORT_PRIORITY_4 10
`define UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_PRIORITY_4 0
`define UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_PRIORITY_4 10'h0
`define UMCTL2_REG_MSK_PCFGR_4_READ_REORDER_BYPASS_EN_4 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_4_READ_REORDER_BYPASS_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGR_4_READ_REORDER_BYPASS_EN_4 11
`define UMCTL2_REG_DFLT_PCFGR_4_READ_REORDER_BYPASS_EN_4 1'h0
`define UMCTL2_REG_MSK_PCFGR_4_RD_PORT_AGING_EN_4 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_4_RD_PORT_AGING_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_AGING_EN_4 12
`define UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_AGING_EN_4 1'h0
`define UMCTL2_REG_MSK_PCFGR_4_RD_PORT_URGENT_EN_4 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_4_RD_PORT_URGENT_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_URGENT_EN_4 13
`define UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_URGENT_EN_4 1'h0
`define UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 14
`define UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_4_RDWR_ORDERED_EN_4 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_4_RDWR_ORDERED_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGR_4_RDWR_ORDERED_EN_4 16
`define UMCTL2_REG_DFLT_PCFGR_4_RDWR_ORDERED_EN_4 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_4 ( `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PRIORITY_4 | `UMCTL2_REG_MSK_PCFGR_4_READ_REORDER_BYPASS_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_AGING_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_URGENT_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RDWR_ORDERED_EN_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PRIORITY_4 `ifdef UMCTL2_PORT_CH0_4 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_4_READ_REORDER_BYPASS_EN_4 `endif `endif | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_AGING_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_URGENT_EN_4 | `UMCTL2_REG_MSK_PCFGR_4_RD_PORT_PAGEMATCH_EN_4 `ifdef UMCTL2_A_RDWR_ORDERED_4 `ifdef UMCTL2_A_AXI_4 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_4_RDWR_ORDERED_EN_4 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_PRIORITY_4) << `UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_PRIORITY_4) `ifdef UMCTL2_PORT_CH0_4 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_4_READ_REORDER_BYPASS_EN_4) << `UMCTL2_REG_OFFSET_PCFGR_4_READ_REORDER_BYPASS_EN_4) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_AGING_EN_4) << `UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_AGING_EN_4) | ((`UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_URGENT_EN_4) << `UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_URGENT_EN_4) | ((`UMCTL2_REG_DFLT_PCFGR_4_RD_PORT_PAGEMATCH_EN_4) << `UMCTL2_REG_OFFSET_PCFGR_4_RD_PORT_PAGEMATCH_EN_4) `ifdef UMCTL2_A_RDWR_ORDERED_4 `ifdef UMCTL2_A_AXI_4 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_4_RDWR_ORDERED_EN_4) << `UMCTL2_REG_OFFSET_PCFGR_4_RDWR_ORDERED_EN_4) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_4)) : ({^(`UMCTL2_REG_DFLT_PCFGR_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_4 17
`endif //UMCTL2_PORT_4
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_4
// Register PCFGW_4 
`define UMCTL2_REG_PCFGW_4_ADDR `SHIFTAPBADDR( 32'h000006c8 )
`define UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PRIORITY_4 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_4_WR_PORT_PRIORITY_4 10
`define UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_PRIORITY_4 0
`define UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_PRIORITY_4 10'h0
`define UMCTL2_REG_MSK_PCFGW_4_WR_PORT_AGING_EN_4 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_4_WR_PORT_AGING_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_AGING_EN_4 12
`define UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_AGING_EN_4 1'h0
`define UMCTL2_REG_MSK_PCFGW_4_WR_PORT_URGENT_EN_4 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_4_WR_PORT_URGENT_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_URGENT_EN_4 13
`define UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_URGENT_EN_4 1'h0
`define UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PAGEMATCH_EN_4 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_4_WR_PORT_PAGEMATCH_EN_4 1
`define UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_PAGEMATCH_EN_4 14
`define UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_PAGEMATCH_EN_4 1'h1
`define UMCTL2_REG_MSK_PCFGW_4 ( `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PRIORITY_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_AGING_EN_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_URGENT_EN_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PAGEMATCH_EN_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PRIORITY_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_AGING_EN_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_URGENT_EN_4 | `UMCTL2_REG_MSK_PCFGW_4_WR_PORT_PAGEMATCH_EN_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_PRIORITY_4) << `UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_PRIORITY_4) | ((`UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_AGING_EN_4) << `UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_AGING_EN_4) | ((`UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_URGENT_EN_4) << `UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_URGENT_EN_4) | ((`UMCTL2_REG_DFLT_PCFGW_4_WR_PORT_PAGEMATCH_EN_4) << `UMCTL2_REG_OFFSET_PCFGW_4_WR_PORT_PAGEMATCH_EN_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_4)) : ({^(`UMCTL2_REG_DFLT_PCFGW_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_4 15
`endif //UMCTL2_PORT_4
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_4
// Register PCFGC_4 
`define UMCTL2_REG_PCFGC_4_ADDR `SHIFTAPBADDR( 32'h000006cc )
`define UMCTL2_REG_MSK_PCFGC_4_AHB_ENDIANNESS_4 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_4_AHB_ENDIANNESS_4 2
`define UMCTL2_REG_OFFSET_PCFGC_4_AHB_ENDIANNESS_4 0
`define UMCTL2_REG_DFLT_PCFGC_4_AHB_ENDIANNESS_4 2'h0
`define UMCTL2_REG_MSK_PCFGC_4 `UMCTL2_REG_MSK_PCFGC_4_AHB_ENDIANNESS_4
`define UMCTL2_REG_RWONLY_MSK_PCFGC_4 ( 32'h0 `ifdef UMCTL2_A_AHB_4 | `UMCTL2_REG_MSK_PCFGC_4_AHB_ENDIANNESS_4 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_4 ( 32'h0 `ifdef UMCTL2_A_AHB_4 | ((`UMCTL2_REG_DFLT_PCFGC_4_AHB_ENDIANNESS_4) << `UMCTL2_REG_OFFSET_PCFGC_4_AHB_ENDIANNESS_4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_4)) : ({^(`UMCTL2_REG_DFLT_PCFGC_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_4 2
`endif //UMCTL2_A_AHB_4

`ifdef UMCTL2_PORT_CH0_4
// Register PCFGIDMASKCH0_4 
`define UMCTL2_REG_PCFGIDMASKCH0_4_ADDR `SHIFTAPBADDR( 32'h000006d0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_4_ID_MASK_0_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_4_ID_MASK_0_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_4_ID_MASK_0_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_4_ID_MASK_0_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_4 `UMCTL2_REG_MSK_PCFGIDMASKCH0_4_ID_MASK_0_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_4_ID_MASK_0_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4_ID_MASK_0_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_4_ID_MASK_0_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_4

`ifdef UMCTL2_PORT_CH0_4
// Register PCFGIDVALUECH0_4 
`define UMCTL2_REG_PCFGIDVALUECH0_4_ADDR `SHIFTAPBADDR( 32'h000006d4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_4_ID_VALUE_0_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_4_ID_VALUE_0_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_4_ID_VALUE_0_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_4_ID_VALUE_0_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_4 `UMCTL2_REG_MSK_PCFGIDVALUECH0_4_ID_VALUE_0_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_4_ID_VALUE_0_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4_ID_VALUE_0_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_4_ID_VALUE_0_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_4

`ifdef UMCTL2_PORT_CH1_4
// Register PCFGIDMASKCH1_4 
`define UMCTL2_REG_PCFGIDMASKCH1_4_ADDR `SHIFTAPBADDR( 32'h000006d8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_4_ID_MASK_1_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_4_ID_MASK_1_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_4_ID_MASK_1_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_4_ID_MASK_1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_4 `UMCTL2_REG_MSK_PCFGIDMASKCH1_4_ID_MASK_1_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_4_ID_MASK_1_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4_ID_MASK_1_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_4_ID_MASK_1_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_4

`ifdef UMCTL2_PORT_CH1_4
// Register PCFGIDVALUECH1_4 
`define UMCTL2_REG_PCFGIDVALUECH1_4_ADDR `SHIFTAPBADDR( 32'h000006dc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_4_ID_VALUE_1_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_4_ID_VALUE_1_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_4_ID_VALUE_1_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_4_ID_VALUE_1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_4 `UMCTL2_REG_MSK_PCFGIDVALUECH1_4_ID_VALUE_1_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_4_ID_VALUE_1_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4_ID_VALUE_1_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_4_ID_VALUE_1_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_4

`ifdef UMCTL2_PORT_CH2_4
// Register PCFGIDMASKCH2_4 
`define UMCTL2_REG_PCFGIDMASKCH2_4_ADDR `SHIFTAPBADDR( 32'h000006e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_4_ID_MASK_2_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_4_ID_MASK_2_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_4_ID_MASK_2_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_4_ID_MASK_2_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_4 `UMCTL2_REG_MSK_PCFGIDMASKCH2_4_ID_MASK_2_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_4_ID_MASK_2_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4_ID_MASK_2_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_4_ID_MASK_2_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_4

`ifdef UMCTL2_PORT_CH2_4
// Register PCFGIDVALUECH2_4 
`define UMCTL2_REG_PCFGIDVALUECH2_4_ADDR `SHIFTAPBADDR( 32'h000006e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_4_ID_VALUE_2_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_4_ID_VALUE_2_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_4_ID_VALUE_2_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_4_ID_VALUE_2_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_4 `UMCTL2_REG_MSK_PCFGIDVALUECH2_4_ID_VALUE_2_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_4_ID_VALUE_2_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4_ID_VALUE_2_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_4_ID_VALUE_2_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_4

`ifdef UMCTL2_PORT_CH3_4
// Register PCFGIDMASKCH3_4 
`define UMCTL2_REG_PCFGIDMASKCH3_4_ADDR `SHIFTAPBADDR( 32'h000006e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_4_ID_MASK_3_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_4_ID_MASK_3_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_4_ID_MASK_3_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_4_ID_MASK_3_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_4 `UMCTL2_REG_MSK_PCFGIDMASKCH3_4_ID_MASK_3_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_4_ID_MASK_3_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4_ID_MASK_3_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_4_ID_MASK_3_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_4

`ifdef UMCTL2_PORT_CH3_4
// Register PCFGIDVALUECH3_4 
`define UMCTL2_REG_PCFGIDVALUECH3_4_ADDR `SHIFTAPBADDR( 32'h000006ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_4_ID_VALUE_3_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_4_ID_VALUE_3_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_4_ID_VALUE_3_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_4_ID_VALUE_3_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_4 `UMCTL2_REG_MSK_PCFGIDVALUECH3_4_ID_VALUE_3_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_4_ID_VALUE_3_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4_ID_VALUE_3_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_4_ID_VALUE_3_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_4

`ifdef UMCTL2_PORT_CH4_4
// Register PCFGIDMASKCH4_4 
`define UMCTL2_REG_PCFGIDMASKCH4_4_ADDR `SHIFTAPBADDR( 32'h000006f0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_4_ID_MASK_4_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_4_ID_MASK_4_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_4_ID_MASK_4_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_4_ID_MASK_4_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_4 `UMCTL2_REG_MSK_PCFGIDMASKCH4_4_ID_MASK_4_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_4_ID_MASK_4_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4_ID_MASK_4_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_4_ID_MASK_4_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_4

`ifdef UMCTL2_PORT_CH4_4
// Register PCFGIDVALUECH4_4 
`define UMCTL2_REG_PCFGIDVALUECH4_4_ADDR `SHIFTAPBADDR( 32'h000006f4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_4_ID_VALUE_4_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_4_ID_VALUE_4_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_4_ID_VALUE_4_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_4_ID_VALUE_4_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_4 `UMCTL2_REG_MSK_PCFGIDVALUECH4_4_ID_VALUE_4_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_4_ID_VALUE_4_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4_ID_VALUE_4_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_4_ID_VALUE_4_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_4

`ifdef UMCTL2_PORT_CH5_4
// Register PCFGIDMASKCH5_4 
`define UMCTL2_REG_PCFGIDMASKCH5_4_ADDR `SHIFTAPBADDR( 32'h000006f8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_4_ID_MASK_5_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_4_ID_MASK_5_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_4_ID_MASK_5_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_4_ID_MASK_5_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_4 `UMCTL2_REG_MSK_PCFGIDMASKCH5_4_ID_MASK_5_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_4_ID_MASK_5_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4_ID_MASK_5_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_4_ID_MASK_5_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_4

`ifdef UMCTL2_PORT_CH5_4
// Register PCFGIDVALUECH5_4 
`define UMCTL2_REG_PCFGIDVALUECH5_4_ADDR `SHIFTAPBADDR( 32'h000006fc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_4_ID_VALUE_5_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_4_ID_VALUE_5_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_4_ID_VALUE_5_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_4_ID_VALUE_5_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_4 `UMCTL2_REG_MSK_PCFGIDVALUECH5_4_ID_VALUE_5_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_4_ID_VALUE_5_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4_ID_VALUE_5_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_4_ID_VALUE_5_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_4

`ifdef UMCTL2_PORT_CH6_4
// Register PCFGIDMASKCH6_4 
`define UMCTL2_REG_PCFGIDMASKCH6_4_ADDR `SHIFTAPBADDR( 32'h00000700 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_4_ID_MASK_6_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_4_ID_MASK_6_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_4_ID_MASK_6_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_4_ID_MASK_6_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_4 `UMCTL2_REG_MSK_PCFGIDMASKCH6_4_ID_MASK_6_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_4_ID_MASK_6_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4_ID_MASK_6_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_4_ID_MASK_6_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_4

`ifdef UMCTL2_PORT_CH6_4
// Register PCFGIDVALUECH6_4 
`define UMCTL2_REG_PCFGIDVALUECH6_4_ADDR `SHIFTAPBADDR( 32'h00000704 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_4_ID_VALUE_6_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_4_ID_VALUE_6_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_4_ID_VALUE_6_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_4_ID_VALUE_6_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_4 `UMCTL2_REG_MSK_PCFGIDVALUECH6_4_ID_VALUE_6_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_4_ID_VALUE_6_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4_ID_VALUE_6_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_4_ID_VALUE_6_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_4

`ifdef UMCTL2_PORT_CH7_4
// Register PCFGIDMASKCH7_4 
`define UMCTL2_REG_PCFGIDMASKCH7_4_ADDR `SHIFTAPBADDR( 32'h00000708 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_4_ID_MASK_7_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_4_ID_MASK_7_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_4_ID_MASK_7_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_4_ID_MASK_7_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_4 `UMCTL2_REG_MSK_PCFGIDMASKCH7_4_ID_MASK_7_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_4_ID_MASK_7_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4_ID_MASK_7_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_4_ID_MASK_7_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_4

`ifdef UMCTL2_PORT_CH7_4
// Register PCFGIDVALUECH7_4 
`define UMCTL2_REG_PCFGIDVALUECH7_4_ADDR `SHIFTAPBADDR( 32'h0000070c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_4_ID_VALUE_7_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_4_ID_VALUE_7_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_4_ID_VALUE_7_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_4_ID_VALUE_7_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_4 `UMCTL2_REG_MSK_PCFGIDVALUECH7_4_ID_VALUE_7_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_4_ID_VALUE_7_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4_ID_VALUE_7_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_4_ID_VALUE_7_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_4

`ifdef UMCTL2_PORT_CH8_4
// Register PCFGIDMASKCH8_4 
`define UMCTL2_REG_PCFGIDMASKCH8_4_ADDR `SHIFTAPBADDR( 32'h00000710 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_4_ID_MASK_8_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_4_ID_MASK_8_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_4_ID_MASK_8_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_4_ID_MASK_8_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_4 `UMCTL2_REG_MSK_PCFGIDMASKCH8_4_ID_MASK_8_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_4_ID_MASK_8_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4_ID_MASK_8_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_4_ID_MASK_8_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_4

`ifdef UMCTL2_PORT_CH8_4
// Register PCFGIDVALUECH8_4 
`define UMCTL2_REG_PCFGIDVALUECH8_4_ADDR `SHIFTAPBADDR( 32'h00000714 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_4_ID_VALUE_8_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_4_ID_VALUE_8_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_4_ID_VALUE_8_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_4_ID_VALUE_8_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_4 `UMCTL2_REG_MSK_PCFGIDVALUECH8_4_ID_VALUE_8_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_4_ID_VALUE_8_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4_ID_VALUE_8_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_4_ID_VALUE_8_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_4

`ifdef UMCTL2_PORT_CH9_4
// Register PCFGIDMASKCH9_4 
`define UMCTL2_REG_PCFGIDMASKCH9_4_ADDR `SHIFTAPBADDR( 32'h00000718 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_4_ID_MASK_9_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_4_ID_MASK_9_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_4_ID_MASK_9_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_4_ID_MASK_9_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_4 `UMCTL2_REG_MSK_PCFGIDMASKCH9_4_ID_MASK_9_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_4_ID_MASK_9_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4_ID_MASK_9_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_4_ID_MASK_9_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_4

`ifdef UMCTL2_PORT_CH9_4
// Register PCFGIDVALUECH9_4 
`define UMCTL2_REG_PCFGIDVALUECH9_4_ADDR `SHIFTAPBADDR( 32'h0000071c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_4_ID_VALUE_9_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_4_ID_VALUE_9_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_4_ID_VALUE_9_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_4_ID_VALUE_9_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_4 `UMCTL2_REG_MSK_PCFGIDVALUECH9_4_ID_VALUE_9_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_4_ID_VALUE_9_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4_ID_VALUE_9_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_4_ID_VALUE_9_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_4

`ifdef UMCTL2_PORT_CH10_4
// Register PCFGIDMASKCH10_4 
`define UMCTL2_REG_PCFGIDMASKCH10_4_ADDR `SHIFTAPBADDR( 32'h00000720 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_4_ID_MASK_10_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_4_ID_MASK_10_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_4_ID_MASK_10_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_4_ID_MASK_10_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_4 `UMCTL2_REG_MSK_PCFGIDMASKCH10_4_ID_MASK_10_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_4_ID_MASK_10_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4_ID_MASK_10_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_4_ID_MASK_10_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_4

`ifdef UMCTL2_PORT_CH10_4
// Register PCFGIDVALUECH10_4 
`define UMCTL2_REG_PCFGIDVALUECH10_4_ADDR `SHIFTAPBADDR( 32'h00000724 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_4_ID_VALUE_10_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_4_ID_VALUE_10_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_4_ID_VALUE_10_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_4_ID_VALUE_10_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_4 `UMCTL2_REG_MSK_PCFGIDVALUECH10_4_ID_VALUE_10_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_4_ID_VALUE_10_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4_ID_VALUE_10_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_4_ID_VALUE_10_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_4

`ifdef UMCTL2_PORT_CH11_4
// Register PCFGIDMASKCH11_4 
`define UMCTL2_REG_PCFGIDMASKCH11_4_ADDR `SHIFTAPBADDR( 32'h00000728 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_4_ID_MASK_11_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_4_ID_MASK_11_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_4_ID_MASK_11_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_4_ID_MASK_11_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_4 `UMCTL2_REG_MSK_PCFGIDMASKCH11_4_ID_MASK_11_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_4_ID_MASK_11_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4_ID_MASK_11_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_4_ID_MASK_11_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_4

`ifdef UMCTL2_PORT_CH11_4
// Register PCFGIDVALUECH11_4 
`define UMCTL2_REG_PCFGIDVALUECH11_4_ADDR `SHIFTAPBADDR( 32'h0000072c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_4_ID_VALUE_11_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_4_ID_VALUE_11_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_4_ID_VALUE_11_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_4_ID_VALUE_11_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_4 `UMCTL2_REG_MSK_PCFGIDVALUECH11_4_ID_VALUE_11_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_4_ID_VALUE_11_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4_ID_VALUE_11_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_4_ID_VALUE_11_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_4

`ifdef UMCTL2_PORT_CH12_4
// Register PCFGIDMASKCH12_4 
`define UMCTL2_REG_PCFGIDMASKCH12_4_ADDR `SHIFTAPBADDR( 32'h00000730 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_4_ID_MASK_12_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_4_ID_MASK_12_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_4_ID_MASK_12_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_4_ID_MASK_12_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_4 `UMCTL2_REG_MSK_PCFGIDMASKCH12_4_ID_MASK_12_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_4_ID_MASK_12_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4_ID_MASK_12_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_4_ID_MASK_12_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_4

`ifdef UMCTL2_PORT_CH12_4
// Register PCFGIDVALUECH12_4 
`define UMCTL2_REG_PCFGIDVALUECH12_4_ADDR `SHIFTAPBADDR( 32'h00000734 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_4_ID_VALUE_12_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_4_ID_VALUE_12_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_4_ID_VALUE_12_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_4_ID_VALUE_12_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_4 `UMCTL2_REG_MSK_PCFGIDVALUECH12_4_ID_VALUE_12_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_4_ID_VALUE_12_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4_ID_VALUE_12_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_4_ID_VALUE_12_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_4

`ifdef UMCTL2_PORT_CH13_4
// Register PCFGIDMASKCH13_4 
`define UMCTL2_REG_PCFGIDMASKCH13_4_ADDR `SHIFTAPBADDR( 32'h00000738 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_4_ID_MASK_13_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_4_ID_MASK_13_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_4_ID_MASK_13_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_4_ID_MASK_13_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_4 `UMCTL2_REG_MSK_PCFGIDMASKCH13_4_ID_MASK_13_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_4_ID_MASK_13_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4_ID_MASK_13_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_4_ID_MASK_13_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_4

`ifdef UMCTL2_PORT_CH13_4
// Register PCFGIDVALUECH13_4 
`define UMCTL2_REG_PCFGIDVALUECH13_4_ADDR `SHIFTAPBADDR( 32'h0000073c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_4_ID_VALUE_13_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_4_ID_VALUE_13_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_4_ID_VALUE_13_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_4_ID_VALUE_13_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_4 `UMCTL2_REG_MSK_PCFGIDVALUECH13_4_ID_VALUE_13_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_4_ID_VALUE_13_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4_ID_VALUE_13_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_4_ID_VALUE_13_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_4

`ifdef UMCTL2_PORT_CH14_4
// Register PCFGIDMASKCH14_4 
`define UMCTL2_REG_PCFGIDMASKCH14_4_ADDR `SHIFTAPBADDR( 32'h00000740 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_4_ID_MASK_14_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_4_ID_MASK_14_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_4_ID_MASK_14_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_4_ID_MASK_14_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_4 `UMCTL2_REG_MSK_PCFGIDMASKCH14_4_ID_MASK_14_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_4_ID_MASK_14_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4_ID_MASK_14_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_4_ID_MASK_14_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_4

`ifdef UMCTL2_PORT_CH14_4
// Register PCFGIDVALUECH14_4 
`define UMCTL2_REG_PCFGIDVALUECH14_4_ADDR `SHIFTAPBADDR( 32'h00000744 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_4_ID_VALUE_14_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_4_ID_VALUE_14_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_4_ID_VALUE_14_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_4_ID_VALUE_14_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_4 `UMCTL2_REG_MSK_PCFGIDVALUECH14_4_ID_VALUE_14_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_4_ID_VALUE_14_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4_ID_VALUE_14_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_4_ID_VALUE_14_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_4

`ifdef UMCTL2_PORT_CH15_4
// Register PCFGIDMASKCH15_4 
`define UMCTL2_REG_PCFGIDMASKCH15_4_ADDR `SHIFTAPBADDR( 32'h00000748 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_4_ID_MASK_15_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_4_ID_MASK_15_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_4_ID_MASK_15_4 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_4_ID_MASK_15_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_4 `UMCTL2_REG_MSK_PCFGIDMASKCH15_4_ID_MASK_15_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_4_ID_MASK_15_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4_ID_MASK_15_4) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_4_ID_MASK_15_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_4

`ifdef UMCTL2_PORT_CH15_4
// Register PCFGIDVALUECH15_4 
`define UMCTL2_REG_PCFGIDVALUECH15_4_ADDR `SHIFTAPBADDR( 32'h0000074c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_4_ID_VALUE_15_4 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_4_ID_VALUE_15_4 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_4_ID_VALUE_15_4 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_4_ID_VALUE_15_4 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_4 `UMCTL2_REG_MSK_PCFGIDVALUECH15_4_ID_VALUE_15_4
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_4_ID_VALUE_15_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4_ID_VALUE_15_4) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_4_ID_VALUE_15_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_4 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_4

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_4
// Register PCTRL_4 
`define UMCTL2_REG_PCTRL_4_ADDR `SHIFTAPBADDR( 32'h00000750 )
`define UMCTL2_REG_MSK_PCTRL_4_PORT_EN_4 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_4_PORT_EN_4 1
`define UMCTL2_REG_OFFSET_PCTRL_4_PORT_EN_4 0
`define UMCTL2_REG_DFLT_PCTRL_4_PORT_EN_4 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_4 `UMCTL2_REG_MSK_PCTRL_4_PORT_EN_4
`define UMCTL2_REG_RWONLY_MSK_PCTRL_4 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_4_PORT_EN_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_4_PORT_EN_4) << `UMCTL2_REG_OFFSET_PCTRL_4_PORT_EN_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_4)) : ({^(`UMCTL2_REG_DFLT_PCTRL_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_4 1
`endif //UMCTL2_PORT_4
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_4
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_4 
`define UMCTL2_REG_PCFGQOS0_4_ADDR `SHIFTAPBADDR( 32'h00000754 )
`define UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 0
`define UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 8
`define UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION0_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_4_RQOS_MAP_REGION0_4 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION0_4 16
`define UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION0_4 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION1_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_4_RQOS_MAP_REGION1_4 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION1_4 20
`define UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION2_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_4_RQOS_MAP_REGION2_4 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION2_4 24
`define UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION2_4 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_4 ( `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION0_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION1_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION2_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL1_4 `ifdef UMCTL2_A_USE2RAQ_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_LEVEL2_4 `endif | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION0_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION1_4 `ifdef UMCTL2_A_USE2RAQ_4 | `UMCTL2_REG_MSK_PCFGQOS0_4_RQOS_MAP_REGION2_4 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_LEVEL1_4) << `UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_LEVEL1_4) `ifdef UMCTL2_A_USE2RAQ_4 | ((`UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_LEVEL2_4) << `UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_LEVEL2_4) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION0_4) << `UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION0_4) | ((`UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION1_4) << `UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION1_4) `ifdef UMCTL2_A_USE2RAQ_4 | ((`UMCTL2_REG_DFLT_PCFGQOS0_4_RQOS_MAP_REGION2_4) << `UMCTL2_REG_OFFSET_PCFGQOS0_4_RQOS_MAP_REGION2_4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_4)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_4 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_4

`ifdef UMCTL2_A_AXI_4
`ifdef UMCTL2_XPI_VPR_4
// Register PCFGQOS1_4 
`define UMCTL2_REG_PCFGQOS1_4_ADDR `SHIFTAPBADDR( 32'h00000758 )
`define UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 0
`define UMCTL2_REG_DFLT_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4 16
`define UMCTL2_REG_DFLT_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_4 ( `UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 | `UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4 | `UMCTL2_REG_MSK_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4) << `UMCTL2_REG_OFFSET_PCFGQOS1_4_RQOS_MAP_TIMEOUTB_4) | ((`UMCTL2_REG_DFLT_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4) << `UMCTL2_REG_OFFSET_PCFGQOS1_4_RQOS_MAP_TIMEOUTR_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_4)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_4 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_4
`endif //UMCTL2_A_AXI_4

`ifdef UMCTL2_A_AXI_4
`ifdef UMCTL2_XPI_VPW_4
// Register PCFGWQOS0_4 
`define UMCTL2_REG_PCFGWQOS0_4_ADDR `SHIFTAPBADDR( 32'h0000075c )
`define UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION0_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_4_WQOS_MAP_REGION0_4 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION0_4 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION0_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION1_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_4_WQOS_MAP_REGION1_4 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION1_4 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION2_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_4_WQOS_MAP_REGION2_4 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION2_4 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION2_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_4 ( `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION0_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION1_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION2_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION0_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION1_4 | `UMCTL2_REG_MSK_PCFGWQOS0_4_WQOS_MAP_REGION2_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4) << `UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_LEVEL1_4) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4) << `UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_LEVEL2_4) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION0_4) << `UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION0_4) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION1_4) << `UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION1_4) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_4_WQOS_MAP_REGION2_4) << `UMCTL2_REG_OFFSET_PCFGWQOS0_4_WQOS_MAP_REGION2_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_4)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_4 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_4
`endif //UMCTL2_A_AXI_4

`ifdef UMCTL2_A_AXI_4
`ifdef UMCTL2_XPI_VPW_4
// Register PCFGWQOS1_4 
`define UMCTL2_REG_PCFGWQOS1_4_ADDR `SHIFTAPBADDR( 32'h00000760 )
`define UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_4 ( `UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 | `UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_4 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4 | `UMCTL2_REG_MSK_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_4 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_4 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_4 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_4 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_4 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4) << `UMCTL2_REG_OFFSET_PCFGWQOS1_4_WQOS_MAP_TIMEOUT1_4) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4) << `UMCTL2_REG_OFFSET_PCFGWQOS1_4_WQOS_MAP_TIMEOUT2_4)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_4)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_4 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_4 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_4 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_4 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_4
`endif //UMCTL2_A_AXI_4

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_5
// Register PCFGR_5 
`define UMCTL2_REG_PCFGR_5_ADDR `SHIFTAPBADDR( 32'h00000774 )
`define UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PRIORITY_5 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_5_RD_PORT_PRIORITY_5 10
`define UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_PRIORITY_5 0
`define UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_PRIORITY_5 10'h0
`define UMCTL2_REG_MSK_PCFGR_5_READ_REORDER_BYPASS_EN_5 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_5_READ_REORDER_BYPASS_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGR_5_READ_REORDER_BYPASS_EN_5 11
`define UMCTL2_REG_DFLT_PCFGR_5_READ_REORDER_BYPASS_EN_5 1'h0
`define UMCTL2_REG_MSK_PCFGR_5_RD_PORT_AGING_EN_5 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_5_RD_PORT_AGING_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_AGING_EN_5 12
`define UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_AGING_EN_5 1'h0
`define UMCTL2_REG_MSK_PCFGR_5_RD_PORT_URGENT_EN_5 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_5_RD_PORT_URGENT_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_URGENT_EN_5 13
`define UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_URGENT_EN_5 1'h0
`define UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 14
`define UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_5_RDWR_ORDERED_EN_5 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_5_RDWR_ORDERED_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGR_5_RDWR_ORDERED_EN_5 16
`define UMCTL2_REG_DFLT_PCFGR_5_RDWR_ORDERED_EN_5 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_5 ( `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PRIORITY_5 | `UMCTL2_REG_MSK_PCFGR_5_READ_REORDER_BYPASS_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_AGING_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_URGENT_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RDWR_ORDERED_EN_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PRIORITY_5 `ifdef UMCTL2_PORT_CH0_5 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_5_READ_REORDER_BYPASS_EN_5 `endif `endif | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_AGING_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_URGENT_EN_5 | `UMCTL2_REG_MSK_PCFGR_5_RD_PORT_PAGEMATCH_EN_5 `ifdef UMCTL2_A_RDWR_ORDERED_5 `ifdef UMCTL2_A_AXI_5 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_5_RDWR_ORDERED_EN_5 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_PRIORITY_5) << `UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_PRIORITY_5) `ifdef UMCTL2_PORT_CH0_5 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_5_READ_REORDER_BYPASS_EN_5) << `UMCTL2_REG_OFFSET_PCFGR_5_READ_REORDER_BYPASS_EN_5) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_AGING_EN_5) << `UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_AGING_EN_5) | ((`UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_URGENT_EN_5) << `UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_URGENT_EN_5) | ((`UMCTL2_REG_DFLT_PCFGR_5_RD_PORT_PAGEMATCH_EN_5) << `UMCTL2_REG_OFFSET_PCFGR_5_RD_PORT_PAGEMATCH_EN_5) `ifdef UMCTL2_A_RDWR_ORDERED_5 `ifdef UMCTL2_A_AXI_5 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_5_RDWR_ORDERED_EN_5) << `UMCTL2_REG_OFFSET_PCFGR_5_RDWR_ORDERED_EN_5) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_5)) : ({^(`UMCTL2_REG_DFLT_PCFGR_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_5 17
`endif //UMCTL2_PORT_5
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_5
// Register PCFGW_5 
`define UMCTL2_REG_PCFGW_5_ADDR `SHIFTAPBADDR( 32'h00000778 )
`define UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PRIORITY_5 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_5_WR_PORT_PRIORITY_5 10
`define UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_PRIORITY_5 0
`define UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_PRIORITY_5 10'h0
`define UMCTL2_REG_MSK_PCFGW_5_WR_PORT_AGING_EN_5 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_5_WR_PORT_AGING_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_AGING_EN_5 12
`define UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_AGING_EN_5 1'h0
`define UMCTL2_REG_MSK_PCFGW_5_WR_PORT_URGENT_EN_5 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_5_WR_PORT_URGENT_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_URGENT_EN_5 13
`define UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_URGENT_EN_5 1'h0
`define UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PAGEMATCH_EN_5 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_5_WR_PORT_PAGEMATCH_EN_5 1
`define UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_PAGEMATCH_EN_5 14
`define UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_PAGEMATCH_EN_5 1'h1
`define UMCTL2_REG_MSK_PCFGW_5 ( `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PRIORITY_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_AGING_EN_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_URGENT_EN_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PAGEMATCH_EN_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PRIORITY_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_AGING_EN_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_URGENT_EN_5 | `UMCTL2_REG_MSK_PCFGW_5_WR_PORT_PAGEMATCH_EN_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_PRIORITY_5) << `UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_PRIORITY_5) | ((`UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_AGING_EN_5) << `UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_AGING_EN_5) | ((`UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_URGENT_EN_5) << `UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_URGENT_EN_5) | ((`UMCTL2_REG_DFLT_PCFGW_5_WR_PORT_PAGEMATCH_EN_5) << `UMCTL2_REG_OFFSET_PCFGW_5_WR_PORT_PAGEMATCH_EN_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_5)) : ({^(`UMCTL2_REG_DFLT_PCFGW_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_5 15
`endif //UMCTL2_PORT_5
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_5
// Register PCFGC_5 
`define UMCTL2_REG_PCFGC_5_ADDR `SHIFTAPBADDR( 32'h0000077c )
`define UMCTL2_REG_MSK_PCFGC_5_AHB_ENDIANNESS_5 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_5_AHB_ENDIANNESS_5 2
`define UMCTL2_REG_OFFSET_PCFGC_5_AHB_ENDIANNESS_5 0
`define UMCTL2_REG_DFLT_PCFGC_5_AHB_ENDIANNESS_5 2'h0
`define UMCTL2_REG_MSK_PCFGC_5 `UMCTL2_REG_MSK_PCFGC_5_AHB_ENDIANNESS_5
`define UMCTL2_REG_RWONLY_MSK_PCFGC_5 ( 32'h0 `ifdef UMCTL2_A_AHB_5 | `UMCTL2_REG_MSK_PCFGC_5_AHB_ENDIANNESS_5 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_5 ( 32'h0 `ifdef UMCTL2_A_AHB_5 | ((`UMCTL2_REG_DFLT_PCFGC_5_AHB_ENDIANNESS_5) << `UMCTL2_REG_OFFSET_PCFGC_5_AHB_ENDIANNESS_5) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_5)) : ({^(`UMCTL2_REG_DFLT_PCFGC_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_5 2
`endif //UMCTL2_A_AHB_5

`ifdef UMCTL2_PORT_CH0_5
// Register PCFGIDMASKCH0_5 
`define UMCTL2_REG_PCFGIDMASKCH0_5_ADDR `SHIFTAPBADDR( 32'h00000780 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_5_ID_MASK_0_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_5_ID_MASK_0_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_5_ID_MASK_0_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_5_ID_MASK_0_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_5 `UMCTL2_REG_MSK_PCFGIDMASKCH0_5_ID_MASK_0_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_5_ID_MASK_0_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5_ID_MASK_0_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_5_ID_MASK_0_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_5

`ifdef UMCTL2_PORT_CH0_5
// Register PCFGIDVALUECH0_5 
`define UMCTL2_REG_PCFGIDVALUECH0_5_ADDR `SHIFTAPBADDR( 32'h00000784 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_5_ID_VALUE_0_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_5_ID_VALUE_0_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_5_ID_VALUE_0_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_5_ID_VALUE_0_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_5 `UMCTL2_REG_MSK_PCFGIDVALUECH0_5_ID_VALUE_0_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_5_ID_VALUE_0_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5_ID_VALUE_0_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_5_ID_VALUE_0_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_5

`ifdef UMCTL2_PORT_CH1_5
// Register PCFGIDMASKCH1_5 
`define UMCTL2_REG_PCFGIDMASKCH1_5_ADDR `SHIFTAPBADDR( 32'h00000788 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_5_ID_MASK_1_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_5_ID_MASK_1_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_5_ID_MASK_1_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_5_ID_MASK_1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_5 `UMCTL2_REG_MSK_PCFGIDMASKCH1_5_ID_MASK_1_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_5_ID_MASK_1_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5_ID_MASK_1_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_5_ID_MASK_1_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_5

`ifdef UMCTL2_PORT_CH1_5
// Register PCFGIDVALUECH1_5 
`define UMCTL2_REG_PCFGIDVALUECH1_5_ADDR `SHIFTAPBADDR( 32'h0000078c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_5_ID_VALUE_1_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_5_ID_VALUE_1_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_5_ID_VALUE_1_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_5_ID_VALUE_1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_5 `UMCTL2_REG_MSK_PCFGIDVALUECH1_5_ID_VALUE_1_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_5_ID_VALUE_1_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5_ID_VALUE_1_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_5_ID_VALUE_1_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_5

`ifdef UMCTL2_PORT_CH2_5
// Register PCFGIDMASKCH2_5 
`define UMCTL2_REG_PCFGIDMASKCH2_5_ADDR `SHIFTAPBADDR( 32'h00000790 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_5_ID_MASK_2_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_5_ID_MASK_2_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_5_ID_MASK_2_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_5_ID_MASK_2_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_5 `UMCTL2_REG_MSK_PCFGIDMASKCH2_5_ID_MASK_2_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_5_ID_MASK_2_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5_ID_MASK_2_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_5_ID_MASK_2_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_5

`ifdef UMCTL2_PORT_CH2_5
// Register PCFGIDVALUECH2_5 
`define UMCTL2_REG_PCFGIDVALUECH2_5_ADDR `SHIFTAPBADDR( 32'h00000794 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_5_ID_VALUE_2_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_5_ID_VALUE_2_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_5_ID_VALUE_2_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_5_ID_VALUE_2_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_5 `UMCTL2_REG_MSK_PCFGIDVALUECH2_5_ID_VALUE_2_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_5_ID_VALUE_2_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5_ID_VALUE_2_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_5_ID_VALUE_2_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_5

`ifdef UMCTL2_PORT_CH3_5
// Register PCFGIDMASKCH3_5 
`define UMCTL2_REG_PCFGIDMASKCH3_5_ADDR `SHIFTAPBADDR( 32'h00000798 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_5_ID_MASK_3_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_5_ID_MASK_3_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_5_ID_MASK_3_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_5_ID_MASK_3_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_5 `UMCTL2_REG_MSK_PCFGIDMASKCH3_5_ID_MASK_3_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_5_ID_MASK_3_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5_ID_MASK_3_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_5_ID_MASK_3_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_5

`ifdef UMCTL2_PORT_CH3_5
// Register PCFGIDVALUECH3_5 
`define UMCTL2_REG_PCFGIDVALUECH3_5_ADDR `SHIFTAPBADDR( 32'h0000079c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_5_ID_VALUE_3_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_5_ID_VALUE_3_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_5_ID_VALUE_3_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_5_ID_VALUE_3_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_5 `UMCTL2_REG_MSK_PCFGIDVALUECH3_5_ID_VALUE_3_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_5_ID_VALUE_3_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5_ID_VALUE_3_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_5_ID_VALUE_3_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_5

`ifdef UMCTL2_PORT_CH4_5
// Register PCFGIDMASKCH4_5 
`define UMCTL2_REG_PCFGIDMASKCH4_5_ADDR `SHIFTAPBADDR( 32'h000007a0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_5_ID_MASK_4_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_5_ID_MASK_4_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_5_ID_MASK_4_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_5_ID_MASK_4_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_5 `UMCTL2_REG_MSK_PCFGIDMASKCH4_5_ID_MASK_4_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_5_ID_MASK_4_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5_ID_MASK_4_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_5_ID_MASK_4_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_5

`ifdef UMCTL2_PORT_CH4_5
// Register PCFGIDVALUECH4_5 
`define UMCTL2_REG_PCFGIDVALUECH4_5_ADDR `SHIFTAPBADDR( 32'h000007a4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_5_ID_VALUE_4_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_5_ID_VALUE_4_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_5_ID_VALUE_4_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_5_ID_VALUE_4_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_5 `UMCTL2_REG_MSK_PCFGIDVALUECH4_5_ID_VALUE_4_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_5_ID_VALUE_4_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5_ID_VALUE_4_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_5_ID_VALUE_4_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_5

`ifdef UMCTL2_PORT_CH5_5
// Register PCFGIDMASKCH5_5 
`define UMCTL2_REG_PCFGIDMASKCH5_5_ADDR `SHIFTAPBADDR( 32'h000007a8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_5_ID_MASK_5_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_5_ID_MASK_5_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_5_ID_MASK_5_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_5_ID_MASK_5_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_5 `UMCTL2_REG_MSK_PCFGIDMASKCH5_5_ID_MASK_5_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_5_ID_MASK_5_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5_ID_MASK_5_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_5_ID_MASK_5_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_5

`ifdef UMCTL2_PORT_CH5_5
// Register PCFGIDVALUECH5_5 
`define UMCTL2_REG_PCFGIDVALUECH5_5_ADDR `SHIFTAPBADDR( 32'h000007ac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_5_ID_VALUE_5_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_5_ID_VALUE_5_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_5_ID_VALUE_5_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_5_ID_VALUE_5_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_5 `UMCTL2_REG_MSK_PCFGIDVALUECH5_5_ID_VALUE_5_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_5_ID_VALUE_5_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5_ID_VALUE_5_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_5_ID_VALUE_5_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_5

`ifdef UMCTL2_PORT_CH6_5
// Register PCFGIDMASKCH6_5 
`define UMCTL2_REG_PCFGIDMASKCH6_5_ADDR `SHIFTAPBADDR( 32'h000007b0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_5_ID_MASK_6_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_5_ID_MASK_6_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_5_ID_MASK_6_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_5_ID_MASK_6_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_5 `UMCTL2_REG_MSK_PCFGIDMASKCH6_5_ID_MASK_6_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_5_ID_MASK_6_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5_ID_MASK_6_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_5_ID_MASK_6_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_5

`ifdef UMCTL2_PORT_CH6_5
// Register PCFGIDVALUECH6_5 
`define UMCTL2_REG_PCFGIDVALUECH6_5_ADDR `SHIFTAPBADDR( 32'h000007b4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_5_ID_VALUE_6_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_5_ID_VALUE_6_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_5_ID_VALUE_6_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_5_ID_VALUE_6_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_5 `UMCTL2_REG_MSK_PCFGIDVALUECH6_5_ID_VALUE_6_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_5_ID_VALUE_6_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5_ID_VALUE_6_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_5_ID_VALUE_6_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_5

`ifdef UMCTL2_PORT_CH7_5
// Register PCFGIDMASKCH7_5 
`define UMCTL2_REG_PCFGIDMASKCH7_5_ADDR `SHIFTAPBADDR( 32'h000007b8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_5_ID_MASK_7_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_5_ID_MASK_7_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_5_ID_MASK_7_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_5_ID_MASK_7_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_5 `UMCTL2_REG_MSK_PCFGIDMASKCH7_5_ID_MASK_7_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_5_ID_MASK_7_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5_ID_MASK_7_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_5_ID_MASK_7_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_5

`ifdef UMCTL2_PORT_CH7_5
// Register PCFGIDVALUECH7_5 
`define UMCTL2_REG_PCFGIDVALUECH7_5_ADDR `SHIFTAPBADDR( 32'h000007bc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_5_ID_VALUE_7_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_5_ID_VALUE_7_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_5_ID_VALUE_7_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_5_ID_VALUE_7_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_5 `UMCTL2_REG_MSK_PCFGIDVALUECH7_5_ID_VALUE_7_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_5_ID_VALUE_7_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5_ID_VALUE_7_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_5_ID_VALUE_7_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_5

`ifdef UMCTL2_PORT_CH8_5
// Register PCFGIDMASKCH8_5 
`define UMCTL2_REG_PCFGIDMASKCH8_5_ADDR `SHIFTAPBADDR( 32'h000007c0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_5_ID_MASK_8_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_5_ID_MASK_8_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_5_ID_MASK_8_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_5_ID_MASK_8_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_5 `UMCTL2_REG_MSK_PCFGIDMASKCH8_5_ID_MASK_8_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_5_ID_MASK_8_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5_ID_MASK_8_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_5_ID_MASK_8_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_5

`ifdef UMCTL2_PORT_CH8_5
// Register PCFGIDVALUECH8_5 
`define UMCTL2_REG_PCFGIDVALUECH8_5_ADDR `SHIFTAPBADDR( 32'h000007c4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_5_ID_VALUE_8_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_5_ID_VALUE_8_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_5_ID_VALUE_8_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_5_ID_VALUE_8_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_5 `UMCTL2_REG_MSK_PCFGIDVALUECH8_5_ID_VALUE_8_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_5_ID_VALUE_8_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5_ID_VALUE_8_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_5_ID_VALUE_8_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_5

`ifdef UMCTL2_PORT_CH9_5
// Register PCFGIDMASKCH9_5 
`define UMCTL2_REG_PCFGIDMASKCH9_5_ADDR `SHIFTAPBADDR( 32'h000007c8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_5_ID_MASK_9_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_5_ID_MASK_9_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_5_ID_MASK_9_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_5_ID_MASK_9_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_5 `UMCTL2_REG_MSK_PCFGIDMASKCH9_5_ID_MASK_9_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_5_ID_MASK_9_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5_ID_MASK_9_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_5_ID_MASK_9_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_5

`ifdef UMCTL2_PORT_CH9_5
// Register PCFGIDVALUECH9_5 
`define UMCTL2_REG_PCFGIDVALUECH9_5_ADDR `SHIFTAPBADDR( 32'h000007cc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_5_ID_VALUE_9_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_5_ID_VALUE_9_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_5_ID_VALUE_9_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_5_ID_VALUE_9_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_5 `UMCTL2_REG_MSK_PCFGIDVALUECH9_5_ID_VALUE_9_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_5_ID_VALUE_9_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5_ID_VALUE_9_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_5_ID_VALUE_9_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_5

`ifdef UMCTL2_PORT_CH10_5
// Register PCFGIDMASKCH10_5 
`define UMCTL2_REG_PCFGIDMASKCH10_5_ADDR `SHIFTAPBADDR( 32'h000007d0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_5_ID_MASK_10_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_5_ID_MASK_10_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_5_ID_MASK_10_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_5_ID_MASK_10_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_5 `UMCTL2_REG_MSK_PCFGIDMASKCH10_5_ID_MASK_10_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_5_ID_MASK_10_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5_ID_MASK_10_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_5_ID_MASK_10_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_5

`ifdef UMCTL2_PORT_CH10_5
// Register PCFGIDVALUECH10_5 
`define UMCTL2_REG_PCFGIDVALUECH10_5_ADDR `SHIFTAPBADDR( 32'h000007d4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_5_ID_VALUE_10_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_5_ID_VALUE_10_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_5_ID_VALUE_10_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_5_ID_VALUE_10_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_5 `UMCTL2_REG_MSK_PCFGIDVALUECH10_5_ID_VALUE_10_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_5_ID_VALUE_10_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5_ID_VALUE_10_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_5_ID_VALUE_10_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_5

`ifdef UMCTL2_PORT_CH11_5
// Register PCFGIDMASKCH11_5 
`define UMCTL2_REG_PCFGIDMASKCH11_5_ADDR `SHIFTAPBADDR( 32'h000007d8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_5_ID_MASK_11_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_5_ID_MASK_11_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_5_ID_MASK_11_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_5_ID_MASK_11_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_5 `UMCTL2_REG_MSK_PCFGIDMASKCH11_5_ID_MASK_11_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_5_ID_MASK_11_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5_ID_MASK_11_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_5_ID_MASK_11_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_5

`ifdef UMCTL2_PORT_CH11_5
// Register PCFGIDVALUECH11_5 
`define UMCTL2_REG_PCFGIDVALUECH11_5_ADDR `SHIFTAPBADDR( 32'h000007dc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_5_ID_VALUE_11_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_5_ID_VALUE_11_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_5_ID_VALUE_11_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_5_ID_VALUE_11_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_5 `UMCTL2_REG_MSK_PCFGIDVALUECH11_5_ID_VALUE_11_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_5_ID_VALUE_11_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5_ID_VALUE_11_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_5_ID_VALUE_11_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_5

`ifdef UMCTL2_PORT_CH12_5
// Register PCFGIDMASKCH12_5 
`define UMCTL2_REG_PCFGIDMASKCH12_5_ADDR `SHIFTAPBADDR( 32'h000007e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_5_ID_MASK_12_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_5_ID_MASK_12_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_5_ID_MASK_12_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_5_ID_MASK_12_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_5 `UMCTL2_REG_MSK_PCFGIDMASKCH12_5_ID_MASK_12_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_5_ID_MASK_12_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5_ID_MASK_12_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_5_ID_MASK_12_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_5

`ifdef UMCTL2_PORT_CH12_5
// Register PCFGIDVALUECH12_5 
`define UMCTL2_REG_PCFGIDVALUECH12_5_ADDR `SHIFTAPBADDR( 32'h000007e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_5_ID_VALUE_12_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_5_ID_VALUE_12_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_5_ID_VALUE_12_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_5_ID_VALUE_12_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_5 `UMCTL2_REG_MSK_PCFGIDVALUECH12_5_ID_VALUE_12_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_5_ID_VALUE_12_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5_ID_VALUE_12_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_5_ID_VALUE_12_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_5

`ifdef UMCTL2_PORT_CH13_5
// Register PCFGIDMASKCH13_5 
`define UMCTL2_REG_PCFGIDMASKCH13_5_ADDR `SHIFTAPBADDR( 32'h000007e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_5_ID_MASK_13_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_5_ID_MASK_13_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_5_ID_MASK_13_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_5_ID_MASK_13_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_5 `UMCTL2_REG_MSK_PCFGIDMASKCH13_5_ID_MASK_13_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_5_ID_MASK_13_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5_ID_MASK_13_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_5_ID_MASK_13_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_5

`ifdef UMCTL2_PORT_CH13_5
// Register PCFGIDVALUECH13_5 
`define UMCTL2_REG_PCFGIDVALUECH13_5_ADDR `SHIFTAPBADDR( 32'h000007ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_5_ID_VALUE_13_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_5_ID_VALUE_13_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_5_ID_VALUE_13_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_5_ID_VALUE_13_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_5 `UMCTL2_REG_MSK_PCFGIDVALUECH13_5_ID_VALUE_13_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_5_ID_VALUE_13_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5_ID_VALUE_13_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_5_ID_VALUE_13_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_5

`ifdef UMCTL2_PORT_CH14_5
// Register PCFGIDMASKCH14_5 
`define UMCTL2_REG_PCFGIDMASKCH14_5_ADDR `SHIFTAPBADDR( 32'h000007f0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_5_ID_MASK_14_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_5_ID_MASK_14_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_5_ID_MASK_14_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_5_ID_MASK_14_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_5 `UMCTL2_REG_MSK_PCFGIDMASKCH14_5_ID_MASK_14_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_5_ID_MASK_14_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5_ID_MASK_14_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_5_ID_MASK_14_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_5

`ifdef UMCTL2_PORT_CH14_5
// Register PCFGIDVALUECH14_5 
`define UMCTL2_REG_PCFGIDVALUECH14_5_ADDR `SHIFTAPBADDR( 32'h000007f4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_5_ID_VALUE_14_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_5_ID_VALUE_14_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_5_ID_VALUE_14_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_5_ID_VALUE_14_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_5 `UMCTL2_REG_MSK_PCFGIDVALUECH14_5_ID_VALUE_14_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_5_ID_VALUE_14_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5_ID_VALUE_14_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_5_ID_VALUE_14_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_5

`ifdef UMCTL2_PORT_CH15_5
// Register PCFGIDMASKCH15_5 
`define UMCTL2_REG_PCFGIDMASKCH15_5_ADDR `SHIFTAPBADDR( 32'h000007f8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_5_ID_MASK_15_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_5_ID_MASK_15_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_5_ID_MASK_15_5 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_5_ID_MASK_15_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_5 `UMCTL2_REG_MSK_PCFGIDMASKCH15_5_ID_MASK_15_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_5_ID_MASK_15_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5_ID_MASK_15_5) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_5_ID_MASK_15_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_5

`ifdef UMCTL2_PORT_CH15_5
// Register PCFGIDVALUECH15_5 
`define UMCTL2_REG_PCFGIDVALUECH15_5_ADDR `SHIFTAPBADDR( 32'h000007fc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_5_ID_VALUE_15_5 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_5_ID_VALUE_15_5 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_5_ID_VALUE_15_5 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_5_ID_VALUE_15_5 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_5 `UMCTL2_REG_MSK_PCFGIDVALUECH15_5_ID_VALUE_15_5
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_5_ID_VALUE_15_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5_ID_VALUE_15_5) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_5_ID_VALUE_15_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_5 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_5

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_5
// Register PCTRL_5 
`define UMCTL2_REG_PCTRL_5_ADDR `SHIFTAPBADDR( 32'h00000800 )
`define UMCTL2_REG_MSK_PCTRL_5_PORT_EN_5 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_5_PORT_EN_5 1
`define UMCTL2_REG_OFFSET_PCTRL_5_PORT_EN_5 0
`define UMCTL2_REG_DFLT_PCTRL_5_PORT_EN_5 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_5 `UMCTL2_REG_MSK_PCTRL_5_PORT_EN_5
`define UMCTL2_REG_RWONLY_MSK_PCTRL_5 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_5_PORT_EN_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_5_PORT_EN_5) << `UMCTL2_REG_OFFSET_PCTRL_5_PORT_EN_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_5)) : ({^(`UMCTL2_REG_DFLT_PCTRL_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_5 1
`endif //UMCTL2_PORT_5
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_5
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_5 
`define UMCTL2_REG_PCFGQOS0_5_ADDR `SHIFTAPBADDR( 32'h00000804 )
`define UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 0
`define UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 8
`define UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION0_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_5_RQOS_MAP_REGION0_5 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION0_5 16
`define UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION0_5 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION1_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_5_RQOS_MAP_REGION1_5 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION1_5 20
`define UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION2_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_5_RQOS_MAP_REGION2_5 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION2_5 24
`define UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION2_5 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_5 ( `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION0_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION1_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION2_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL1_5 `ifdef UMCTL2_A_USE2RAQ_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_LEVEL2_5 `endif | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION0_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION1_5 `ifdef UMCTL2_A_USE2RAQ_5 | `UMCTL2_REG_MSK_PCFGQOS0_5_RQOS_MAP_REGION2_5 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_LEVEL1_5) << `UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_LEVEL1_5) `ifdef UMCTL2_A_USE2RAQ_5 | ((`UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_LEVEL2_5) << `UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_LEVEL2_5) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION0_5) << `UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION0_5) | ((`UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION1_5) << `UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION1_5) `ifdef UMCTL2_A_USE2RAQ_5 | ((`UMCTL2_REG_DFLT_PCFGQOS0_5_RQOS_MAP_REGION2_5) << `UMCTL2_REG_OFFSET_PCFGQOS0_5_RQOS_MAP_REGION2_5) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_5)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_5 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_5

`ifdef UMCTL2_A_AXI_5
`ifdef UMCTL2_XPI_VPR_5
// Register PCFGQOS1_5 
`define UMCTL2_REG_PCFGQOS1_5_ADDR `SHIFTAPBADDR( 32'h00000808 )
`define UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 0
`define UMCTL2_REG_DFLT_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5 16
`define UMCTL2_REG_DFLT_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_5 ( `UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 | `UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5 | `UMCTL2_REG_MSK_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5) << `UMCTL2_REG_OFFSET_PCFGQOS1_5_RQOS_MAP_TIMEOUTB_5) | ((`UMCTL2_REG_DFLT_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5) << `UMCTL2_REG_OFFSET_PCFGQOS1_5_RQOS_MAP_TIMEOUTR_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_5)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_5 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_5
`endif //UMCTL2_A_AXI_5

`ifdef UMCTL2_A_AXI_5
`ifdef UMCTL2_XPI_VPW_5
// Register PCFGWQOS0_5 
`define UMCTL2_REG_PCFGWQOS0_5_ADDR `SHIFTAPBADDR( 32'h0000080c )
`define UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION0_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_5_WQOS_MAP_REGION0_5 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION0_5 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION0_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION1_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_5_WQOS_MAP_REGION1_5 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION1_5 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION2_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_5_WQOS_MAP_REGION2_5 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION2_5 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION2_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_5 ( `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION0_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION1_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION2_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION0_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION1_5 | `UMCTL2_REG_MSK_PCFGWQOS0_5_WQOS_MAP_REGION2_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5) << `UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_LEVEL1_5) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5) << `UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_LEVEL2_5) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION0_5) << `UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION0_5) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION1_5) << `UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION1_5) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_5_WQOS_MAP_REGION2_5) << `UMCTL2_REG_OFFSET_PCFGWQOS0_5_WQOS_MAP_REGION2_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_5)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_5 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_5
`endif //UMCTL2_A_AXI_5

`ifdef UMCTL2_A_AXI_5
`ifdef UMCTL2_XPI_VPW_5
// Register PCFGWQOS1_5 
`define UMCTL2_REG_PCFGWQOS1_5_ADDR `SHIFTAPBADDR( 32'h00000810 )
`define UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_5 ( `UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 | `UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_5 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5 | `UMCTL2_REG_MSK_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_5 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_5 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_5 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_5 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_5 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5) << `UMCTL2_REG_OFFSET_PCFGWQOS1_5_WQOS_MAP_TIMEOUT1_5) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5) << `UMCTL2_REG_OFFSET_PCFGWQOS1_5_WQOS_MAP_TIMEOUT2_5)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_5)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_5 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_5 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_5 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_5 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_5
`endif //UMCTL2_A_AXI_5

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_6
// Register PCFGR_6 
`define UMCTL2_REG_PCFGR_6_ADDR `SHIFTAPBADDR( 32'h00000824 )
`define UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PRIORITY_6 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_6_RD_PORT_PRIORITY_6 10
`define UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_PRIORITY_6 0
`define UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_PRIORITY_6 10'h0
`define UMCTL2_REG_MSK_PCFGR_6_READ_REORDER_BYPASS_EN_6 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_6_READ_REORDER_BYPASS_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGR_6_READ_REORDER_BYPASS_EN_6 11
`define UMCTL2_REG_DFLT_PCFGR_6_READ_REORDER_BYPASS_EN_6 1'h0
`define UMCTL2_REG_MSK_PCFGR_6_RD_PORT_AGING_EN_6 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_6_RD_PORT_AGING_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_AGING_EN_6 12
`define UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_AGING_EN_6 1'h0
`define UMCTL2_REG_MSK_PCFGR_6_RD_PORT_URGENT_EN_6 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_6_RD_PORT_URGENT_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_URGENT_EN_6 13
`define UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_URGENT_EN_6 1'h0
`define UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 14
`define UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_6_RDWR_ORDERED_EN_6 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_6_RDWR_ORDERED_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGR_6_RDWR_ORDERED_EN_6 16
`define UMCTL2_REG_DFLT_PCFGR_6_RDWR_ORDERED_EN_6 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_6 ( `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PRIORITY_6 | `UMCTL2_REG_MSK_PCFGR_6_READ_REORDER_BYPASS_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_AGING_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_URGENT_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RDWR_ORDERED_EN_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PRIORITY_6 `ifdef UMCTL2_PORT_CH0_6 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_6_READ_REORDER_BYPASS_EN_6 `endif `endif | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_AGING_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_URGENT_EN_6 | `UMCTL2_REG_MSK_PCFGR_6_RD_PORT_PAGEMATCH_EN_6 `ifdef UMCTL2_A_RDWR_ORDERED_6 `ifdef UMCTL2_A_AXI_6 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_6_RDWR_ORDERED_EN_6 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_PRIORITY_6) << `UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_PRIORITY_6) `ifdef UMCTL2_PORT_CH0_6 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_6_READ_REORDER_BYPASS_EN_6) << `UMCTL2_REG_OFFSET_PCFGR_6_READ_REORDER_BYPASS_EN_6) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_AGING_EN_6) << `UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_AGING_EN_6) | ((`UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_URGENT_EN_6) << `UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_URGENT_EN_6) | ((`UMCTL2_REG_DFLT_PCFGR_6_RD_PORT_PAGEMATCH_EN_6) << `UMCTL2_REG_OFFSET_PCFGR_6_RD_PORT_PAGEMATCH_EN_6) `ifdef UMCTL2_A_RDWR_ORDERED_6 `ifdef UMCTL2_A_AXI_6 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_6_RDWR_ORDERED_EN_6) << `UMCTL2_REG_OFFSET_PCFGR_6_RDWR_ORDERED_EN_6) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_6)) : ({^(`UMCTL2_REG_DFLT_PCFGR_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_6 17
`endif //UMCTL2_PORT_6
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_6
// Register PCFGW_6 
`define UMCTL2_REG_PCFGW_6_ADDR `SHIFTAPBADDR( 32'h00000828 )
`define UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PRIORITY_6 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_6_WR_PORT_PRIORITY_6 10
`define UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_PRIORITY_6 0
`define UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_PRIORITY_6 10'h0
`define UMCTL2_REG_MSK_PCFGW_6_WR_PORT_AGING_EN_6 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_6_WR_PORT_AGING_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_AGING_EN_6 12
`define UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_AGING_EN_6 1'h0
`define UMCTL2_REG_MSK_PCFGW_6_WR_PORT_URGENT_EN_6 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_6_WR_PORT_URGENT_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_URGENT_EN_6 13
`define UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_URGENT_EN_6 1'h0
`define UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PAGEMATCH_EN_6 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_6_WR_PORT_PAGEMATCH_EN_6 1
`define UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_PAGEMATCH_EN_6 14
`define UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_PAGEMATCH_EN_6 1'h1
`define UMCTL2_REG_MSK_PCFGW_6 ( `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PRIORITY_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_AGING_EN_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_URGENT_EN_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PAGEMATCH_EN_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PRIORITY_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_AGING_EN_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_URGENT_EN_6 | `UMCTL2_REG_MSK_PCFGW_6_WR_PORT_PAGEMATCH_EN_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_PRIORITY_6) << `UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_PRIORITY_6) | ((`UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_AGING_EN_6) << `UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_AGING_EN_6) | ((`UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_URGENT_EN_6) << `UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_URGENT_EN_6) | ((`UMCTL2_REG_DFLT_PCFGW_6_WR_PORT_PAGEMATCH_EN_6) << `UMCTL2_REG_OFFSET_PCFGW_6_WR_PORT_PAGEMATCH_EN_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_6)) : ({^(`UMCTL2_REG_DFLT_PCFGW_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_6 15
`endif //UMCTL2_PORT_6
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_6
// Register PCFGC_6 
`define UMCTL2_REG_PCFGC_6_ADDR `SHIFTAPBADDR( 32'h0000082c )
`define UMCTL2_REG_MSK_PCFGC_6_AHB_ENDIANNESS_6 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_6_AHB_ENDIANNESS_6 2
`define UMCTL2_REG_OFFSET_PCFGC_6_AHB_ENDIANNESS_6 0
`define UMCTL2_REG_DFLT_PCFGC_6_AHB_ENDIANNESS_6 2'h0
`define UMCTL2_REG_MSK_PCFGC_6 `UMCTL2_REG_MSK_PCFGC_6_AHB_ENDIANNESS_6
`define UMCTL2_REG_RWONLY_MSK_PCFGC_6 ( 32'h0 `ifdef UMCTL2_A_AHB_6 | `UMCTL2_REG_MSK_PCFGC_6_AHB_ENDIANNESS_6 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_6 ( 32'h0 `ifdef UMCTL2_A_AHB_6 | ((`UMCTL2_REG_DFLT_PCFGC_6_AHB_ENDIANNESS_6) << `UMCTL2_REG_OFFSET_PCFGC_6_AHB_ENDIANNESS_6) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_6)) : ({^(`UMCTL2_REG_DFLT_PCFGC_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_6 2
`endif //UMCTL2_A_AHB_6

`ifdef UMCTL2_PORT_CH0_6
// Register PCFGIDMASKCH0_6 
`define UMCTL2_REG_PCFGIDMASKCH0_6_ADDR `SHIFTAPBADDR( 32'h00000830 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_6_ID_MASK_0_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_6_ID_MASK_0_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_6_ID_MASK_0_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_6_ID_MASK_0_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_6 `UMCTL2_REG_MSK_PCFGIDMASKCH0_6_ID_MASK_0_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_6_ID_MASK_0_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6_ID_MASK_0_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_6_ID_MASK_0_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_6

`ifdef UMCTL2_PORT_CH0_6
// Register PCFGIDVALUECH0_6 
`define UMCTL2_REG_PCFGIDVALUECH0_6_ADDR `SHIFTAPBADDR( 32'h00000834 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_6_ID_VALUE_0_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_6_ID_VALUE_0_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_6_ID_VALUE_0_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_6_ID_VALUE_0_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_6 `UMCTL2_REG_MSK_PCFGIDVALUECH0_6_ID_VALUE_0_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_6_ID_VALUE_0_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6_ID_VALUE_0_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_6_ID_VALUE_0_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_6

`ifdef UMCTL2_PORT_CH1_6
// Register PCFGIDMASKCH1_6 
`define UMCTL2_REG_PCFGIDMASKCH1_6_ADDR `SHIFTAPBADDR( 32'h00000838 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_6_ID_MASK_1_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_6_ID_MASK_1_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_6_ID_MASK_1_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_6_ID_MASK_1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_6 `UMCTL2_REG_MSK_PCFGIDMASKCH1_6_ID_MASK_1_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_6_ID_MASK_1_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6_ID_MASK_1_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_6_ID_MASK_1_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_6

`ifdef UMCTL2_PORT_CH1_6
// Register PCFGIDVALUECH1_6 
`define UMCTL2_REG_PCFGIDVALUECH1_6_ADDR `SHIFTAPBADDR( 32'h0000083c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_6_ID_VALUE_1_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_6_ID_VALUE_1_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_6_ID_VALUE_1_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_6_ID_VALUE_1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_6 `UMCTL2_REG_MSK_PCFGIDVALUECH1_6_ID_VALUE_1_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_6_ID_VALUE_1_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6_ID_VALUE_1_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_6_ID_VALUE_1_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_6

`ifdef UMCTL2_PORT_CH2_6
// Register PCFGIDMASKCH2_6 
`define UMCTL2_REG_PCFGIDMASKCH2_6_ADDR `SHIFTAPBADDR( 32'h00000840 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_6_ID_MASK_2_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_6_ID_MASK_2_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_6_ID_MASK_2_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_6_ID_MASK_2_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_6 `UMCTL2_REG_MSK_PCFGIDMASKCH2_6_ID_MASK_2_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_6_ID_MASK_2_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6_ID_MASK_2_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_6_ID_MASK_2_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_6

`ifdef UMCTL2_PORT_CH2_6
// Register PCFGIDVALUECH2_6 
`define UMCTL2_REG_PCFGIDVALUECH2_6_ADDR `SHIFTAPBADDR( 32'h00000844 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_6_ID_VALUE_2_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_6_ID_VALUE_2_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_6_ID_VALUE_2_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_6_ID_VALUE_2_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_6 `UMCTL2_REG_MSK_PCFGIDVALUECH2_6_ID_VALUE_2_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_6_ID_VALUE_2_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6_ID_VALUE_2_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_6_ID_VALUE_2_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_6

`ifdef UMCTL2_PORT_CH3_6
// Register PCFGIDMASKCH3_6 
`define UMCTL2_REG_PCFGIDMASKCH3_6_ADDR `SHIFTAPBADDR( 32'h00000848 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_6_ID_MASK_3_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_6_ID_MASK_3_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_6_ID_MASK_3_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_6_ID_MASK_3_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_6 `UMCTL2_REG_MSK_PCFGIDMASKCH3_6_ID_MASK_3_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_6_ID_MASK_3_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6_ID_MASK_3_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_6_ID_MASK_3_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_6

`ifdef UMCTL2_PORT_CH3_6
// Register PCFGIDVALUECH3_6 
`define UMCTL2_REG_PCFGIDVALUECH3_6_ADDR `SHIFTAPBADDR( 32'h0000084c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_6_ID_VALUE_3_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_6_ID_VALUE_3_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_6_ID_VALUE_3_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_6_ID_VALUE_3_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_6 `UMCTL2_REG_MSK_PCFGIDVALUECH3_6_ID_VALUE_3_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_6_ID_VALUE_3_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6_ID_VALUE_3_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_6_ID_VALUE_3_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_6

`ifdef UMCTL2_PORT_CH4_6
// Register PCFGIDMASKCH4_6 
`define UMCTL2_REG_PCFGIDMASKCH4_6_ADDR `SHIFTAPBADDR( 32'h00000850 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_6_ID_MASK_4_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_6_ID_MASK_4_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_6_ID_MASK_4_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_6_ID_MASK_4_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_6 `UMCTL2_REG_MSK_PCFGIDMASKCH4_6_ID_MASK_4_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_6_ID_MASK_4_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6_ID_MASK_4_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_6_ID_MASK_4_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_6

`ifdef UMCTL2_PORT_CH4_6
// Register PCFGIDVALUECH4_6 
`define UMCTL2_REG_PCFGIDVALUECH4_6_ADDR `SHIFTAPBADDR( 32'h00000854 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_6_ID_VALUE_4_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_6_ID_VALUE_4_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_6_ID_VALUE_4_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_6_ID_VALUE_4_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_6 `UMCTL2_REG_MSK_PCFGIDVALUECH4_6_ID_VALUE_4_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_6_ID_VALUE_4_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6_ID_VALUE_4_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_6_ID_VALUE_4_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_6

`ifdef UMCTL2_PORT_CH5_6
// Register PCFGIDMASKCH5_6 
`define UMCTL2_REG_PCFGIDMASKCH5_6_ADDR `SHIFTAPBADDR( 32'h00000858 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_6_ID_MASK_5_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_6_ID_MASK_5_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_6_ID_MASK_5_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_6_ID_MASK_5_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_6 `UMCTL2_REG_MSK_PCFGIDMASKCH5_6_ID_MASK_5_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_6_ID_MASK_5_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6_ID_MASK_5_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_6_ID_MASK_5_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_6

`ifdef UMCTL2_PORT_CH5_6
// Register PCFGIDVALUECH5_6 
`define UMCTL2_REG_PCFGIDVALUECH5_6_ADDR `SHIFTAPBADDR( 32'h0000085c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_6_ID_VALUE_5_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_6_ID_VALUE_5_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_6_ID_VALUE_5_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_6_ID_VALUE_5_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_6 `UMCTL2_REG_MSK_PCFGIDVALUECH5_6_ID_VALUE_5_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_6_ID_VALUE_5_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6_ID_VALUE_5_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_6_ID_VALUE_5_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_6

`ifdef UMCTL2_PORT_CH6_6
// Register PCFGIDMASKCH6_6 
`define UMCTL2_REG_PCFGIDMASKCH6_6_ADDR `SHIFTAPBADDR( 32'h00000860 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_6_ID_MASK_6_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_6_ID_MASK_6_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_6_ID_MASK_6_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_6_ID_MASK_6_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_6 `UMCTL2_REG_MSK_PCFGIDMASKCH6_6_ID_MASK_6_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_6_ID_MASK_6_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6_ID_MASK_6_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_6_ID_MASK_6_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_6

`ifdef UMCTL2_PORT_CH6_6
// Register PCFGIDVALUECH6_6 
`define UMCTL2_REG_PCFGIDVALUECH6_6_ADDR `SHIFTAPBADDR( 32'h00000864 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_6_ID_VALUE_6_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_6_ID_VALUE_6_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_6_ID_VALUE_6_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_6_ID_VALUE_6_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_6 `UMCTL2_REG_MSK_PCFGIDVALUECH6_6_ID_VALUE_6_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_6_ID_VALUE_6_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6_ID_VALUE_6_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_6_ID_VALUE_6_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_6

`ifdef UMCTL2_PORT_CH7_6
// Register PCFGIDMASKCH7_6 
`define UMCTL2_REG_PCFGIDMASKCH7_6_ADDR `SHIFTAPBADDR( 32'h00000868 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_6_ID_MASK_7_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_6_ID_MASK_7_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_6_ID_MASK_7_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_6_ID_MASK_7_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_6 `UMCTL2_REG_MSK_PCFGIDMASKCH7_6_ID_MASK_7_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_6_ID_MASK_7_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6_ID_MASK_7_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_6_ID_MASK_7_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_6

`ifdef UMCTL2_PORT_CH7_6
// Register PCFGIDVALUECH7_6 
`define UMCTL2_REG_PCFGIDVALUECH7_6_ADDR `SHIFTAPBADDR( 32'h0000086c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_6_ID_VALUE_7_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_6_ID_VALUE_7_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_6_ID_VALUE_7_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_6_ID_VALUE_7_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_6 `UMCTL2_REG_MSK_PCFGIDVALUECH7_6_ID_VALUE_7_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_6_ID_VALUE_7_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6_ID_VALUE_7_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_6_ID_VALUE_7_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_6

`ifdef UMCTL2_PORT_CH8_6
// Register PCFGIDMASKCH8_6 
`define UMCTL2_REG_PCFGIDMASKCH8_6_ADDR `SHIFTAPBADDR( 32'h00000870 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_6_ID_MASK_8_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_6_ID_MASK_8_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_6_ID_MASK_8_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_6_ID_MASK_8_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_6 `UMCTL2_REG_MSK_PCFGIDMASKCH8_6_ID_MASK_8_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_6_ID_MASK_8_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6_ID_MASK_8_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_6_ID_MASK_8_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_6

`ifdef UMCTL2_PORT_CH8_6
// Register PCFGIDVALUECH8_6 
`define UMCTL2_REG_PCFGIDVALUECH8_6_ADDR `SHIFTAPBADDR( 32'h00000874 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_6_ID_VALUE_8_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_6_ID_VALUE_8_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_6_ID_VALUE_8_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_6_ID_VALUE_8_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_6 `UMCTL2_REG_MSK_PCFGIDVALUECH8_6_ID_VALUE_8_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_6_ID_VALUE_8_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6_ID_VALUE_8_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_6_ID_VALUE_8_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_6

`ifdef UMCTL2_PORT_CH9_6
// Register PCFGIDMASKCH9_6 
`define UMCTL2_REG_PCFGIDMASKCH9_6_ADDR `SHIFTAPBADDR( 32'h00000878 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_6_ID_MASK_9_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_6_ID_MASK_9_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_6_ID_MASK_9_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_6_ID_MASK_9_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_6 `UMCTL2_REG_MSK_PCFGIDMASKCH9_6_ID_MASK_9_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_6_ID_MASK_9_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6_ID_MASK_9_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_6_ID_MASK_9_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_6

`ifdef UMCTL2_PORT_CH9_6
// Register PCFGIDVALUECH9_6 
`define UMCTL2_REG_PCFGIDVALUECH9_6_ADDR `SHIFTAPBADDR( 32'h0000087c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_6_ID_VALUE_9_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_6_ID_VALUE_9_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_6_ID_VALUE_9_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_6_ID_VALUE_9_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_6 `UMCTL2_REG_MSK_PCFGIDVALUECH9_6_ID_VALUE_9_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_6_ID_VALUE_9_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6_ID_VALUE_9_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_6_ID_VALUE_9_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_6

`ifdef UMCTL2_PORT_CH10_6
// Register PCFGIDMASKCH10_6 
`define UMCTL2_REG_PCFGIDMASKCH10_6_ADDR `SHIFTAPBADDR( 32'h00000880 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_6_ID_MASK_10_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_6_ID_MASK_10_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_6_ID_MASK_10_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_6_ID_MASK_10_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_6 `UMCTL2_REG_MSK_PCFGIDMASKCH10_6_ID_MASK_10_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_6_ID_MASK_10_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6_ID_MASK_10_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_6_ID_MASK_10_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_6

`ifdef UMCTL2_PORT_CH10_6
// Register PCFGIDVALUECH10_6 
`define UMCTL2_REG_PCFGIDVALUECH10_6_ADDR `SHIFTAPBADDR( 32'h00000884 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_6_ID_VALUE_10_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_6_ID_VALUE_10_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_6_ID_VALUE_10_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_6_ID_VALUE_10_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_6 `UMCTL2_REG_MSK_PCFGIDVALUECH10_6_ID_VALUE_10_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_6_ID_VALUE_10_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6_ID_VALUE_10_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_6_ID_VALUE_10_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_6

`ifdef UMCTL2_PORT_CH11_6
// Register PCFGIDMASKCH11_6 
`define UMCTL2_REG_PCFGIDMASKCH11_6_ADDR `SHIFTAPBADDR( 32'h00000888 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_6_ID_MASK_11_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_6_ID_MASK_11_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_6_ID_MASK_11_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_6_ID_MASK_11_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_6 `UMCTL2_REG_MSK_PCFGIDMASKCH11_6_ID_MASK_11_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_6_ID_MASK_11_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6_ID_MASK_11_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_6_ID_MASK_11_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_6

`ifdef UMCTL2_PORT_CH11_6
// Register PCFGIDVALUECH11_6 
`define UMCTL2_REG_PCFGIDVALUECH11_6_ADDR `SHIFTAPBADDR( 32'h0000088c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_6_ID_VALUE_11_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_6_ID_VALUE_11_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_6_ID_VALUE_11_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_6_ID_VALUE_11_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_6 `UMCTL2_REG_MSK_PCFGIDVALUECH11_6_ID_VALUE_11_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_6_ID_VALUE_11_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6_ID_VALUE_11_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_6_ID_VALUE_11_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_6

`ifdef UMCTL2_PORT_CH12_6
// Register PCFGIDMASKCH12_6 
`define UMCTL2_REG_PCFGIDMASKCH12_6_ADDR `SHIFTAPBADDR( 32'h00000890 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_6_ID_MASK_12_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_6_ID_MASK_12_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_6_ID_MASK_12_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_6_ID_MASK_12_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_6 `UMCTL2_REG_MSK_PCFGIDMASKCH12_6_ID_MASK_12_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_6_ID_MASK_12_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6_ID_MASK_12_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_6_ID_MASK_12_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_6

`ifdef UMCTL2_PORT_CH12_6
// Register PCFGIDVALUECH12_6 
`define UMCTL2_REG_PCFGIDVALUECH12_6_ADDR `SHIFTAPBADDR( 32'h00000894 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_6_ID_VALUE_12_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_6_ID_VALUE_12_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_6_ID_VALUE_12_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_6_ID_VALUE_12_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_6 `UMCTL2_REG_MSK_PCFGIDVALUECH12_6_ID_VALUE_12_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_6_ID_VALUE_12_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6_ID_VALUE_12_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_6_ID_VALUE_12_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_6

`ifdef UMCTL2_PORT_CH13_6
// Register PCFGIDMASKCH13_6 
`define UMCTL2_REG_PCFGIDMASKCH13_6_ADDR `SHIFTAPBADDR( 32'h00000898 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_6_ID_MASK_13_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_6_ID_MASK_13_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_6_ID_MASK_13_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_6_ID_MASK_13_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_6 `UMCTL2_REG_MSK_PCFGIDMASKCH13_6_ID_MASK_13_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_6_ID_MASK_13_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6_ID_MASK_13_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_6_ID_MASK_13_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_6

`ifdef UMCTL2_PORT_CH13_6
// Register PCFGIDVALUECH13_6 
`define UMCTL2_REG_PCFGIDVALUECH13_6_ADDR `SHIFTAPBADDR( 32'h0000089c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_6_ID_VALUE_13_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_6_ID_VALUE_13_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_6_ID_VALUE_13_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_6_ID_VALUE_13_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_6 `UMCTL2_REG_MSK_PCFGIDVALUECH13_6_ID_VALUE_13_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_6_ID_VALUE_13_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6_ID_VALUE_13_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_6_ID_VALUE_13_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_6

`ifdef UMCTL2_PORT_CH14_6
// Register PCFGIDMASKCH14_6 
`define UMCTL2_REG_PCFGIDMASKCH14_6_ADDR `SHIFTAPBADDR( 32'h000008a0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_6_ID_MASK_14_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_6_ID_MASK_14_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_6_ID_MASK_14_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_6_ID_MASK_14_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_6 `UMCTL2_REG_MSK_PCFGIDMASKCH14_6_ID_MASK_14_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_6_ID_MASK_14_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6_ID_MASK_14_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_6_ID_MASK_14_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_6

`ifdef UMCTL2_PORT_CH14_6
// Register PCFGIDVALUECH14_6 
`define UMCTL2_REG_PCFGIDVALUECH14_6_ADDR `SHIFTAPBADDR( 32'h000008a4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_6_ID_VALUE_14_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_6_ID_VALUE_14_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_6_ID_VALUE_14_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_6_ID_VALUE_14_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_6 `UMCTL2_REG_MSK_PCFGIDVALUECH14_6_ID_VALUE_14_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_6_ID_VALUE_14_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6_ID_VALUE_14_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_6_ID_VALUE_14_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_6

`ifdef UMCTL2_PORT_CH15_6
// Register PCFGIDMASKCH15_6 
`define UMCTL2_REG_PCFGIDMASKCH15_6_ADDR `SHIFTAPBADDR( 32'h000008a8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_6_ID_MASK_15_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_6_ID_MASK_15_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_6_ID_MASK_15_6 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_6_ID_MASK_15_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_6 `UMCTL2_REG_MSK_PCFGIDMASKCH15_6_ID_MASK_15_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_6_ID_MASK_15_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6_ID_MASK_15_6) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_6_ID_MASK_15_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_6

`ifdef UMCTL2_PORT_CH15_6
// Register PCFGIDVALUECH15_6 
`define UMCTL2_REG_PCFGIDVALUECH15_6_ADDR `SHIFTAPBADDR( 32'h000008ac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_6_ID_VALUE_15_6 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_6_ID_VALUE_15_6 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_6_ID_VALUE_15_6 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_6_ID_VALUE_15_6 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_6 `UMCTL2_REG_MSK_PCFGIDVALUECH15_6_ID_VALUE_15_6
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_6_ID_VALUE_15_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6_ID_VALUE_15_6) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_6_ID_VALUE_15_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_6 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_6

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_6
// Register PCTRL_6 
`define UMCTL2_REG_PCTRL_6_ADDR `SHIFTAPBADDR( 32'h000008b0 )
`define UMCTL2_REG_MSK_PCTRL_6_PORT_EN_6 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_6_PORT_EN_6 1
`define UMCTL2_REG_OFFSET_PCTRL_6_PORT_EN_6 0
`define UMCTL2_REG_DFLT_PCTRL_6_PORT_EN_6 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_6 `UMCTL2_REG_MSK_PCTRL_6_PORT_EN_6
`define UMCTL2_REG_RWONLY_MSK_PCTRL_6 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_6_PORT_EN_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_6_PORT_EN_6) << `UMCTL2_REG_OFFSET_PCTRL_6_PORT_EN_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_6)) : ({^(`UMCTL2_REG_DFLT_PCTRL_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_6 1
`endif //UMCTL2_PORT_6
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_6
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_6 
`define UMCTL2_REG_PCFGQOS0_6_ADDR `SHIFTAPBADDR( 32'h000008b4 )
`define UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 0
`define UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 8
`define UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION0_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_6_RQOS_MAP_REGION0_6 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION0_6 16
`define UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION0_6 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION1_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_6_RQOS_MAP_REGION1_6 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION1_6 20
`define UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION2_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_6_RQOS_MAP_REGION2_6 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION2_6 24
`define UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION2_6 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_6 ( `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION0_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION1_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION2_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL1_6 `ifdef UMCTL2_A_USE2RAQ_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_LEVEL2_6 `endif | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION0_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION1_6 `ifdef UMCTL2_A_USE2RAQ_6 | `UMCTL2_REG_MSK_PCFGQOS0_6_RQOS_MAP_REGION2_6 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_LEVEL1_6) << `UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_LEVEL1_6) `ifdef UMCTL2_A_USE2RAQ_6 | ((`UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_LEVEL2_6) << `UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_LEVEL2_6) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION0_6) << `UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION0_6) | ((`UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION1_6) << `UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION1_6) `ifdef UMCTL2_A_USE2RAQ_6 | ((`UMCTL2_REG_DFLT_PCFGQOS0_6_RQOS_MAP_REGION2_6) << `UMCTL2_REG_OFFSET_PCFGQOS0_6_RQOS_MAP_REGION2_6) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_6)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_6 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_6

`ifdef UMCTL2_A_AXI_6
`ifdef UMCTL2_XPI_VPR_6
// Register PCFGQOS1_6 
`define UMCTL2_REG_PCFGQOS1_6_ADDR `SHIFTAPBADDR( 32'h000008b8 )
`define UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 0
`define UMCTL2_REG_DFLT_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6 16
`define UMCTL2_REG_DFLT_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_6 ( `UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 | `UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6 | `UMCTL2_REG_MSK_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6) << `UMCTL2_REG_OFFSET_PCFGQOS1_6_RQOS_MAP_TIMEOUTB_6) | ((`UMCTL2_REG_DFLT_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6) << `UMCTL2_REG_OFFSET_PCFGQOS1_6_RQOS_MAP_TIMEOUTR_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_6)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_6 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_6
`endif //UMCTL2_A_AXI_6

`ifdef UMCTL2_A_AXI_6
`ifdef UMCTL2_XPI_VPW_6
// Register PCFGWQOS0_6 
`define UMCTL2_REG_PCFGWQOS0_6_ADDR `SHIFTAPBADDR( 32'h000008bc )
`define UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION0_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_6_WQOS_MAP_REGION0_6 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION0_6 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION0_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION1_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_6_WQOS_MAP_REGION1_6 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION1_6 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION2_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_6_WQOS_MAP_REGION2_6 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION2_6 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION2_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_6 ( `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION0_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION1_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION2_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION0_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION1_6 | `UMCTL2_REG_MSK_PCFGWQOS0_6_WQOS_MAP_REGION2_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6) << `UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_LEVEL1_6) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6) << `UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_LEVEL2_6) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION0_6) << `UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION0_6) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION1_6) << `UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION1_6) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_6_WQOS_MAP_REGION2_6) << `UMCTL2_REG_OFFSET_PCFGWQOS0_6_WQOS_MAP_REGION2_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_6)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_6 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_6
`endif //UMCTL2_A_AXI_6

`ifdef UMCTL2_A_AXI_6
`ifdef UMCTL2_XPI_VPW_6
// Register PCFGWQOS1_6 
`define UMCTL2_REG_PCFGWQOS1_6_ADDR `SHIFTAPBADDR( 32'h000008c0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_6 ( `UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 | `UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_6 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6 | `UMCTL2_REG_MSK_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_6 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_6 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_6 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_6 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_6 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6) << `UMCTL2_REG_OFFSET_PCFGWQOS1_6_WQOS_MAP_TIMEOUT1_6) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6) << `UMCTL2_REG_OFFSET_PCFGWQOS1_6_WQOS_MAP_TIMEOUT2_6)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_6)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_6 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_6 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_6 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_6 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_6
`endif //UMCTL2_A_AXI_6

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_7
// Register PCFGR_7 
`define UMCTL2_REG_PCFGR_7_ADDR `SHIFTAPBADDR( 32'h000008d4 )
`define UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PRIORITY_7 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_7_RD_PORT_PRIORITY_7 10
`define UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_PRIORITY_7 0
`define UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_PRIORITY_7 10'h0
`define UMCTL2_REG_MSK_PCFGR_7_READ_REORDER_BYPASS_EN_7 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_7_READ_REORDER_BYPASS_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGR_7_READ_REORDER_BYPASS_EN_7 11
`define UMCTL2_REG_DFLT_PCFGR_7_READ_REORDER_BYPASS_EN_7 1'h0
`define UMCTL2_REG_MSK_PCFGR_7_RD_PORT_AGING_EN_7 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_7_RD_PORT_AGING_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_AGING_EN_7 12
`define UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_AGING_EN_7 1'h0
`define UMCTL2_REG_MSK_PCFGR_7_RD_PORT_URGENT_EN_7 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_7_RD_PORT_URGENT_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_URGENT_EN_7 13
`define UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_URGENT_EN_7 1'h0
`define UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 14
`define UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_7_RDWR_ORDERED_EN_7 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_7_RDWR_ORDERED_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGR_7_RDWR_ORDERED_EN_7 16
`define UMCTL2_REG_DFLT_PCFGR_7_RDWR_ORDERED_EN_7 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_7 ( `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PRIORITY_7 | `UMCTL2_REG_MSK_PCFGR_7_READ_REORDER_BYPASS_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_AGING_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_URGENT_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RDWR_ORDERED_EN_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PRIORITY_7 `ifdef UMCTL2_PORT_CH0_7 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_7_READ_REORDER_BYPASS_EN_7 `endif `endif | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_AGING_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_URGENT_EN_7 | `UMCTL2_REG_MSK_PCFGR_7_RD_PORT_PAGEMATCH_EN_7 `ifdef UMCTL2_A_RDWR_ORDERED_7 `ifdef UMCTL2_A_AXI_7 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_7_RDWR_ORDERED_EN_7 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_PRIORITY_7) << `UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_PRIORITY_7) `ifdef UMCTL2_PORT_CH0_7 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_7_READ_REORDER_BYPASS_EN_7) << `UMCTL2_REG_OFFSET_PCFGR_7_READ_REORDER_BYPASS_EN_7) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_AGING_EN_7) << `UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_AGING_EN_7) | ((`UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_URGENT_EN_7) << `UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_URGENT_EN_7) | ((`UMCTL2_REG_DFLT_PCFGR_7_RD_PORT_PAGEMATCH_EN_7) << `UMCTL2_REG_OFFSET_PCFGR_7_RD_PORT_PAGEMATCH_EN_7) `ifdef UMCTL2_A_RDWR_ORDERED_7 `ifdef UMCTL2_A_AXI_7 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_7_RDWR_ORDERED_EN_7) << `UMCTL2_REG_OFFSET_PCFGR_7_RDWR_ORDERED_EN_7) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_7)) : ({^(`UMCTL2_REG_DFLT_PCFGR_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_7 17
`endif //UMCTL2_PORT_7
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_7
// Register PCFGW_7 
`define UMCTL2_REG_PCFGW_7_ADDR `SHIFTAPBADDR( 32'h000008d8 )
`define UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PRIORITY_7 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_7_WR_PORT_PRIORITY_7 10
`define UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_PRIORITY_7 0
`define UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_PRIORITY_7 10'h0
`define UMCTL2_REG_MSK_PCFGW_7_WR_PORT_AGING_EN_7 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_7_WR_PORT_AGING_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_AGING_EN_7 12
`define UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_AGING_EN_7 1'h0
`define UMCTL2_REG_MSK_PCFGW_7_WR_PORT_URGENT_EN_7 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_7_WR_PORT_URGENT_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_URGENT_EN_7 13
`define UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_URGENT_EN_7 1'h0
`define UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PAGEMATCH_EN_7 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_7_WR_PORT_PAGEMATCH_EN_7 1
`define UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_PAGEMATCH_EN_7 14
`define UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_PAGEMATCH_EN_7 1'h1
`define UMCTL2_REG_MSK_PCFGW_7 ( `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PRIORITY_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_AGING_EN_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_URGENT_EN_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PAGEMATCH_EN_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PRIORITY_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_AGING_EN_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_URGENT_EN_7 | `UMCTL2_REG_MSK_PCFGW_7_WR_PORT_PAGEMATCH_EN_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_PRIORITY_7) << `UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_PRIORITY_7) | ((`UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_AGING_EN_7) << `UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_AGING_EN_7) | ((`UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_URGENT_EN_7) << `UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_URGENT_EN_7) | ((`UMCTL2_REG_DFLT_PCFGW_7_WR_PORT_PAGEMATCH_EN_7) << `UMCTL2_REG_OFFSET_PCFGW_7_WR_PORT_PAGEMATCH_EN_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_7)) : ({^(`UMCTL2_REG_DFLT_PCFGW_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_7 15
`endif //UMCTL2_PORT_7
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_7
// Register PCFGC_7 
`define UMCTL2_REG_PCFGC_7_ADDR `SHIFTAPBADDR( 32'h000008dc )
`define UMCTL2_REG_MSK_PCFGC_7_AHB_ENDIANNESS_7 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_7_AHB_ENDIANNESS_7 2
`define UMCTL2_REG_OFFSET_PCFGC_7_AHB_ENDIANNESS_7 0
`define UMCTL2_REG_DFLT_PCFGC_7_AHB_ENDIANNESS_7 2'h0
`define UMCTL2_REG_MSK_PCFGC_7 `UMCTL2_REG_MSK_PCFGC_7_AHB_ENDIANNESS_7
`define UMCTL2_REG_RWONLY_MSK_PCFGC_7 ( 32'h0 `ifdef UMCTL2_A_AHB_7 | `UMCTL2_REG_MSK_PCFGC_7_AHB_ENDIANNESS_7 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_7 ( 32'h0 `ifdef UMCTL2_A_AHB_7 | ((`UMCTL2_REG_DFLT_PCFGC_7_AHB_ENDIANNESS_7) << `UMCTL2_REG_OFFSET_PCFGC_7_AHB_ENDIANNESS_7) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_7)) : ({^(`UMCTL2_REG_DFLT_PCFGC_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_7 2
`endif //UMCTL2_A_AHB_7

`ifdef UMCTL2_PORT_CH0_7
// Register PCFGIDMASKCH0_7 
`define UMCTL2_REG_PCFGIDMASKCH0_7_ADDR `SHIFTAPBADDR( 32'h000008e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_7_ID_MASK_0_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_7_ID_MASK_0_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_7_ID_MASK_0_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_7_ID_MASK_0_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_7 `UMCTL2_REG_MSK_PCFGIDMASKCH0_7_ID_MASK_0_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_7_ID_MASK_0_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7_ID_MASK_0_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_7_ID_MASK_0_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_7

`ifdef UMCTL2_PORT_CH0_7
// Register PCFGIDVALUECH0_7 
`define UMCTL2_REG_PCFGIDVALUECH0_7_ADDR `SHIFTAPBADDR( 32'h000008e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_7_ID_VALUE_0_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_7_ID_VALUE_0_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_7_ID_VALUE_0_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_7_ID_VALUE_0_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_7 `UMCTL2_REG_MSK_PCFGIDVALUECH0_7_ID_VALUE_0_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_7_ID_VALUE_0_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7_ID_VALUE_0_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_7_ID_VALUE_0_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_7

`ifdef UMCTL2_PORT_CH1_7
// Register PCFGIDMASKCH1_7 
`define UMCTL2_REG_PCFGIDMASKCH1_7_ADDR `SHIFTAPBADDR( 32'h000008e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_7_ID_MASK_1_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_7_ID_MASK_1_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_7_ID_MASK_1_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_7_ID_MASK_1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_7 `UMCTL2_REG_MSK_PCFGIDMASKCH1_7_ID_MASK_1_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_7_ID_MASK_1_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7_ID_MASK_1_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_7_ID_MASK_1_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_7

`ifdef UMCTL2_PORT_CH1_7
// Register PCFGIDVALUECH1_7 
`define UMCTL2_REG_PCFGIDVALUECH1_7_ADDR `SHIFTAPBADDR( 32'h000008ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_7_ID_VALUE_1_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_7_ID_VALUE_1_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_7_ID_VALUE_1_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_7_ID_VALUE_1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_7 `UMCTL2_REG_MSK_PCFGIDVALUECH1_7_ID_VALUE_1_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_7_ID_VALUE_1_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7_ID_VALUE_1_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_7_ID_VALUE_1_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_7

`ifdef UMCTL2_PORT_CH2_7
// Register PCFGIDMASKCH2_7 
`define UMCTL2_REG_PCFGIDMASKCH2_7_ADDR `SHIFTAPBADDR( 32'h000008f0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_7_ID_MASK_2_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_7_ID_MASK_2_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_7_ID_MASK_2_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_7_ID_MASK_2_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_7 `UMCTL2_REG_MSK_PCFGIDMASKCH2_7_ID_MASK_2_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_7_ID_MASK_2_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7_ID_MASK_2_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_7_ID_MASK_2_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_7

`ifdef UMCTL2_PORT_CH2_7
// Register PCFGIDVALUECH2_7 
`define UMCTL2_REG_PCFGIDVALUECH2_7_ADDR `SHIFTAPBADDR( 32'h000008f4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_7_ID_VALUE_2_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_7_ID_VALUE_2_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_7_ID_VALUE_2_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_7_ID_VALUE_2_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_7 `UMCTL2_REG_MSK_PCFGIDVALUECH2_7_ID_VALUE_2_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_7_ID_VALUE_2_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7_ID_VALUE_2_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_7_ID_VALUE_2_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_7

`ifdef UMCTL2_PORT_CH3_7
// Register PCFGIDMASKCH3_7 
`define UMCTL2_REG_PCFGIDMASKCH3_7_ADDR `SHIFTAPBADDR( 32'h000008f8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_7_ID_MASK_3_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_7_ID_MASK_3_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_7_ID_MASK_3_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_7_ID_MASK_3_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_7 `UMCTL2_REG_MSK_PCFGIDMASKCH3_7_ID_MASK_3_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_7_ID_MASK_3_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7_ID_MASK_3_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_7_ID_MASK_3_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_7

`ifdef UMCTL2_PORT_CH3_7
// Register PCFGIDVALUECH3_7 
`define UMCTL2_REG_PCFGIDVALUECH3_7_ADDR `SHIFTAPBADDR( 32'h000008fc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_7_ID_VALUE_3_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_7_ID_VALUE_3_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_7_ID_VALUE_3_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_7_ID_VALUE_3_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_7 `UMCTL2_REG_MSK_PCFGIDVALUECH3_7_ID_VALUE_3_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_7_ID_VALUE_3_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7_ID_VALUE_3_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_7_ID_VALUE_3_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_7

`ifdef UMCTL2_PORT_CH4_7
// Register PCFGIDMASKCH4_7 
`define UMCTL2_REG_PCFGIDMASKCH4_7_ADDR `SHIFTAPBADDR( 32'h00000900 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_7_ID_MASK_4_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_7_ID_MASK_4_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_7_ID_MASK_4_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_7_ID_MASK_4_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_7 `UMCTL2_REG_MSK_PCFGIDMASKCH4_7_ID_MASK_4_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_7_ID_MASK_4_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7_ID_MASK_4_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_7_ID_MASK_4_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_7

`ifdef UMCTL2_PORT_CH4_7
// Register PCFGIDVALUECH4_7 
`define UMCTL2_REG_PCFGIDVALUECH4_7_ADDR `SHIFTAPBADDR( 32'h00000904 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_7_ID_VALUE_4_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_7_ID_VALUE_4_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_7_ID_VALUE_4_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_7_ID_VALUE_4_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_7 `UMCTL2_REG_MSK_PCFGIDVALUECH4_7_ID_VALUE_4_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_7_ID_VALUE_4_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7_ID_VALUE_4_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_7_ID_VALUE_4_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_7

`ifdef UMCTL2_PORT_CH5_7
// Register PCFGIDMASKCH5_7 
`define UMCTL2_REG_PCFGIDMASKCH5_7_ADDR `SHIFTAPBADDR( 32'h00000908 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_7_ID_MASK_5_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_7_ID_MASK_5_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_7_ID_MASK_5_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_7_ID_MASK_5_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_7 `UMCTL2_REG_MSK_PCFGIDMASKCH5_7_ID_MASK_5_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_7_ID_MASK_5_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7_ID_MASK_5_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_7_ID_MASK_5_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_7

`ifdef UMCTL2_PORT_CH5_7
// Register PCFGIDVALUECH5_7 
`define UMCTL2_REG_PCFGIDVALUECH5_7_ADDR `SHIFTAPBADDR( 32'h0000090c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_7_ID_VALUE_5_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_7_ID_VALUE_5_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_7_ID_VALUE_5_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_7_ID_VALUE_5_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_7 `UMCTL2_REG_MSK_PCFGIDVALUECH5_7_ID_VALUE_5_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_7_ID_VALUE_5_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7_ID_VALUE_5_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_7_ID_VALUE_5_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_7

`ifdef UMCTL2_PORT_CH6_7
// Register PCFGIDMASKCH6_7 
`define UMCTL2_REG_PCFGIDMASKCH6_7_ADDR `SHIFTAPBADDR( 32'h00000910 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_7_ID_MASK_6_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_7_ID_MASK_6_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_7_ID_MASK_6_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_7_ID_MASK_6_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_7 `UMCTL2_REG_MSK_PCFGIDMASKCH6_7_ID_MASK_6_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_7_ID_MASK_6_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7_ID_MASK_6_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_7_ID_MASK_6_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_7

`ifdef UMCTL2_PORT_CH6_7
// Register PCFGIDVALUECH6_7 
`define UMCTL2_REG_PCFGIDVALUECH6_7_ADDR `SHIFTAPBADDR( 32'h00000914 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_7_ID_VALUE_6_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_7_ID_VALUE_6_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_7_ID_VALUE_6_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_7_ID_VALUE_6_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_7 `UMCTL2_REG_MSK_PCFGIDVALUECH6_7_ID_VALUE_6_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_7_ID_VALUE_6_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7_ID_VALUE_6_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_7_ID_VALUE_6_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_7

`ifdef UMCTL2_PORT_CH7_7
// Register PCFGIDMASKCH7_7 
`define UMCTL2_REG_PCFGIDMASKCH7_7_ADDR `SHIFTAPBADDR( 32'h00000918 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_7_ID_MASK_7_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_7_ID_MASK_7_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_7_ID_MASK_7_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_7_ID_MASK_7_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_7 `UMCTL2_REG_MSK_PCFGIDMASKCH7_7_ID_MASK_7_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_7_ID_MASK_7_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7_ID_MASK_7_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_7_ID_MASK_7_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_7

`ifdef UMCTL2_PORT_CH7_7
// Register PCFGIDVALUECH7_7 
`define UMCTL2_REG_PCFGIDVALUECH7_7_ADDR `SHIFTAPBADDR( 32'h0000091c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_7_ID_VALUE_7_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_7_ID_VALUE_7_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_7_ID_VALUE_7_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_7_ID_VALUE_7_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_7 `UMCTL2_REG_MSK_PCFGIDVALUECH7_7_ID_VALUE_7_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_7_ID_VALUE_7_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7_ID_VALUE_7_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_7_ID_VALUE_7_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_7

`ifdef UMCTL2_PORT_CH8_7
// Register PCFGIDMASKCH8_7 
`define UMCTL2_REG_PCFGIDMASKCH8_7_ADDR `SHIFTAPBADDR( 32'h00000920 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_7_ID_MASK_8_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_7_ID_MASK_8_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_7_ID_MASK_8_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_7_ID_MASK_8_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_7 `UMCTL2_REG_MSK_PCFGIDMASKCH8_7_ID_MASK_8_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_7_ID_MASK_8_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7_ID_MASK_8_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_7_ID_MASK_8_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_7

`ifdef UMCTL2_PORT_CH8_7
// Register PCFGIDVALUECH8_7 
`define UMCTL2_REG_PCFGIDVALUECH8_7_ADDR `SHIFTAPBADDR( 32'h00000924 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_7_ID_VALUE_8_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_7_ID_VALUE_8_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_7_ID_VALUE_8_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_7_ID_VALUE_8_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_7 `UMCTL2_REG_MSK_PCFGIDVALUECH8_7_ID_VALUE_8_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_7_ID_VALUE_8_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7_ID_VALUE_8_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_7_ID_VALUE_8_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_7

`ifdef UMCTL2_PORT_CH9_7
// Register PCFGIDMASKCH9_7 
`define UMCTL2_REG_PCFGIDMASKCH9_7_ADDR `SHIFTAPBADDR( 32'h00000928 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_7_ID_MASK_9_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_7_ID_MASK_9_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_7_ID_MASK_9_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_7_ID_MASK_9_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_7 `UMCTL2_REG_MSK_PCFGIDMASKCH9_7_ID_MASK_9_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_7_ID_MASK_9_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7_ID_MASK_9_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_7_ID_MASK_9_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_7

`ifdef UMCTL2_PORT_CH9_7
// Register PCFGIDVALUECH9_7 
`define UMCTL2_REG_PCFGIDVALUECH9_7_ADDR `SHIFTAPBADDR( 32'h0000092c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_7_ID_VALUE_9_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_7_ID_VALUE_9_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_7_ID_VALUE_9_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_7_ID_VALUE_9_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_7 `UMCTL2_REG_MSK_PCFGIDVALUECH9_7_ID_VALUE_9_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_7_ID_VALUE_9_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7_ID_VALUE_9_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_7_ID_VALUE_9_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_7

`ifdef UMCTL2_PORT_CH10_7
// Register PCFGIDMASKCH10_7 
`define UMCTL2_REG_PCFGIDMASKCH10_7_ADDR `SHIFTAPBADDR( 32'h00000930 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_7_ID_MASK_10_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_7_ID_MASK_10_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_7_ID_MASK_10_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_7_ID_MASK_10_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_7 `UMCTL2_REG_MSK_PCFGIDMASKCH10_7_ID_MASK_10_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_7_ID_MASK_10_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7_ID_MASK_10_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_7_ID_MASK_10_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_7

`ifdef UMCTL2_PORT_CH10_7
// Register PCFGIDVALUECH10_7 
`define UMCTL2_REG_PCFGIDVALUECH10_7_ADDR `SHIFTAPBADDR( 32'h00000934 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_7_ID_VALUE_10_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_7_ID_VALUE_10_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_7_ID_VALUE_10_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_7_ID_VALUE_10_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_7 `UMCTL2_REG_MSK_PCFGIDVALUECH10_7_ID_VALUE_10_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_7_ID_VALUE_10_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7_ID_VALUE_10_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_7_ID_VALUE_10_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_7

`ifdef UMCTL2_PORT_CH11_7
// Register PCFGIDMASKCH11_7 
`define UMCTL2_REG_PCFGIDMASKCH11_7_ADDR `SHIFTAPBADDR( 32'h00000938 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_7_ID_MASK_11_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_7_ID_MASK_11_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_7_ID_MASK_11_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_7_ID_MASK_11_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_7 `UMCTL2_REG_MSK_PCFGIDMASKCH11_7_ID_MASK_11_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_7_ID_MASK_11_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7_ID_MASK_11_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_7_ID_MASK_11_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_7

`ifdef UMCTL2_PORT_CH11_7
// Register PCFGIDVALUECH11_7 
`define UMCTL2_REG_PCFGIDVALUECH11_7_ADDR `SHIFTAPBADDR( 32'h0000093c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_7_ID_VALUE_11_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_7_ID_VALUE_11_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_7_ID_VALUE_11_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_7_ID_VALUE_11_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_7 `UMCTL2_REG_MSK_PCFGIDVALUECH11_7_ID_VALUE_11_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_7_ID_VALUE_11_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7_ID_VALUE_11_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_7_ID_VALUE_11_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_7

`ifdef UMCTL2_PORT_CH12_7
// Register PCFGIDMASKCH12_7 
`define UMCTL2_REG_PCFGIDMASKCH12_7_ADDR `SHIFTAPBADDR( 32'h00000940 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_7_ID_MASK_12_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_7_ID_MASK_12_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_7_ID_MASK_12_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_7_ID_MASK_12_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_7 `UMCTL2_REG_MSK_PCFGIDMASKCH12_7_ID_MASK_12_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_7_ID_MASK_12_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7_ID_MASK_12_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_7_ID_MASK_12_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_7

`ifdef UMCTL2_PORT_CH12_7
// Register PCFGIDVALUECH12_7 
`define UMCTL2_REG_PCFGIDVALUECH12_7_ADDR `SHIFTAPBADDR( 32'h00000944 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_7_ID_VALUE_12_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_7_ID_VALUE_12_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_7_ID_VALUE_12_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_7_ID_VALUE_12_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_7 `UMCTL2_REG_MSK_PCFGIDVALUECH12_7_ID_VALUE_12_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_7_ID_VALUE_12_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7_ID_VALUE_12_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_7_ID_VALUE_12_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_7

`ifdef UMCTL2_PORT_CH13_7
// Register PCFGIDMASKCH13_7 
`define UMCTL2_REG_PCFGIDMASKCH13_7_ADDR `SHIFTAPBADDR( 32'h00000948 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_7_ID_MASK_13_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_7_ID_MASK_13_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_7_ID_MASK_13_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_7_ID_MASK_13_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_7 `UMCTL2_REG_MSK_PCFGIDMASKCH13_7_ID_MASK_13_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_7_ID_MASK_13_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7_ID_MASK_13_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_7_ID_MASK_13_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_7

`ifdef UMCTL2_PORT_CH13_7
// Register PCFGIDVALUECH13_7 
`define UMCTL2_REG_PCFGIDVALUECH13_7_ADDR `SHIFTAPBADDR( 32'h0000094c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_7_ID_VALUE_13_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_7_ID_VALUE_13_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_7_ID_VALUE_13_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_7_ID_VALUE_13_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_7 `UMCTL2_REG_MSK_PCFGIDVALUECH13_7_ID_VALUE_13_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_7_ID_VALUE_13_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7_ID_VALUE_13_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_7_ID_VALUE_13_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_7

`ifdef UMCTL2_PORT_CH14_7
// Register PCFGIDMASKCH14_7 
`define UMCTL2_REG_PCFGIDMASKCH14_7_ADDR `SHIFTAPBADDR( 32'h00000950 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_7_ID_MASK_14_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_7_ID_MASK_14_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_7_ID_MASK_14_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_7_ID_MASK_14_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_7 `UMCTL2_REG_MSK_PCFGIDMASKCH14_7_ID_MASK_14_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_7_ID_MASK_14_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7_ID_MASK_14_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_7_ID_MASK_14_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_7

`ifdef UMCTL2_PORT_CH14_7
// Register PCFGIDVALUECH14_7 
`define UMCTL2_REG_PCFGIDVALUECH14_7_ADDR `SHIFTAPBADDR( 32'h00000954 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_7_ID_VALUE_14_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_7_ID_VALUE_14_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_7_ID_VALUE_14_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_7_ID_VALUE_14_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_7 `UMCTL2_REG_MSK_PCFGIDVALUECH14_7_ID_VALUE_14_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_7_ID_VALUE_14_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7_ID_VALUE_14_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_7_ID_VALUE_14_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_7

`ifdef UMCTL2_PORT_CH15_7
// Register PCFGIDMASKCH15_7 
`define UMCTL2_REG_PCFGIDMASKCH15_7_ADDR `SHIFTAPBADDR( 32'h00000958 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_7_ID_MASK_15_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_7_ID_MASK_15_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_7_ID_MASK_15_7 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_7_ID_MASK_15_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_7 `UMCTL2_REG_MSK_PCFGIDMASKCH15_7_ID_MASK_15_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_7_ID_MASK_15_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7_ID_MASK_15_7) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_7_ID_MASK_15_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_7

`ifdef UMCTL2_PORT_CH15_7
// Register PCFGIDVALUECH15_7 
`define UMCTL2_REG_PCFGIDVALUECH15_7_ADDR `SHIFTAPBADDR( 32'h0000095c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_7_ID_VALUE_15_7 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_7_ID_VALUE_15_7 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_7_ID_VALUE_15_7 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_7_ID_VALUE_15_7 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_7 `UMCTL2_REG_MSK_PCFGIDVALUECH15_7_ID_VALUE_15_7
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_7_ID_VALUE_15_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7_ID_VALUE_15_7) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_7_ID_VALUE_15_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_7 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_7

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_7
// Register PCTRL_7 
`define UMCTL2_REG_PCTRL_7_ADDR `SHIFTAPBADDR( 32'h00000960 )
`define UMCTL2_REG_MSK_PCTRL_7_PORT_EN_7 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_7_PORT_EN_7 1
`define UMCTL2_REG_OFFSET_PCTRL_7_PORT_EN_7 0
`define UMCTL2_REG_DFLT_PCTRL_7_PORT_EN_7 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_7 `UMCTL2_REG_MSK_PCTRL_7_PORT_EN_7
`define UMCTL2_REG_RWONLY_MSK_PCTRL_7 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_7_PORT_EN_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_7_PORT_EN_7) << `UMCTL2_REG_OFFSET_PCTRL_7_PORT_EN_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_7)) : ({^(`UMCTL2_REG_DFLT_PCTRL_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_7 1
`endif //UMCTL2_PORT_7
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_7
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_7 
`define UMCTL2_REG_PCFGQOS0_7_ADDR `SHIFTAPBADDR( 32'h00000964 )
`define UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 0
`define UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 8
`define UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION0_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_7_RQOS_MAP_REGION0_7 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION0_7 16
`define UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION0_7 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION1_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_7_RQOS_MAP_REGION1_7 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION1_7 20
`define UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION2_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_7_RQOS_MAP_REGION2_7 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION2_7 24
`define UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION2_7 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_7 ( `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION0_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION1_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION2_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL1_7 `ifdef UMCTL2_A_USE2RAQ_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_LEVEL2_7 `endif | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION0_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION1_7 `ifdef UMCTL2_A_USE2RAQ_7 | `UMCTL2_REG_MSK_PCFGQOS0_7_RQOS_MAP_REGION2_7 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_LEVEL1_7) << `UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_LEVEL1_7) `ifdef UMCTL2_A_USE2RAQ_7 | ((`UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_LEVEL2_7) << `UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_LEVEL2_7) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION0_7) << `UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION0_7) | ((`UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION1_7) << `UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION1_7) `ifdef UMCTL2_A_USE2RAQ_7 | ((`UMCTL2_REG_DFLT_PCFGQOS0_7_RQOS_MAP_REGION2_7) << `UMCTL2_REG_OFFSET_PCFGQOS0_7_RQOS_MAP_REGION2_7) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_7)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_7 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_7

`ifdef UMCTL2_A_AXI_7
`ifdef UMCTL2_XPI_VPR_7
// Register PCFGQOS1_7 
`define UMCTL2_REG_PCFGQOS1_7_ADDR `SHIFTAPBADDR( 32'h00000968 )
`define UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 0
`define UMCTL2_REG_DFLT_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7 16
`define UMCTL2_REG_DFLT_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_7 ( `UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 | `UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7 | `UMCTL2_REG_MSK_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7) << `UMCTL2_REG_OFFSET_PCFGQOS1_7_RQOS_MAP_TIMEOUTB_7) | ((`UMCTL2_REG_DFLT_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7) << `UMCTL2_REG_OFFSET_PCFGQOS1_7_RQOS_MAP_TIMEOUTR_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_7)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_7 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_7
`endif //UMCTL2_A_AXI_7

`ifdef UMCTL2_A_AXI_7
`ifdef UMCTL2_XPI_VPW_7
// Register PCFGWQOS0_7 
`define UMCTL2_REG_PCFGWQOS0_7_ADDR `SHIFTAPBADDR( 32'h0000096c )
`define UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION0_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_7_WQOS_MAP_REGION0_7 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION0_7 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION0_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION1_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_7_WQOS_MAP_REGION1_7 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION1_7 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION2_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_7_WQOS_MAP_REGION2_7 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION2_7 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION2_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_7 ( `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION0_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION1_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION2_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION0_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION1_7 | `UMCTL2_REG_MSK_PCFGWQOS0_7_WQOS_MAP_REGION2_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7) << `UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_LEVEL1_7) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7) << `UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_LEVEL2_7) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION0_7) << `UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION0_7) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION1_7) << `UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION1_7) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_7_WQOS_MAP_REGION2_7) << `UMCTL2_REG_OFFSET_PCFGWQOS0_7_WQOS_MAP_REGION2_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_7)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_7 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_7
`endif //UMCTL2_A_AXI_7

`ifdef UMCTL2_A_AXI_7
`ifdef UMCTL2_XPI_VPW_7
// Register PCFGWQOS1_7 
`define UMCTL2_REG_PCFGWQOS1_7_ADDR `SHIFTAPBADDR( 32'h00000970 )
`define UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_7 ( `UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 | `UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_7 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7 | `UMCTL2_REG_MSK_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_7 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_7 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_7 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_7 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_7 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7) << `UMCTL2_REG_OFFSET_PCFGWQOS1_7_WQOS_MAP_TIMEOUT1_7) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7) << `UMCTL2_REG_OFFSET_PCFGWQOS1_7_WQOS_MAP_TIMEOUT2_7)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_7)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_7 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_7 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_7 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_7 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_7
`endif //UMCTL2_A_AXI_7

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_8
// Register PCFGR_8 
`define UMCTL2_REG_PCFGR_8_ADDR `SHIFTAPBADDR( 32'h00000984 )
`define UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PRIORITY_8 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_8_RD_PORT_PRIORITY_8 10
`define UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_PRIORITY_8 0
`define UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_PRIORITY_8 10'h0
`define UMCTL2_REG_MSK_PCFGR_8_READ_REORDER_BYPASS_EN_8 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_8_READ_REORDER_BYPASS_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGR_8_READ_REORDER_BYPASS_EN_8 11
`define UMCTL2_REG_DFLT_PCFGR_8_READ_REORDER_BYPASS_EN_8 1'h0
`define UMCTL2_REG_MSK_PCFGR_8_RD_PORT_AGING_EN_8 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_8_RD_PORT_AGING_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_AGING_EN_8 12
`define UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_AGING_EN_8 1'h0
`define UMCTL2_REG_MSK_PCFGR_8_RD_PORT_URGENT_EN_8 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_8_RD_PORT_URGENT_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_URGENT_EN_8 13
`define UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_URGENT_EN_8 1'h0
`define UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 14
`define UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_8_RDWR_ORDERED_EN_8 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_8_RDWR_ORDERED_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGR_8_RDWR_ORDERED_EN_8 16
`define UMCTL2_REG_DFLT_PCFGR_8_RDWR_ORDERED_EN_8 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_8 ( `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PRIORITY_8 | `UMCTL2_REG_MSK_PCFGR_8_READ_REORDER_BYPASS_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_AGING_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_URGENT_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RDWR_ORDERED_EN_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PRIORITY_8 `ifdef UMCTL2_PORT_CH0_8 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_8_READ_REORDER_BYPASS_EN_8 `endif `endif | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_AGING_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_URGENT_EN_8 | `UMCTL2_REG_MSK_PCFGR_8_RD_PORT_PAGEMATCH_EN_8 `ifdef UMCTL2_A_RDWR_ORDERED_8 `ifdef UMCTL2_A_AXI_8 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_8_RDWR_ORDERED_EN_8 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_PRIORITY_8) << `UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_PRIORITY_8) `ifdef UMCTL2_PORT_CH0_8 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_8_READ_REORDER_BYPASS_EN_8) << `UMCTL2_REG_OFFSET_PCFGR_8_READ_REORDER_BYPASS_EN_8) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_AGING_EN_8) << `UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_AGING_EN_8) | ((`UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_URGENT_EN_8) << `UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_URGENT_EN_8) | ((`UMCTL2_REG_DFLT_PCFGR_8_RD_PORT_PAGEMATCH_EN_8) << `UMCTL2_REG_OFFSET_PCFGR_8_RD_PORT_PAGEMATCH_EN_8) `ifdef UMCTL2_A_RDWR_ORDERED_8 `ifdef UMCTL2_A_AXI_8 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_8_RDWR_ORDERED_EN_8) << `UMCTL2_REG_OFFSET_PCFGR_8_RDWR_ORDERED_EN_8) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_8)) : ({^(`UMCTL2_REG_DFLT_PCFGR_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_8 17
`endif //UMCTL2_PORT_8
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_8
// Register PCFGW_8 
`define UMCTL2_REG_PCFGW_8_ADDR `SHIFTAPBADDR( 32'h00000988 )
`define UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PRIORITY_8 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_8_WR_PORT_PRIORITY_8 10
`define UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_PRIORITY_8 0
`define UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_PRIORITY_8 10'h0
`define UMCTL2_REG_MSK_PCFGW_8_WR_PORT_AGING_EN_8 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_8_WR_PORT_AGING_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_AGING_EN_8 12
`define UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_AGING_EN_8 1'h0
`define UMCTL2_REG_MSK_PCFGW_8_WR_PORT_URGENT_EN_8 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_8_WR_PORT_URGENT_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_URGENT_EN_8 13
`define UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_URGENT_EN_8 1'h0
`define UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PAGEMATCH_EN_8 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_8_WR_PORT_PAGEMATCH_EN_8 1
`define UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_PAGEMATCH_EN_8 14
`define UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_PAGEMATCH_EN_8 1'h1
`define UMCTL2_REG_MSK_PCFGW_8 ( `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PRIORITY_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_AGING_EN_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_URGENT_EN_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PAGEMATCH_EN_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PRIORITY_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_AGING_EN_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_URGENT_EN_8 | `UMCTL2_REG_MSK_PCFGW_8_WR_PORT_PAGEMATCH_EN_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_PRIORITY_8) << `UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_PRIORITY_8) | ((`UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_AGING_EN_8) << `UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_AGING_EN_8) | ((`UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_URGENT_EN_8) << `UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_URGENT_EN_8) | ((`UMCTL2_REG_DFLT_PCFGW_8_WR_PORT_PAGEMATCH_EN_8) << `UMCTL2_REG_OFFSET_PCFGW_8_WR_PORT_PAGEMATCH_EN_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_8)) : ({^(`UMCTL2_REG_DFLT_PCFGW_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_8 15
`endif //UMCTL2_PORT_8
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_8
// Register PCFGC_8 
`define UMCTL2_REG_PCFGC_8_ADDR `SHIFTAPBADDR( 32'h0000098c )
`define UMCTL2_REG_MSK_PCFGC_8_AHB_ENDIANNESS_8 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_8_AHB_ENDIANNESS_8 2
`define UMCTL2_REG_OFFSET_PCFGC_8_AHB_ENDIANNESS_8 0
`define UMCTL2_REG_DFLT_PCFGC_8_AHB_ENDIANNESS_8 2'h0
`define UMCTL2_REG_MSK_PCFGC_8 `UMCTL2_REG_MSK_PCFGC_8_AHB_ENDIANNESS_8
`define UMCTL2_REG_RWONLY_MSK_PCFGC_8 ( 32'h0 `ifdef UMCTL2_A_AHB_8 | `UMCTL2_REG_MSK_PCFGC_8_AHB_ENDIANNESS_8 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_8 ( 32'h0 `ifdef UMCTL2_A_AHB_8 | ((`UMCTL2_REG_DFLT_PCFGC_8_AHB_ENDIANNESS_8) << `UMCTL2_REG_OFFSET_PCFGC_8_AHB_ENDIANNESS_8) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_8)) : ({^(`UMCTL2_REG_DFLT_PCFGC_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_8 2
`endif //UMCTL2_A_AHB_8

`ifdef UMCTL2_PORT_CH0_8
// Register PCFGIDMASKCH0_8 
`define UMCTL2_REG_PCFGIDMASKCH0_8_ADDR `SHIFTAPBADDR( 32'h00000990 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_8_ID_MASK_0_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_8_ID_MASK_0_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_8_ID_MASK_0_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_8_ID_MASK_0_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_8 `UMCTL2_REG_MSK_PCFGIDMASKCH0_8_ID_MASK_0_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_8_ID_MASK_0_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8_ID_MASK_0_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_8_ID_MASK_0_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_8

`ifdef UMCTL2_PORT_CH0_8
// Register PCFGIDVALUECH0_8 
`define UMCTL2_REG_PCFGIDVALUECH0_8_ADDR `SHIFTAPBADDR( 32'h00000994 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_8_ID_VALUE_0_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_8_ID_VALUE_0_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_8_ID_VALUE_0_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_8_ID_VALUE_0_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_8 `UMCTL2_REG_MSK_PCFGIDVALUECH0_8_ID_VALUE_0_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_8_ID_VALUE_0_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8_ID_VALUE_0_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_8_ID_VALUE_0_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_8

`ifdef UMCTL2_PORT_CH1_8
// Register PCFGIDMASKCH1_8 
`define UMCTL2_REG_PCFGIDMASKCH1_8_ADDR `SHIFTAPBADDR( 32'h00000998 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_8_ID_MASK_1_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_8_ID_MASK_1_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_8_ID_MASK_1_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_8_ID_MASK_1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_8 `UMCTL2_REG_MSK_PCFGIDMASKCH1_8_ID_MASK_1_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_8_ID_MASK_1_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8_ID_MASK_1_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_8_ID_MASK_1_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_8

`ifdef UMCTL2_PORT_CH1_8
// Register PCFGIDVALUECH1_8 
`define UMCTL2_REG_PCFGIDVALUECH1_8_ADDR `SHIFTAPBADDR( 32'h0000099c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_8_ID_VALUE_1_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_8_ID_VALUE_1_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_8_ID_VALUE_1_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_8_ID_VALUE_1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_8 `UMCTL2_REG_MSK_PCFGIDVALUECH1_8_ID_VALUE_1_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_8_ID_VALUE_1_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8_ID_VALUE_1_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_8_ID_VALUE_1_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_8

`ifdef UMCTL2_PORT_CH2_8
// Register PCFGIDMASKCH2_8 
`define UMCTL2_REG_PCFGIDMASKCH2_8_ADDR `SHIFTAPBADDR( 32'h000009a0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_8_ID_MASK_2_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_8_ID_MASK_2_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_8_ID_MASK_2_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_8_ID_MASK_2_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_8 `UMCTL2_REG_MSK_PCFGIDMASKCH2_8_ID_MASK_2_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_8_ID_MASK_2_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8_ID_MASK_2_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_8_ID_MASK_2_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_8

`ifdef UMCTL2_PORT_CH2_8
// Register PCFGIDVALUECH2_8 
`define UMCTL2_REG_PCFGIDVALUECH2_8_ADDR `SHIFTAPBADDR( 32'h000009a4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_8_ID_VALUE_2_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_8_ID_VALUE_2_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_8_ID_VALUE_2_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_8_ID_VALUE_2_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_8 `UMCTL2_REG_MSK_PCFGIDVALUECH2_8_ID_VALUE_2_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_8_ID_VALUE_2_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8_ID_VALUE_2_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_8_ID_VALUE_2_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_8

`ifdef UMCTL2_PORT_CH3_8
// Register PCFGIDMASKCH3_8 
`define UMCTL2_REG_PCFGIDMASKCH3_8_ADDR `SHIFTAPBADDR( 32'h000009a8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_8_ID_MASK_3_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_8_ID_MASK_3_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_8_ID_MASK_3_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_8_ID_MASK_3_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_8 `UMCTL2_REG_MSK_PCFGIDMASKCH3_8_ID_MASK_3_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_8_ID_MASK_3_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8_ID_MASK_3_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_8_ID_MASK_3_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_8

`ifdef UMCTL2_PORT_CH3_8
// Register PCFGIDVALUECH3_8 
`define UMCTL2_REG_PCFGIDVALUECH3_8_ADDR `SHIFTAPBADDR( 32'h000009ac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_8_ID_VALUE_3_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_8_ID_VALUE_3_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_8_ID_VALUE_3_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_8_ID_VALUE_3_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_8 `UMCTL2_REG_MSK_PCFGIDVALUECH3_8_ID_VALUE_3_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_8_ID_VALUE_3_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8_ID_VALUE_3_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_8_ID_VALUE_3_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_8

`ifdef UMCTL2_PORT_CH4_8
// Register PCFGIDMASKCH4_8 
`define UMCTL2_REG_PCFGIDMASKCH4_8_ADDR `SHIFTAPBADDR( 32'h000009b0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_8_ID_MASK_4_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_8_ID_MASK_4_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_8_ID_MASK_4_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_8_ID_MASK_4_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_8 `UMCTL2_REG_MSK_PCFGIDMASKCH4_8_ID_MASK_4_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_8_ID_MASK_4_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8_ID_MASK_4_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_8_ID_MASK_4_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_8

`ifdef UMCTL2_PORT_CH4_8
// Register PCFGIDVALUECH4_8 
`define UMCTL2_REG_PCFGIDVALUECH4_8_ADDR `SHIFTAPBADDR( 32'h000009b4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_8_ID_VALUE_4_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_8_ID_VALUE_4_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_8_ID_VALUE_4_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_8_ID_VALUE_4_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_8 `UMCTL2_REG_MSK_PCFGIDVALUECH4_8_ID_VALUE_4_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_8_ID_VALUE_4_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8_ID_VALUE_4_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_8_ID_VALUE_4_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_8

`ifdef UMCTL2_PORT_CH5_8
// Register PCFGIDMASKCH5_8 
`define UMCTL2_REG_PCFGIDMASKCH5_8_ADDR `SHIFTAPBADDR( 32'h000009b8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_8_ID_MASK_5_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_8_ID_MASK_5_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_8_ID_MASK_5_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_8_ID_MASK_5_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_8 `UMCTL2_REG_MSK_PCFGIDMASKCH5_8_ID_MASK_5_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_8_ID_MASK_5_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8_ID_MASK_5_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_8_ID_MASK_5_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_8

`ifdef UMCTL2_PORT_CH5_8
// Register PCFGIDVALUECH5_8 
`define UMCTL2_REG_PCFGIDVALUECH5_8_ADDR `SHIFTAPBADDR( 32'h000009bc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_8_ID_VALUE_5_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_8_ID_VALUE_5_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_8_ID_VALUE_5_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_8_ID_VALUE_5_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_8 `UMCTL2_REG_MSK_PCFGIDVALUECH5_8_ID_VALUE_5_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_8_ID_VALUE_5_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8_ID_VALUE_5_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_8_ID_VALUE_5_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_8

`ifdef UMCTL2_PORT_CH6_8
// Register PCFGIDMASKCH6_8 
`define UMCTL2_REG_PCFGIDMASKCH6_8_ADDR `SHIFTAPBADDR( 32'h000009c0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_8_ID_MASK_6_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_8_ID_MASK_6_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_8_ID_MASK_6_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_8_ID_MASK_6_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_8 `UMCTL2_REG_MSK_PCFGIDMASKCH6_8_ID_MASK_6_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_8_ID_MASK_6_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8_ID_MASK_6_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_8_ID_MASK_6_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_8

`ifdef UMCTL2_PORT_CH6_8
// Register PCFGIDVALUECH6_8 
`define UMCTL2_REG_PCFGIDVALUECH6_8_ADDR `SHIFTAPBADDR( 32'h000009c4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_8_ID_VALUE_6_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_8_ID_VALUE_6_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_8_ID_VALUE_6_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_8_ID_VALUE_6_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_8 `UMCTL2_REG_MSK_PCFGIDVALUECH6_8_ID_VALUE_6_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_8_ID_VALUE_6_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8_ID_VALUE_6_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_8_ID_VALUE_6_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_8

`ifdef UMCTL2_PORT_CH7_8
// Register PCFGIDMASKCH7_8 
`define UMCTL2_REG_PCFGIDMASKCH7_8_ADDR `SHIFTAPBADDR( 32'h000009c8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_8_ID_MASK_7_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_8_ID_MASK_7_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_8_ID_MASK_7_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_8_ID_MASK_7_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_8 `UMCTL2_REG_MSK_PCFGIDMASKCH7_8_ID_MASK_7_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_8_ID_MASK_7_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8_ID_MASK_7_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_8_ID_MASK_7_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_8

`ifdef UMCTL2_PORT_CH7_8
// Register PCFGIDVALUECH7_8 
`define UMCTL2_REG_PCFGIDVALUECH7_8_ADDR `SHIFTAPBADDR( 32'h000009cc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_8_ID_VALUE_7_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_8_ID_VALUE_7_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_8_ID_VALUE_7_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_8_ID_VALUE_7_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_8 `UMCTL2_REG_MSK_PCFGIDVALUECH7_8_ID_VALUE_7_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_8_ID_VALUE_7_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8_ID_VALUE_7_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_8_ID_VALUE_7_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_8

`ifdef UMCTL2_PORT_CH8_8
// Register PCFGIDMASKCH8_8 
`define UMCTL2_REG_PCFGIDMASKCH8_8_ADDR `SHIFTAPBADDR( 32'h000009d0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_8_ID_MASK_8_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_8_ID_MASK_8_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_8_ID_MASK_8_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_8_ID_MASK_8_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_8 `UMCTL2_REG_MSK_PCFGIDMASKCH8_8_ID_MASK_8_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_8_ID_MASK_8_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8_ID_MASK_8_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_8_ID_MASK_8_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_8

`ifdef UMCTL2_PORT_CH8_8
// Register PCFGIDVALUECH8_8 
`define UMCTL2_REG_PCFGIDVALUECH8_8_ADDR `SHIFTAPBADDR( 32'h000009d4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_8_ID_VALUE_8_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_8_ID_VALUE_8_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_8_ID_VALUE_8_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_8_ID_VALUE_8_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_8 `UMCTL2_REG_MSK_PCFGIDVALUECH8_8_ID_VALUE_8_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_8_ID_VALUE_8_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8_ID_VALUE_8_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_8_ID_VALUE_8_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_8

`ifdef UMCTL2_PORT_CH9_8
// Register PCFGIDMASKCH9_8 
`define UMCTL2_REG_PCFGIDMASKCH9_8_ADDR `SHIFTAPBADDR( 32'h000009d8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_8_ID_MASK_9_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_8_ID_MASK_9_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_8_ID_MASK_9_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_8_ID_MASK_9_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_8 `UMCTL2_REG_MSK_PCFGIDMASKCH9_8_ID_MASK_9_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_8_ID_MASK_9_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8_ID_MASK_9_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_8_ID_MASK_9_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_8

`ifdef UMCTL2_PORT_CH9_8
// Register PCFGIDVALUECH9_8 
`define UMCTL2_REG_PCFGIDVALUECH9_8_ADDR `SHIFTAPBADDR( 32'h000009dc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_8_ID_VALUE_9_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_8_ID_VALUE_9_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_8_ID_VALUE_9_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_8_ID_VALUE_9_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_8 `UMCTL2_REG_MSK_PCFGIDVALUECH9_8_ID_VALUE_9_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_8_ID_VALUE_9_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8_ID_VALUE_9_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_8_ID_VALUE_9_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_8

`ifdef UMCTL2_PORT_CH10_8
// Register PCFGIDMASKCH10_8 
`define UMCTL2_REG_PCFGIDMASKCH10_8_ADDR `SHIFTAPBADDR( 32'h000009e0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_8_ID_MASK_10_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_8_ID_MASK_10_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_8_ID_MASK_10_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_8_ID_MASK_10_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_8 `UMCTL2_REG_MSK_PCFGIDMASKCH10_8_ID_MASK_10_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_8_ID_MASK_10_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8_ID_MASK_10_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_8_ID_MASK_10_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_8

`ifdef UMCTL2_PORT_CH10_8
// Register PCFGIDVALUECH10_8 
`define UMCTL2_REG_PCFGIDVALUECH10_8_ADDR `SHIFTAPBADDR( 32'h000009e4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_8_ID_VALUE_10_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_8_ID_VALUE_10_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_8_ID_VALUE_10_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_8_ID_VALUE_10_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_8 `UMCTL2_REG_MSK_PCFGIDVALUECH10_8_ID_VALUE_10_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_8_ID_VALUE_10_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8_ID_VALUE_10_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_8_ID_VALUE_10_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_8

`ifdef UMCTL2_PORT_CH11_8
// Register PCFGIDMASKCH11_8 
`define UMCTL2_REG_PCFGIDMASKCH11_8_ADDR `SHIFTAPBADDR( 32'h000009e8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_8_ID_MASK_11_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_8_ID_MASK_11_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_8_ID_MASK_11_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_8_ID_MASK_11_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_8 `UMCTL2_REG_MSK_PCFGIDMASKCH11_8_ID_MASK_11_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_8_ID_MASK_11_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8_ID_MASK_11_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_8_ID_MASK_11_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_8

`ifdef UMCTL2_PORT_CH11_8
// Register PCFGIDVALUECH11_8 
`define UMCTL2_REG_PCFGIDVALUECH11_8_ADDR `SHIFTAPBADDR( 32'h000009ec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_8_ID_VALUE_11_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_8_ID_VALUE_11_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_8_ID_VALUE_11_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_8_ID_VALUE_11_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_8 `UMCTL2_REG_MSK_PCFGIDVALUECH11_8_ID_VALUE_11_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_8_ID_VALUE_11_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8_ID_VALUE_11_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_8_ID_VALUE_11_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_8

`ifdef UMCTL2_PORT_CH12_8
// Register PCFGIDMASKCH12_8 
`define UMCTL2_REG_PCFGIDMASKCH12_8_ADDR `SHIFTAPBADDR( 32'h000009f0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_8_ID_MASK_12_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_8_ID_MASK_12_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_8_ID_MASK_12_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_8_ID_MASK_12_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_8 `UMCTL2_REG_MSK_PCFGIDMASKCH12_8_ID_MASK_12_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_8_ID_MASK_12_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8_ID_MASK_12_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_8_ID_MASK_12_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_8

`ifdef UMCTL2_PORT_CH12_8
// Register PCFGIDVALUECH12_8 
`define UMCTL2_REG_PCFGIDVALUECH12_8_ADDR `SHIFTAPBADDR( 32'h000009f4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_8_ID_VALUE_12_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_8_ID_VALUE_12_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_8_ID_VALUE_12_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_8_ID_VALUE_12_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_8 `UMCTL2_REG_MSK_PCFGIDVALUECH12_8_ID_VALUE_12_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_8_ID_VALUE_12_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8_ID_VALUE_12_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_8_ID_VALUE_12_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_8

`ifdef UMCTL2_PORT_CH13_8
// Register PCFGIDMASKCH13_8 
`define UMCTL2_REG_PCFGIDMASKCH13_8_ADDR `SHIFTAPBADDR( 32'h000009f8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_8_ID_MASK_13_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_8_ID_MASK_13_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_8_ID_MASK_13_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_8_ID_MASK_13_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_8 `UMCTL2_REG_MSK_PCFGIDMASKCH13_8_ID_MASK_13_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_8_ID_MASK_13_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8_ID_MASK_13_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_8_ID_MASK_13_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_8

`ifdef UMCTL2_PORT_CH13_8
// Register PCFGIDVALUECH13_8 
`define UMCTL2_REG_PCFGIDVALUECH13_8_ADDR `SHIFTAPBADDR( 32'h000009fc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_8_ID_VALUE_13_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_8_ID_VALUE_13_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_8_ID_VALUE_13_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_8_ID_VALUE_13_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_8 `UMCTL2_REG_MSK_PCFGIDVALUECH13_8_ID_VALUE_13_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_8_ID_VALUE_13_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8_ID_VALUE_13_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_8_ID_VALUE_13_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_8

`ifdef UMCTL2_PORT_CH14_8
// Register PCFGIDMASKCH14_8 
`define UMCTL2_REG_PCFGIDMASKCH14_8_ADDR `SHIFTAPBADDR( 32'h00000a00 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_8_ID_MASK_14_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_8_ID_MASK_14_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_8_ID_MASK_14_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_8_ID_MASK_14_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_8 `UMCTL2_REG_MSK_PCFGIDMASKCH14_8_ID_MASK_14_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_8_ID_MASK_14_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8_ID_MASK_14_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_8_ID_MASK_14_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_8

`ifdef UMCTL2_PORT_CH14_8
// Register PCFGIDVALUECH14_8 
`define UMCTL2_REG_PCFGIDVALUECH14_8_ADDR `SHIFTAPBADDR( 32'h00000a04 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_8_ID_VALUE_14_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_8_ID_VALUE_14_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_8_ID_VALUE_14_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_8_ID_VALUE_14_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_8 `UMCTL2_REG_MSK_PCFGIDVALUECH14_8_ID_VALUE_14_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_8_ID_VALUE_14_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8_ID_VALUE_14_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_8_ID_VALUE_14_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_8

`ifdef UMCTL2_PORT_CH15_8
// Register PCFGIDMASKCH15_8 
`define UMCTL2_REG_PCFGIDMASKCH15_8_ADDR `SHIFTAPBADDR( 32'h00000a08 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_8_ID_MASK_15_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_8_ID_MASK_15_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_8_ID_MASK_15_8 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_8_ID_MASK_15_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_8 `UMCTL2_REG_MSK_PCFGIDMASKCH15_8_ID_MASK_15_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_8_ID_MASK_15_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8_ID_MASK_15_8) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_8_ID_MASK_15_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_8

`ifdef UMCTL2_PORT_CH15_8
// Register PCFGIDVALUECH15_8 
`define UMCTL2_REG_PCFGIDVALUECH15_8_ADDR `SHIFTAPBADDR( 32'h00000a0c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_8_ID_VALUE_15_8 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_8_ID_VALUE_15_8 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_8_ID_VALUE_15_8 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_8_ID_VALUE_15_8 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_8 `UMCTL2_REG_MSK_PCFGIDVALUECH15_8_ID_VALUE_15_8
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_8_ID_VALUE_15_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8_ID_VALUE_15_8) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_8_ID_VALUE_15_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_8 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_8

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_8
// Register PCTRL_8 
`define UMCTL2_REG_PCTRL_8_ADDR `SHIFTAPBADDR( 32'h00000a10 )
`define UMCTL2_REG_MSK_PCTRL_8_PORT_EN_8 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_8_PORT_EN_8 1
`define UMCTL2_REG_OFFSET_PCTRL_8_PORT_EN_8 0
`define UMCTL2_REG_DFLT_PCTRL_8_PORT_EN_8 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_8 `UMCTL2_REG_MSK_PCTRL_8_PORT_EN_8
`define UMCTL2_REG_RWONLY_MSK_PCTRL_8 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_8_PORT_EN_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_8_PORT_EN_8) << `UMCTL2_REG_OFFSET_PCTRL_8_PORT_EN_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_8)) : ({^(`UMCTL2_REG_DFLT_PCTRL_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_8 1
`endif //UMCTL2_PORT_8
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_8
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_8 
`define UMCTL2_REG_PCFGQOS0_8_ADDR `SHIFTAPBADDR( 32'h00000a14 )
`define UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 0
`define UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 8
`define UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION0_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_8_RQOS_MAP_REGION0_8 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION0_8 16
`define UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION0_8 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION1_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_8_RQOS_MAP_REGION1_8 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION1_8 20
`define UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION2_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_8_RQOS_MAP_REGION2_8 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION2_8 24
`define UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION2_8 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_8 ( `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION0_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION1_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION2_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL1_8 `ifdef UMCTL2_A_USE2RAQ_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_LEVEL2_8 `endif | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION0_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION1_8 `ifdef UMCTL2_A_USE2RAQ_8 | `UMCTL2_REG_MSK_PCFGQOS0_8_RQOS_MAP_REGION2_8 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_LEVEL1_8) << `UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_LEVEL1_8) `ifdef UMCTL2_A_USE2RAQ_8 | ((`UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_LEVEL2_8) << `UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_LEVEL2_8) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION0_8) << `UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION0_8) | ((`UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION1_8) << `UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION1_8) `ifdef UMCTL2_A_USE2RAQ_8 | ((`UMCTL2_REG_DFLT_PCFGQOS0_8_RQOS_MAP_REGION2_8) << `UMCTL2_REG_OFFSET_PCFGQOS0_8_RQOS_MAP_REGION2_8) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_8)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_8 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_8

`ifdef UMCTL2_A_AXI_8
`ifdef UMCTL2_XPI_VPR_8
// Register PCFGQOS1_8 
`define UMCTL2_REG_PCFGQOS1_8_ADDR `SHIFTAPBADDR( 32'h00000a18 )
`define UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 0
`define UMCTL2_REG_DFLT_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8 16
`define UMCTL2_REG_DFLT_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_8 ( `UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 | `UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8 | `UMCTL2_REG_MSK_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8) << `UMCTL2_REG_OFFSET_PCFGQOS1_8_RQOS_MAP_TIMEOUTB_8) | ((`UMCTL2_REG_DFLT_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8) << `UMCTL2_REG_OFFSET_PCFGQOS1_8_RQOS_MAP_TIMEOUTR_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_8)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_8 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_8
`endif //UMCTL2_A_AXI_8

`ifdef UMCTL2_A_AXI_8
`ifdef UMCTL2_XPI_VPW_8
// Register PCFGWQOS0_8 
`define UMCTL2_REG_PCFGWQOS0_8_ADDR `SHIFTAPBADDR( 32'h00000a1c )
`define UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION0_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_8_WQOS_MAP_REGION0_8 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION0_8 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION0_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION1_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_8_WQOS_MAP_REGION1_8 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION1_8 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION2_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_8_WQOS_MAP_REGION2_8 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION2_8 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION2_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_8 ( `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION0_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION1_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION2_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION0_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION1_8 | `UMCTL2_REG_MSK_PCFGWQOS0_8_WQOS_MAP_REGION2_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8) << `UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_LEVEL1_8) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8) << `UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_LEVEL2_8) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION0_8) << `UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION0_8) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION1_8) << `UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION1_8) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_8_WQOS_MAP_REGION2_8) << `UMCTL2_REG_OFFSET_PCFGWQOS0_8_WQOS_MAP_REGION2_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_8)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_8 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_8
`endif //UMCTL2_A_AXI_8

`ifdef UMCTL2_A_AXI_8
`ifdef UMCTL2_XPI_VPW_8
// Register PCFGWQOS1_8 
`define UMCTL2_REG_PCFGWQOS1_8_ADDR `SHIFTAPBADDR( 32'h00000a20 )
`define UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_8 ( `UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 | `UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_8 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8 | `UMCTL2_REG_MSK_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_8 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_8 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_8 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_8 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_8 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8) << `UMCTL2_REG_OFFSET_PCFGWQOS1_8_WQOS_MAP_TIMEOUT1_8) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8) << `UMCTL2_REG_OFFSET_PCFGWQOS1_8_WQOS_MAP_TIMEOUT2_8)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_8)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_8 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_8 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_8 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_8 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_8
`endif //UMCTL2_A_AXI_8

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_9
// Register PCFGR_9 
`define UMCTL2_REG_PCFGR_9_ADDR `SHIFTAPBADDR( 32'h00000a34 )
`define UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PRIORITY_9 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_9_RD_PORT_PRIORITY_9 10
`define UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_PRIORITY_9 0
`define UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_PRIORITY_9 10'h0
`define UMCTL2_REG_MSK_PCFGR_9_READ_REORDER_BYPASS_EN_9 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_9_READ_REORDER_BYPASS_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGR_9_READ_REORDER_BYPASS_EN_9 11
`define UMCTL2_REG_DFLT_PCFGR_9_READ_REORDER_BYPASS_EN_9 1'h0
`define UMCTL2_REG_MSK_PCFGR_9_RD_PORT_AGING_EN_9 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_9_RD_PORT_AGING_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_AGING_EN_9 12
`define UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_AGING_EN_9 1'h0
`define UMCTL2_REG_MSK_PCFGR_9_RD_PORT_URGENT_EN_9 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_9_RD_PORT_URGENT_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_URGENT_EN_9 13
`define UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_URGENT_EN_9 1'h0
`define UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 14
`define UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_9_RDWR_ORDERED_EN_9 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_9_RDWR_ORDERED_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGR_9_RDWR_ORDERED_EN_9 16
`define UMCTL2_REG_DFLT_PCFGR_9_RDWR_ORDERED_EN_9 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_9 ( `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PRIORITY_9 | `UMCTL2_REG_MSK_PCFGR_9_READ_REORDER_BYPASS_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_AGING_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_URGENT_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RDWR_ORDERED_EN_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PRIORITY_9 `ifdef UMCTL2_PORT_CH0_9 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_9_READ_REORDER_BYPASS_EN_9 `endif `endif | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_AGING_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_URGENT_EN_9 | `UMCTL2_REG_MSK_PCFGR_9_RD_PORT_PAGEMATCH_EN_9 `ifdef UMCTL2_A_RDWR_ORDERED_9 `ifdef UMCTL2_A_AXI_9 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_9_RDWR_ORDERED_EN_9 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_PRIORITY_9) << `UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_PRIORITY_9) `ifdef UMCTL2_PORT_CH0_9 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_9_READ_REORDER_BYPASS_EN_9) << `UMCTL2_REG_OFFSET_PCFGR_9_READ_REORDER_BYPASS_EN_9) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_AGING_EN_9) << `UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_AGING_EN_9) | ((`UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_URGENT_EN_9) << `UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_URGENT_EN_9) | ((`UMCTL2_REG_DFLT_PCFGR_9_RD_PORT_PAGEMATCH_EN_9) << `UMCTL2_REG_OFFSET_PCFGR_9_RD_PORT_PAGEMATCH_EN_9) `ifdef UMCTL2_A_RDWR_ORDERED_9 `ifdef UMCTL2_A_AXI_9 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_9_RDWR_ORDERED_EN_9) << `UMCTL2_REG_OFFSET_PCFGR_9_RDWR_ORDERED_EN_9) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_9)) : ({^(`UMCTL2_REG_DFLT_PCFGR_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_9 17
`endif //UMCTL2_PORT_9
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_9
// Register PCFGW_9 
`define UMCTL2_REG_PCFGW_9_ADDR `SHIFTAPBADDR( 32'h00000a38 )
`define UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PRIORITY_9 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_9_WR_PORT_PRIORITY_9 10
`define UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_PRIORITY_9 0
`define UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_PRIORITY_9 10'h0
`define UMCTL2_REG_MSK_PCFGW_9_WR_PORT_AGING_EN_9 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_9_WR_PORT_AGING_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_AGING_EN_9 12
`define UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_AGING_EN_9 1'h0
`define UMCTL2_REG_MSK_PCFGW_9_WR_PORT_URGENT_EN_9 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_9_WR_PORT_URGENT_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_URGENT_EN_9 13
`define UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_URGENT_EN_9 1'h0
`define UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PAGEMATCH_EN_9 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_9_WR_PORT_PAGEMATCH_EN_9 1
`define UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_PAGEMATCH_EN_9 14
`define UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_PAGEMATCH_EN_9 1'h1
`define UMCTL2_REG_MSK_PCFGW_9 ( `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PRIORITY_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_AGING_EN_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_URGENT_EN_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PAGEMATCH_EN_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PRIORITY_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_AGING_EN_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_URGENT_EN_9 | `UMCTL2_REG_MSK_PCFGW_9_WR_PORT_PAGEMATCH_EN_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_PRIORITY_9) << `UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_PRIORITY_9) | ((`UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_AGING_EN_9) << `UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_AGING_EN_9) | ((`UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_URGENT_EN_9) << `UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_URGENT_EN_9) | ((`UMCTL2_REG_DFLT_PCFGW_9_WR_PORT_PAGEMATCH_EN_9) << `UMCTL2_REG_OFFSET_PCFGW_9_WR_PORT_PAGEMATCH_EN_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_9)) : ({^(`UMCTL2_REG_DFLT_PCFGW_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_9 15
`endif //UMCTL2_PORT_9
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_9
// Register PCFGC_9 
`define UMCTL2_REG_PCFGC_9_ADDR `SHIFTAPBADDR( 32'h00000a3c )
`define UMCTL2_REG_MSK_PCFGC_9_AHB_ENDIANNESS_9 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_9_AHB_ENDIANNESS_9 2
`define UMCTL2_REG_OFFSET_PCFGC_9_AHB_ENDIANNESS_9 0
`define UMCTL2_REG_DFLT_PCFGC_9_AHB_ENDIANNESS_9 2'h0
`define UMCTL2_REG_MSK_PCFGC_9 `UMCTL2_REG_MSK_PCFGC_9_AHB_ENDIANNESS_9
`define UMCTL2_REG_RWONLY_MSK_PCFGC_9 ( 32'h0 `ifdef UMCTL2_A_AHB_9 | `UMCTL2_REG_MSK_PCFGC_9_AHB_ENDIANNESS_9 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_9 ( 32'h0 `ifdef UMCTL2_A_AHB_9 | ((`UMCTL2_REG_DFLT_PCFGC_9_AHB_ENDIANNESS_9) << `UMCTL2_REG_OFFSET_PCFGC_9_AHB_ENDIANNESS_9) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_9)) : ({^(`UMCTL2_REG_DFLT_PCFGC_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_9 2
`endif //UMCTL2_A_AHB_9

`ifdef UMCTL2_PORT_CH0_9
// Register PCFGIDMASKCH0_9 
`define UMCTL2_REG_PCFGIDMASKCH0_9_ADDR `SHIFTAPBADDR( 32'h00000a40 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_9_ID_MASK_0_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_9_ID_MASK_0_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_9_ID_MASK_0_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_9_ID_MASK_0_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_9 `UMCTL2_REG_MSK_PCFGIDMASKCH0_9_ID_MASK_0_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_9_ID_MASK_0_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9_ID_MASK_0_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_9_ID_MASK_0_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_9

`ifdef UMCTL2_PORT_CH0_9
// Register PCFGIDVALUECH0_9 
`define UMCTL2_REG_PCFGIDVALUECH0_9_ADDR `SHIFTAPBADDR( 32'h00000a44 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_9_ID_VALUE_0_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_9_ID_VALUE_0_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_9_ID_VALUE_0_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_9_ID_VALUE_0_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_9 `UMCTL2_REG_MSK_PCFGIDVALUECH0_9_ID_VALUE_0_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_9_ID_VALUE_0_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9_ID_VALUE_0_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_9_ID_VALUE_0_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_9

`ifdef UMCTL2_PORT_CH1_9
// Register PCFGIDMASKCH1_9 
`define UMCTL2_REG_PCFGIDMASKCH1_9_ADDR `SHIFTAPBADDR( 32'h00000a48 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_9_ID_MASK_1_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_9_ID_MASK_1_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_9_ID_MASK_1_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_9_ID_MASK_1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_9 `UMCTL2_REG_MSK_PCFGIDMASKCH1_9_ID_MASK_1_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_9_ID_MASK_1_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9_ID_MASK_1_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_9_ID_MASK_1_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_9

`ifdef UMCTL2_PORT_CH1_9
// Register PCFGIDVALUECH1_9 
`define UMCTL2_REG_PCFGIDVALUECH1_9_ADDR `SHIFTAPBADDR( 32'h00000a4c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_9_ID_VALUE_1_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_9_ID_VALUE_1_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_9_ID_VALUE_1_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_9_ID_VALUE_1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_9 `UMCTL2_REG_MSK_PCFGIDVALUECH1_9_ID_VALUE_1_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_9_ID_VALUE_1_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9_ID_VALUE_1_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_9_ID_VALUE_1_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_9

`ifdef UMCTL2_PORT_CH2_9
// Register PCFGIDMASKCH2_9 
`define UMCTL2_REG_PCFGIDMASKCH2_9_ADDR `SHIFTAPBADDR( 32'h00000a50 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_9_ID_MASK_2_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_9_ID_MASK_2_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_9_ID_MASK_2_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_9_ID_MASK_2_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_9 `UMCTL2_REG_MSK_PCFGIDMASKCH2_9_ID_MASK_2_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_9_ID_MASK_2_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9_ID_MASK_2_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_9_ID_MASK_2_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_9

`ifdef UMCTL2_PORT_CH2_9
// Register PCFGIDVALUECH2_9 
`define UMCTL2_REG_PCFGIDVALUECH2_9_ADDR `SHIFTAPBADDR( 32'h00000a54 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_9_ID_VALUE_2_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_9_ID_VALUE_2_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_9_ID_VALUE_2_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_9_ID_VALUE_2_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_9 `UMCTL2_REG_MSK_PCFGIDVALUECH2_9_ID_VALUE_2_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_9_ID_VALUE_2_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9_ID_VALUE_2_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_9_ID_VALUE_2_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_9

`ifdef UMCTL2_PORT_CH3_9
// Register PCFGIDMASKCH3_9 
`define UMCTL2_REG_PCFGIDMASKCH3_9_ADDR `SHIFTAPBADDR( 32'h00000a58 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_9_ID_MASK_3_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_9_ID_MASK_3_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_9_ID_MASK_3_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_9_ID_MASK_3_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_9 `UMCTL2_REG_MSK_PCFGIDMASKCH3_9_ID_MASK_3_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_9_ID_MASK_3_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9_ID_MASK_3_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_9_ID_MASK_3_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_9

`ifdef UMCTL2_PORT_CH3_9
// Register PCFGIDVALUECH3_9 
`define UMCTL2_REG_PCFGIDVALUECH3_9_ADDR `SHIFTAPBADDR( 32'h00000a5c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_9_ID_VALUE_3_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_9_ID_VALUE_3_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_9_ID_VALUE_3_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_9_ID_VALUE_3_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_9 `UMCTL2_REG_MSK_PCFGIDVALUECH3_9_ID_VALUE_3_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_9_ID_VALUE_3_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9_ID_VALUE_3_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_9_ID_VALUE_3_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_9

`ifdef UMCTL2_PORT_CH4_9
// Register PCFGIDMASKCH4_9 
`define UMCTL2_REG_PCFGIDMASKCH4_9_ADDR `SHIFTAPBADDR( 32'h00000a60 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_9_ID_MASK_4_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_9_ID_MASK_4_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_9_ID_MASK_4_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_9_ID_MASK_4_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_9 `UMCTL2_REG_MSK_PCFGIDMASKCH4_9_ID_MASK_4_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_9_ID_MASK_4_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9_ID_MASK_4_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_9_ID_MASK_4_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_9

`ifdef UMCTL2_PORT_CH4_9
// Register PCFGIDVALUECH4_9 
`define UMCTL2_REG_PCFGIDVALUECH4_9_ADDR `SHIFTAPBADDR( 32'h00000a64 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_9_ID_VALUE_4_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_9_ID_VALUE_4_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_9_ID_VALUE_4_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_9_ID_VALUE_4_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_9 `UMCTL2_REG_MSK_PCFGIDVALUECH4_9_ID_VALUE_4_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_9_ID_VALUE_4_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9_ID_VALUE_4_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_9_ID_VALUE_4_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_9

`ifdef UMCTL2_PORT_CH5_9
// Register PCFGIDMASKCH5_9 
`define UMCTL2_REG_PCFGIDMASKCH5_9_ADDR `SHIFTAPBADDR( 32'h00000a68 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_9_ID_MASK_5_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_9_ID_MASK_5_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_9_ID_MASK_5_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_9_ID_MASK_5_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_9 `UMCTL2_REG_MSK_PCFGIDMASKCH5_9_ID_MASK_5_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_9_ID_MASK_5_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9_ID_MASK_5_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_9_ID_MASK_5_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_9

`ifdef UMCTL2_PORT_CH5_9
// Register PCFGIDVALUECH5_9 
`define UMCTL2_REG_PCFGIDVALUECH5_9_ADDR `SHIFTAPBADDR( 32'h00000a6c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_9_ID_VALUE_5_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_9_ID_VALUE_5_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_9_ID_VALUE_5_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_9_ID_VALUE_5_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_9 `UMCTL2_REG_MSK_PCFGIDVALUECH5_9_ID_VALUE_5_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_9_ID_VALUE_5_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9_ID_VALUE_5_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_9_ID_VALUE_5_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_9

`ifdef UMCTL2_PORT_CH6_9
// Register PCFGIDMASKCH6_9 
`define UMCTL2_REG_PCFGIDMASKCH6_9_ADDR `SHIFTAPBADDR( 32'h00000a70 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_9_ID_MASK_6_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_9_ID_MASK_6_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_9_ID_MASK_6_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_9_ID_MASK_6_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_9 `UMCTL2_REG_MSK_PCFGIDMASKCH6_9_ID_MASK_6_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_9_ID_MASK_6_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9_ID_MASK_6_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_9_ID_MASK_6_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_9

`ifdef UMCTL2_PORT_CH6_9
// Register PCFGIDVALUECH6_9 
`define UMCTL2_REG_PCFGIDVALUECH6_9_ADDR `SHIFTAPBADDR( 32'h00000a74 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_9_ID_VALUE_6_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_9_ID_VALUE_6_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_9_ID_VALUE_6_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_9_ID_VALUE_6_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_9 `UMCTL2_REG_MSK_PCFGIDVALUECH6_9_ID_VALUE_6_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_9_ID_VALUE_6_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9_ID_VALUE_6_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_9_ID_VALUE_6_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_9

`ifdef UMCTL2_PORT_CH7_9
// Register PCFGIDMASKCH7_9 
`define UMCTL2_REG_PCFGIDMASKCH7_9_ADDR `SHIFTAPBADDR( 32'h00000a78 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_9_ID_MASK_7_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_9_ID_MASK_7_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_9_ID_MASK_7_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_9_ID_MASK_7_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_9 `UMCTL2_REG_MSK_PCFGIDMASKCH7_9_ID_MASK_7_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_9_ID_MASK_7_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9_ID_MASK_7_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_9_ID_MASK_7_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_9

`ifdef UMCTL2_PORT_CH7_9
// Register PCFGIDVALUECH7_9 
`define UMCTL2_REG_PCFGIDVALUECH7_9_ADDR `SHIFTAPBADDR( 32'h00000a7c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_9_ID_VALUE_7_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_9_ID_VALUE_7_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_9_ID_VALUE_7_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_9_ID_VALUE_7_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_9 `UMCTL2_REG_MSK_PCFGIDVALUECH7_9_ID_VALUE_7_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_9_ID_VALUE_7_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9_ID_VALUE_7_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_9_ID_VALUE_7_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_9

`ifdef UMCTL2_PORT_CH8_9
// Register PCFGIDMASKCH8_9 
`define UMCTL2_REG_PCFGIDMASKCH8_9_ADDR `SHIFTAPBADDR( 32'h00000a80 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_9_ID_MASK_8_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_9_ID_MASK_8_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_9_ID_MASK_8_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_9_ID_MASK_8_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_9 `UMCTL2_REG_MSK_PCFGIDMASKCH8_9_ID_MASK_8_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_9_ID_MASK_8_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9_ID_MASK_8_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_9_ID_MASK_8_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_9

`ifdef UMCTL2_PORT_CH8_9
// Register PCFGIDVALUECH8_9 
`define UMCTL2_REG_PCFGIDVALUECH8_9_ADDR `SHIFTAPBADDR( 32'h00000a84 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_9_ID_VALUE_8_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_9_ID_VALUE_8_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_9_ID_VALUE_8_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_9_ID_VALUE_8_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_9 `UMCTL2_REG_MSK_PCFGIDVALUECH8_9_ID_VALUE_8_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_9_ID_VALUE_8_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9_ID_VALUE_8_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_9_ID_VALUE_8_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_9

`ifdef UMCTL2_PORT_CH9_9
// Register PCFGIDMASKCH9_9 
`define UMCTL2_REG_PCFGIDMASKCH9_9_ADDR `SHIFTAPBADDR( 32'h00000a88 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_9_ID_MASK_9_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_9_ID_MASK_9_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_9_ID_MASK_9_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_9_ID_MASK_9_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_9 `UMCTL2_REG_MSK_PCFGIDMASKCH9_9_ID_MASK_9_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_9_ID_MASK_9_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9_ID_MASK_9_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_9_ID_MASK_9_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_9

`ifdef UMCTL2_PORT_CH9_9
// Register PCFGIDVALUECH9_9 
`define UMCTL2_REG_PCFGIDVALUECH9_9_ADDR `SHIFTAPBADDR( 32'h00000a8c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_9_ID_VALUE_9_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_9_ID_VALUE_9_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_9_ID_VALUE_9_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_9_ID_VALUE_9_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_9 `UMCTL2_REG_MSK_PCFGIDVALUECH9_9_ID_VALUE_9_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_9_ID_VALUE_9_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9_ID_VALUE_9_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_9_ID_VALUE_9_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_9

`ifdef UMCTL2_PORT_CH10_9
// Register PCFGIDMASKCH10_9 
`define UMCTL2_REG_PCFGIDMASKCH10_9_ADDR `SHIFTAPBADDR( 32'h00000a90 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_9_ID_MASK_10_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_9_ID_MASK_10_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_9_ID_MASK_10_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_9_ID_MASK_10_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_9 `UMCTL2_REG_MSK_PCFGIDMASKCH10_9_ID_MASK_10_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_9_ID_MASK_10_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9_ID_MASK_10_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_9_ID_MASK_10_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_9

`ifdef UMCTL2_PORT_CH10_9
// Register PCFGIDVALUECH10_9 
`define UMCTL2_REG_PCFGIDVALUECH10_9_ADDR `SHIFTAPBADDR( 32'h00000a94 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_9_ID_VALUE_10_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_9_ID_VALUE_10_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_9_ID_VALUE_10_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_9_ID_VALUE_10_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_9 `UMCTL2_REG_MSK_PCFGIDVALUECH10_9_ID_VALUE_10_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_9_ID_VALUE_10_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9_ID_VALUE_10_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_9_ID_VALUE_10_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_9

`ifdef UMCTL2_PORT_CH11_9
// Register PCFGIDMASKCH11_9 
`define UMCTL2_REG_PCFGIDMASKCH11_9_ADDR `SHIFTAPBADDR( 32'h00000a98 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_9_ID_MASK_11_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_9_ID_MASK_11_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_9_ID_MASK_11_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_9_ID_MASK_11_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_9 `UMCTL2_REG_MSK_PCFGIDMASKCH11_9_ID_MASK_11_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_9_ID_MASK_11_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9_ID_MASK_11_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_9_ID_MASK_11_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_9

`ifdef UMCTL2_PORT_CH11_9
// Register PCFGIDVALUECH11_9 
`define UMCTL2_REG_PCFGIDVALUECH11_9_ADDR `SHIFTAPBADDR( 32'h00000a9c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_9_ID_VALUE_11_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_9_ID_VALUE_11_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_9_ID_VALUE_11_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_9_ID_VALUE_11_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_9 `UMCTL2_REG_MSK_PCFGIDVALUECH11_9_ID_VALUE_11_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_9_ID_VALUE_11_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9_ID_VALUE_11_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_9_ID_VALUE_11_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_9

`ifdef UMCTL2_PORT_CH12_9
// Register PCFGIDMASKCH12_9 
`define UMCTL2_REG_PCFGIDMASKCH12_9_ADDR `SHIFTAPBADDR( 32'h00000aa0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_9_ID_MASK_12_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_9_ID_MASK_12_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_9_ID_MASK_12_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_9_ID_MASK_12_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_9 `UMCTL2_REG_MSK_PCFGIDMASKCH12_9_ID_MASK_12_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_9_ID_MASK_12_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9_ID_MASK_12_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_9_ID_MASK_12_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_9

`ifdef UMCTL2_PORT_CH12_9
// Register PCFGIDVALUECH12_9 
`define UMCTL2_REG_PCFGIDVALUECH12_9_ADDR `SHIFTAPBADDR( 32'h00000aa4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_9_ID_VALUE_12_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_9_ID_VALUE_12_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_9_ID_VALUE_12_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_9_ID_VALUE_12_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_9 `UMCTL2_REG_MSK_PCFGIDVALUECH12_9_ID_VALUE_12_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_9_ID_VALUE_12_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9_ID_VALUE_12_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_9_ID_VALUE_12_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_9

`ifdef UMCTL2_PORT_CH13_9
// Register PCFGIDMASKCH13_9 
`define UMCTL2_REG_PCFGIDMASKCH13_9_ADDR `SHIFTAPBADDR( 32'h00000aa8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_9_ID_MASK_13_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_9_ID_MASK_13_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_9_ID_MASK_13_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_9_ID_MASK_13_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_9 `UMCTL2_REG_MSK_PCFGIDMASKCH13_9_ID_MASK_13_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_9_ID_MASK_13_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9_ID_MASK_13_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_9_ID_MASK_13_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_9

`ifdef UMCTL2_PORT_CH13_9
// Register PCFGIDVALUECH13_9 
`define UMCTL2_REG_PCFGIDVALUECH13_9_ADDR `SHIFTAPBADDR( 32'h00000aac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_9_ID_VALUE_13_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_9_ID_VALUE_13_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_9_ID_VALUE_13_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_9_ID_VALUE_13_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_9 `UMCTL2_REG_MSK_PCFGIDVALUECH13_9_ID_VALUE_13_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_9_ID_VALUE_13_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9_ID_VALUE_13_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_9_ID_VALUE_13_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_9

`ifdef UMCTL2_PORT_CH14_9
// Register PCFGIDMASKCH14_9 
`define UMCTL2_REG_PCFGIDMASKCH14_9_ADDR `SHIFTAPBADDR( 32'h00000ab0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_9_ID_MASK_14_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_9_ID_MASK_14_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_9_ID_MASK_14_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_9_ID_MASK_14_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_9 `UMCTL2_REG_MSK_PCFGIDMASKCH14_9_ID_MASK_14_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_9_ID_MASK_14_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9_ID_MASK_14_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_9_ID_MASK_14_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_9

`ifdef UMCTL2_PORT_CH14_9
// Register PCFGIDVALUECH14_9 
`define UMCTL2_REG_PCFGIDVALUECH14_9_ADDR `SHIFTAPBADDR( 32'h00000ab4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_9_ID_VALUE_14_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_9_ID_VALUE_14_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_9_ID_VALUE_14_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_9_ID_VALUE_14_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_9 `UMCTL2_REG_MSK_PCFGIDVALUECH14_9_ID_VALUE_14_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_9_ID_VALUE_14_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9_ID_VALUE_14_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_9_ID_VALUE_14_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_9

`ifdef UMCTL2_PORT_CH15_9
// Register PCFGIDMASKCH15_9 
`define UMCTL2_REG_PCFGIDMASKCH15_9_ADDR `SHIFTAPBADDR( 32'h00000ab8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_9_ID_MASK_15_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_9_ID_MASK_15_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_9_ID_MASK_15_9 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_9_ID_MASK_15_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_9 `UMCTL2_REG_MSK_PCFGIDMASKCH15_9_ID_MASK_15_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_9_ID_MASK_15_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9_ID_MASK_15_9) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_9_ID_MASK_15_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_9

`ifdef UMCTL2_PORT_CH15_9
// Register PCFGIDVALUECH15_9 
`define UMCTL2_REG_PCFGIDVALUECH15_9_ADDR `SHIFTAPBADDR( 32'h00000abc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_9_ID_VALUE_15_9 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_9_ID_VALUE_15_9 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_9_ID_VALUE_15_9 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_9_ID_VALUE_15_9 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_9 `UMCTL2_REG_MSK_PCFGIDVALUECH15_9_ID_VALUE_15_9
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_9_ID_VALUE_15_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9_ID_VALUE_15_9) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_9_ID_VALUE_15_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_9 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_9

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_9
// Register PCTRL_9 
`define UMCTL2_REG_PCTRL_9_ADDR `SHIFTAPBADDR( 32'h00000ac0 )
`define UMCTL2_REG_MSK_PCTRL_9_PORT_EN_9 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_9_PORT_EN_9 1
`define UMCTL2_REG_OFFSET_PCTRL_9_PORT_EN_9 0
`define UMCTL2_REG_DFLT_PCTRL_9_PORT_EN_9 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_9 `UMCTL2_REG_MSK_PCTRL_9_PORT_EN_9
`define UMCTL2_REG_RWONLY_MSK_PCTRL_9 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_9_PORT_EN_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_9_PORT_EN_9) << `UMCTL2_REG_OFFSET_PCTRL_9_PORT_EN_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_9)) : ({^(`UMCTL2_REG_DFLT_PCTRL_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_9 1
`endif //UMCTL2_PORT_9
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_9
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_9 
`define UMCTL2_REG_PCFGQOS0_9_ADDR `SHIFTAPBADDR( 32'h00000ac4 )
`define UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 0
`define UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 8
`define UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION0_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_9_RQOS_MAP_REGION0_9 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION0_9 16
`define UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION0_9 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION1_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_9_RQOS_MAP_REGION1_9 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION1_9 20
`define UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION2_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_9_RQOS_MAP_REGION2_9 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION2_9 24
`define UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION2_9 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_9 ( `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION0_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION1_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION2_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL1_9 `ifdef UMCTL2_A_USE2RAQ_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_LEVEL2_9 `endif | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION0_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION1_9 `ifdef UMCTL2_A_USE2RAQ_9 | `UMCTL2_REG_MSK_PCFGQOS0_9_RQOS_MAP_REGION2_9 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_LEVEL1_9) << `UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_LEVEL1_9) `ifdef UMCTL2_A_USE2RAQ_9 | ((`UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_LEVEL2_9) << `UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_LEVEL2_9) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION0_9) << `UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION0_9) | ((`UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION1_9) << `UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION1_9) `ifdef UMCTL2_A_USE2RAQ_9 | ((`UMCTL2_REG_DFLT_PCFGQOS0_9_RQOS_MAP_REGION2_9) << `UMCTL2_REG_OFFSET_PCFGQOS0_9_RQOS_MAP_REGION2_9) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_9)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_9 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_9

`ifdef UMCTL2_A_AXI_9
`ifdef UMCTL2_XPI_VPR_9
// Register PCFGQOS1_9 
`define UMCTL2_REG_PCFGQOS1_9_ADDR `SHIFTAPBADDR( 32'h00000ac8 )
`define UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 0
`define UMCTL2_REG_DFLT_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9 16
`define UMCTL2_REG_DFLT_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_9 ( `UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 | `UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9 | `UMCTL2_REG_MSK_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9) << `UMCTL2_REG_OFFSET_PCFGQOS1_9_RQOS_MAP_TIMEOUTB_9) | ((`UMCTL2_REG_DFLT_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9) << `UMCTL2_REG_OFFSET_PCFGQOS1_9_RQOS_MAP_TIMEOUTR_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_9)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_9 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_9
`endif //UMCTL2_A_AXI_9

`ifdef UMCTL2_A_AXI_9
`ifdef UMCTL2_XPI_VPW_9
// Register PCFGWQOS0_9 
`define UMCTL2_REG_PCFGWQOS0_9_ADDR `SHIFTAPBADDR( 32'h00000acc )
`define UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION0_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_9_WQOS_MAP_REGION0_9 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION0_9 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION0_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION1_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_9_WQOS_MAP_REGION1_9 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION1_9 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION2_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_9_WQOS_MAP_REGION2_9 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION2_9 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION2_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_9 ( `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION0_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION1_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION2_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION0_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION1_9 | `UMCTL2_REG_MSK_PCFGWQOS0_9_WQOS_MAP_REGION2_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9) << `UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_LEVEL1_9) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9) << `UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_LEVEL2_9) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION0_9) << `UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION0_9) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION1_9) << `UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION1_9) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_9_WQOS_MAP_REGION2_9) << `UMCTL2_REG_OFFSET_PCFGWQOS0_9_WQOS_MAP_REGION2_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_9)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_9 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_9
`endif //UMCTL2_A_AXI_9

`ifdef UMCTL2_A_AXI_9
`ifdef UMCTL2_XPI_VPW_9
// Register PCFGWQOS1_9 
`define UMCTL2_REG_PCFGWQOS1_9_ADDR `SHIFTAPBADDR( 32'h00000ad0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_9 ( `UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 | `UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_9 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9 | `UMCTL2_REG_MSK_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_9 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_9 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_9 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_9 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_9 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9) << `UMCTL2_REG_OFFSET_PCFGWQOS1_9_WQOS_MAP_TIMEOUT1_9) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9) << `UMCTL2_REG_OFFSET_PCFGWQOS1_9_WQOS_MAP_TIMEOUT2_9)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_9)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_9 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_9 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_9 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_9 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_9
`endif //UMCTL2_A_AXI_9

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_10
// Register PCFGR_10 
`define UMCTL2_REG_PCFGR_10_ADDR `SHIFTAPBADDR( 32'h00000ae4 )
`define UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PRIORITY_10 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_10_RD_PORT_PRIORITY_10 10
`define UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_PRIORITY_10 0
`define UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_PRIORITY_10 10'h0
`define UMCTL2_REG_MSK_PCFGR_10_READ_REORDER_BYPASS_EN_10 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_10_READ_REORDER_BYPASS_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGR_10_READ_REORDER_BYPASS_EN_10 11
`define UMCTL2_REG_DFLT_PCFGR_10_READ_REORDER_BYPASS_EN_10 1'h0
`define UMCTL2_REG_MSK_PCFGR_10_RD_PORT_AGING_EN_10 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_10_RD_PORT_AGING_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_AGING_EN_10 12
`define UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_AGING_EN_10 1'h0
`define UMCTL2_REG_MSK_PCFGR_10_RD_PORT_URGENT_EN_10 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_10_RD_PORT_URGENT_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_URGENT_EN_10 13
`define UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_URGENT_EN_10 1'h0
`define UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 14
`define UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_10_RDWR_ORDERED_EN_10 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_10_RDWR_ORDERED_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGR_10_RDWR_ORDERED_EN_10 16
`define UMCTL2_REG_DFLT_PCFGR_10_RDWR_ORDERED_EN_10 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_10 ( `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PRIORITY_10 | `UMCTL2_REG_MSK_PCFGR_10_READ_REORDER_BYPASS_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_AGING_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_URGENT_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RDWR_ORDERED_EN_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PRIORITY_10 `ifdef UMCTL2_PORT_CH0_10 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_10_READ_REORDER_BYPASS_EN_10 `endif `endif | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_AGING_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_URGENT_EN_10 | `UMCTL2_REG_MSK_PCFGR_10_RD_PORT_PAGEMATCH_EN_10 `ifdef UMCTL2_A_RDWR_ORDERED_10 `ifdef UMCTL2_A_AXI_10 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_10_RDWR_ORDERED_EN_10 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_PRIORITY_10) << `UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_PRIORITY_10) `ifdef UMCTL2_PORT_CH0_10 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_10_READ_REORDER_BYPASS_EN_10) << `UMCTL2_REG_OFFSET_PCFGR_10_READ_REORDER_BYPASS_EN_10) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_AGING_EN_10) << `UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_AGING_EN_10) | ((`UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_URGENT_EN_10) << `UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_URGENT_EN_10) | ((`UMCTL2_REG_DFLT_PCFGR_10_RD_PORT_PAGEMATCH_EN_10) << `UMCTL2_REG_OFFSET_PCFGR_10_RD_PORT_PAGEMATCH_EN_10) `ifdef UMCTL2_A_RDWR_ORDERED_10 `ifdef UMCTL2_A_AXI_10 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_10_RDWR_ORDERED_EN_10) << `UMCTL2_REG_OFFSET_PCFGR_10_RDWR_ORDERED_EN_10) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_10)) : ({^(`UMCTL2_REG_DFLT_PCFGR_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_10 17
`endif //UMCTL2_PORT_10
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_10
// Register PCFGW_10 
`define UMCTL2_REG_PCFGW_10_ADDR `SHIFTAPBADDR( 32'h00000ae8 )
`define UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PRIORITY_10 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_10_WR_PORT_PRIORITY_10 10
`define UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_PRIORITY_10 0
`define UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_PRIORITY_10 10'h0
`define UMCTL2_REG_MSK_PCFGW_10_WR_PORT_AGING_EN_10 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_10_WR_PORT_AGING_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_AGING_EN_10 12
`define UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_AGING_EN_10 1'h0
`define UMCTL2_REG_MSK_PCFGW_10_WR_PORT_URGENT_EN_10 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_10_WR_PORT_URGENT_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_URGENT_EN_10 13
`define UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_URGENT_EN_10 1'h0
`define UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PAGEMATCH_EN_10 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_10_WR_PORT_PAGEMATCH_EN_10 1
`define UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_PAGEMATCH_EN_10 14
`define UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_PAGEMATCH_EN_10 1'h1
`define UMCTL2_REG_MSK_PCFGW_10 ( `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PRIORITY_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_AGING_EN_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_URGENT_EN_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PAGEMATCH_EN_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PRIORITY_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_AGING_EN_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_URGENT_EN_10 | `UMCTL2_REG_MSK_PCFGW_10_WR_PORT_PAGEMATCH_EN_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_PRIORITY_10) << `UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_PRIORITY_10) | ((`UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_AGING_EN_10) << `UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_AGING_EN_10) | ((`UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_URGENT_EN_10) << `UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_URGENT_EN_10) | ((`UMCTL2_REG_DFLT_PCFGW_10_WR_PORT_PAGEMATCH_EN_10) << `UMCTL2_REG_OFFSET_PCFGW_10_WR_PORT_PAGEMATCH_EN_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_10)) : ({^(`UMCTL2_REG_DFLT_PCFGW_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_10 15
`endif //UMCTL2_PORT_10
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_10
// Register PCFGC_10 
`define UMCTL2_REG_PCFGC_10_ADDR `SHIFTAPBADDR( 32'h00000aec )
`define UMCTL2_REG_MSK_PCFGC_10_AHB_ENDIANNESS_10 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_10_AHB_ENDIANNESS_10 2
`define UMCTL2_REG_OFFSET_PCFGC_10_AHB_ENDIANNESS_10 0
`define UMCTL2_REG_DFLT_PCFGC_10_AHB_ENDIANNESS_10 2'h0
`define UMCTL2_REG_MSK_PCFGC_10 `UMCTL2_REG_MSK_PCFGC_10_AHB_ENDIANNESS_10
`define UMCTL2_REG_RWONLY_MSK_PCFGC_10 ( 32'h0 `ifdef UMCTL2_A_AHB_10 | `UMCTL2_REG_MSK_PCFGC_10_AHB_ENDIANNESS_10 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_10 ( 32'h0 `ifdef UMCTL2_A_AHB_10 | ((`UMCTL2_REG_DFLT_PCFGC_10_AHB_ENDIANNESS_10) << `UMCTL2_REG_OFFSET_PCFGC_10_AHB_ENDIANNESS_10) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_10)) : ({^(`UMCTL2_REG_DFLT_PCFGC_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_10 2
`endif //UMCTL2_A_AHB_10

`ifdef UMCTL2_PORT_CH0_10
// Register PCFGIDMASKCH0_10 
`define UMCTL2_REG_PCFGIDMASKCH0_10_ADDR `SHIFTAPBADDR( 32'h00000af0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_10_ID_MASK_0_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_10_ID_MASK_0_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_10_ID_MASK_0_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_10_ID_MASK_0_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_10 `UMCTL2_REG_MSK_PCFGIDMASKCH0_10_ID_MASK_0_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_10_ID_MASK_0_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10_ID_MASK_0_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_10_ID_MASK_0_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_10

`ifdef UMCTL2_PORT_CH0_10
// Register PCFGIDVALUECH0_10 
`define UMCTL2_REG_PCFGIDVALUECH0_10_ADDR `SHIFTAPBADDR( 32'h00000af4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_10_ID_VALUE_0_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_10_ID_VALUE_0_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_10_ID_VALUE_0_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_10_ID_VALUE_0_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_10 `UMCTL2_REG_MSK_PCFGIDVALUECH0_10_ID_VALUE_0_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_10_ID_VALUE_0_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10_ID_VALUE_0_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_10_ID_VALUE_0_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_10

`ifdef UMCTL2_PORT_CH1_10
// Register PCFGIDMASKCH1_10 
`define UMCTL2_REG_PCFGIDMASKCH1_10_ADDR `SHIFTAPBADDR( 32'h00000af8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_10_ID_MASK_1_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_10_ID_MASK_1_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_10_ID_MASK_1_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_10_ID_MASK_1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_10 `UMCTL2_REG_MSK_PCFGIDMASKCH1_10_ID_MASK_1_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_10_ID_MASK_1_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10_ID_MASK_1_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_10_ID_MASK_1_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_10

`ifdef UMCTL2_PORT_CH1_10
// Register PCFGIDVALUECH1_10 
`define UMCTL2_REG_PCFGIDVALUECH1_10_ADDR `SHIFTAPBADDR( 32'h00000afc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_10_ID_VALUE_1_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_10_ID_VALUE_1_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_10_ID_VALUE_1_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_10_ID_VALUE_1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_10 `UMCTL2_REG_MSK_PCFGIDVALUECH1_10_ID_VALUE_1_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_10_ID_VALUE_1_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10_ID_VALUE_1_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_10_ID_VALUE_1_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_10

`ifdef UMCTL2_PORT_CH2_10
// Register PCFGIDMASKCH2_10 
`define UMCTL2_REG_PCFGIDMASKCH2_10_ADDR `SHIFTAPBADDR( 32'h00000b00 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_10_ID_MASK_2_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_10_ID_MASK_2_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_10_ID_MASK_2_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_10_ID_MASK_2_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_10 `UMCTL2_REG_MSK_PCFGIDMASKCH2_10_ID_MASK_2_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_10_ID_MASK_2_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10_ID_MASK_2_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_10_ID_MASK_2_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_10

`ifdef UMCTL2_PORT_CH2_10
// Register PCFGIDVALUECH2_10 
`define UMCTL2_REG_PCFGIDVALUECH2_10_ADDR `SHIFTAPBADDR( 32'h00000b04 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_10_ID_VALUE_2_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_10_ID_VALUE_2_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_10_ID_VALUE_2_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_10_ID_VALUE_2_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_10 `UMCTL2_REG_MSK_PCFGIDVALUECH2_10_ID_VALUE_2_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_10_ID_VALUE_2_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10_ID_VALUE_2_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_10_ID_VALUE_2_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_10

`ifdef UMCTL2_PORT_CH3_10
// Register PCFGIDMASKCH3_10 
`define UMCTL2_REG_PCFGIDMASKCH3_10_ADDR `SHIFTAPBADDR( 32'h00000b08 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_10_ID_MASK_3_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_10_ID_MASK_3_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_10_ID_MASK_3_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_10_ID_MASK_3_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_10 `UMCTL2_REG_MSK_PCFGIDMASKCH3_10_ID_MASK_3_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_10_ID_MASK_3_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10_ID_MASK_3_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_10_ID_MASK_3_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_10

`ifdef UMCTL2_PORT_CH3_10
// Register PCFGIDVALUECH3_10 
`define UMCTL2_REG_PCFGIDVALUECH3_10_ADDR `SHIFTAPBADDR( 32'h00000b0c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_10_ID_VALUE_3_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_10_ID_VALUE_3_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_10_ID_VALUE_3_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_10_ID_VALUE_3_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_10 `UMCTL2_REG_MSK_PCFGIDVALUECH3_10_ID_VALUE_3_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_10_ID_VALUE_3_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10_ID_VALUE_3_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_10_ID_VALUE_3_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_10

`ifdef UMCTL2_PORT_CH4_10
// Register PCFGIDMASKCH4_10 
`define UMCTL2_REG_PCFGIDMASKCH4_10_ADDR `SHIFTAPBADDR( 32'h00000b10 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_10_ID_MASK_4_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_10_ID_MASK_4_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_10_ID_MASK_4_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_10_ID_MASK_4_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_10 `UMCTL2_REG_MSK_PCFGIDMASKCH4_10_ID_MASK_4_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_10_ID_MASK_4_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10_ID_MASK_4_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_10_ID_MASK_4_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_10

`ifdef UMCTL2_PORT_CH4_10
// Register PCFGIDVALUECH4_10 
`define UMCTL2_REG_PCFGIDVALUECH4_10_ADDR `SHIFTAPBADDR( 32'h00000b14 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_10_ID_VALUE_4_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_10_ID_VALUE_4_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_10_ID_VALUE_4_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_10_ID_VALUE_4_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_10 `UMCTL2_REG_MSK_PCFGIDVALUECH4_10_ID_VALUE_4_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_10_ID_VALUE_4_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10_ID_VALUE_4_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_10_ID_VALUE_4_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_10

`ifdef UMCTL2_PORT_CH5_10
// Register PCFGIDMASKCH5_10 
`define UMCTL2_REG_PCFGIDMASKCH5_10_ADDR `SHIFTAPBADDR( 32'h00000b18 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_10_ID_MASK_5_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_10_ID_MASK_5_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_10_ID_MASK_5_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_10_ID_MASK_5_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_10 `UMCTL2_REG_MSK_PCFGIDMASKCH5_10_ID_MASK_5_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_10_ID_MASK_5_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10_ID_MASK_5_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_10_ID_MASK_5_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_10

`ifdef UMCTL2_PORT_CH5_10
// Register PCFGIDVALUECH5_10 
`define UMCTL2_REG_PCFGIDVALUECH5_10_ADDR `SHIFTAPBADDR( 32'h00000b1c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_10_ID_VALUE_5_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_10_ID_VALUE_5_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_10_ID_VALUE_5_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_10_ID_VALUE_5_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_10 `UMCTL2_REG_MSK_PCFGIDVALUECH5_10_ID_VALUE_5_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_10_ID_VALUE_5_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10_ID_VALUE_5_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_10_ID_VALUE_5_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_10

`ifdef UMCTL2_PORT_CH6_10
// Register PCFGIDMASKCH6_10 
`define UMCTL2_REG_PCFGIDMASKCH6_10_ADDR `SHIFTAPBADDR( 32'h00000b20 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_10_ID_MASK_6_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_10_ID_MASK_6_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_10_ID_MASK_6_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_10_ID_MASK_6_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_10 `UMCTL2_REG_MSK_PCFGIDMASKCH6_10_ID_MASK_6_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_10_ID_MASK_6_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10_ID_MASK_6_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_10_ID_MASK_6_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_10

`ifdef UMCTL2_PORT_CH6_10
// Register PCFGIDVALUECH6_10 
`define UMCTL2_REG_PCFGIDVALUECH6_10_ADDR `SHIFTAPBADDR( 32'h00000b24 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_10_ID_VALUE_6_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_10_ID_VALUE_6_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_10_ID_VALUE_6_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_10_ID_VALUE_6_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_10 `UMCTL2_REG_MSK_PCFGIDVALUECH6_10_ID_VALUE_6_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_10_ID_VALUE_6_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10_ID_VALUE_6_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_10_ID_VALUE_6_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_10

`ifdef UMCTL2_PORT_CH7_10
// Register PCFGIDMASKCH7_10 
`define UMCTL2_REG_PCFGIDMASKCH7_10_ADDR `SHIFTAPBADDR( 32'h00000b28 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_10_ID_MASK_7_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_10_ID_MASK_7_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_10_ID_MASK_7_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_10_ID_MASK_7_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_10 `UMCTL2_REG_MSK_PCFGIDMASKCH7_10_ID_MASK_7_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_10_ID_MASK_7_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10_ID_MASK_7_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_10_ID_MASK_7_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_10

`ifdef UMCTL2_PORT_CH7_10
// Register PCFGIDVALUECH7_10 
`define UMCTL2_REG_PCFGIDVALUECH7_10_ADDR `SHIFTAPBADDR( 32'h00000b2c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_10_ID_VALUE_7_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_10_ID_VALUE_7_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_10_ID_VALUE_7_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_10_ID_VALUE_7_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_10 `UMCTL2_REG_MSK_PCFGIDVALUECH7_10_ID_VALUE_7_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_10_ID_VALUE_7_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10_ID_VALUE_7_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_10_ID_VALUE_7_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_10

`ifdef UMCTL2_PORT_CH8_10
// Register PCFGIDMASKCH8_10 
`define UMCTL2_REG_PCFGIDMASKCH8_10_ADDR `SHIFTAPBADDR( 32'h00000b30 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_10_ID_MASK_8_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_10_ID_MASK_8_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_10_ID_MASK_8_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_10_ID_MASK_8_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_10 `UMCTL2_REG_MSK_PCFGIDMASKCH8_10_ID_MASK_8_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_10_ID_MASK_8_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10_ID_MASK_8_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_10_ID_MASK_8_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_10

`ifdef UMCTL2_PORT_CH8_10
// Register PCFGIDVALUECH8_10 
`define UMCTL2_REG_PCFGIDVALUECH8_10_ADDR `SHIFTAPBADDR( 32'h00000b34 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_10_ID_VALUE_8_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_10_ID_VALUE_8_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_10_ID_VALUE_8_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_10_ID_VALUE_8_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_10 `UMCTL2_REG_MSK_PCFGIDVALUECH8_10_ID_VALUE_8_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_10_ID_VALUE_8_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10_ID_VALUE_8_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_10_ID_VALUE_8_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_10

`ifdef UMCTL2_PORT_CH9_10
// Register PCFGIDMASKCH9_10 
`define UMCTL2_REG_PCFGIDMASKCH9_10_ADDR `SHIFTAPBADDR( 32'h00000b38 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_10_ID_MASK_9_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_10_ID_MASK_9_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_10_ID_MASK_9_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_10_ID_MASK_9_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_10 `UMCTL2_REG_MSK_PCFGIDMASKCH9_10_ID_MASK_9_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_10_ID_MASK_9_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10_ID_MASK_9_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_10_ID_MASK_9_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_10

`ifdef UMCTL2_PORT_CH9_10
// Register PCFGIDVALUECH9_10 
`define UMCTL2_REG_PCFGIDVALUECH9_10_ADDR `SHIFTAPBADDR( 32'h00000b3c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_10_ID_VALUE_9_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_10_ID_VALUE_9_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_10_ID_VALUE_9_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_10_ID_VALUE_9_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_10 `UMCTL2_REG_MSK_PCFGIDVALUECH9_10_ID_VALUE_9_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_10_ID_VALUE_9_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10_ID_VALUE_9_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_10_ID_VALUE_9_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_10

`ifdef UMCTL2_PORT_CH10_10
// Register PCFGIDMASKCH10_10 
`define UMCTL2_REG_PCFGIDMASKCH10_10_ADDR `SHIFTAPBADDR( 32'h00000b40 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_10_ID_MASK_10_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_10_ID_MASK_10_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_10_ID_MASK_10_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_10_ID_MASK_10_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_10 `UMCTL2_REG_MSK_PCFGIDMASKCH10_10_ID_MASK_10_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_10_ID_MASK_10_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10_ID_MASK_10_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_10_ID_MASK_10_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_10

`ifdef UMCTL2_PORT_CH10_10
// Register PCFGIDVALUECH10_10 
`define UMCTL2_REG_PCFGIDVALUECH10_10_ADDR `SHIFTAPBADDR( 32'h00000b44 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_10_ID_VALUE_10_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_10_ID_VALUE_10_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_10_ID_VALUE_10_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_10_ID_VALUE_10_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_10 `UMCTL2_REG_MSK_PCFGIDVALUECH10_10_ID_VALUE_10_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_10_ID_VALUE_10_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10_ID_VALUE_10_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_10_ID_VALUE_10_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_10

`ifdef UMCTL2_PORT_CH11_10
// Register PCFGIDMASKCH11_10 
`define UMCTL2_REG_PCFGIDMASKCH11_10_ADDR `SHIFTAPBADDR( 32'h00000b48 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_10_ID_MASK_11_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_10_ID_MASK_11_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_10_ID_MASK_11_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_10_ID_MASK_11_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_10 `UMCTL2_REG_MSK_PCFGIDMASKCH11_10_ID_MASK_11_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_10_ID_MASK_11_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10_ID_MASK_11_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_10_ID_MASK_11_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_10

`ifdef UMCTL2_PORT_CH11_10
// Register PCFGIDVALUECH11_10 
`define UMCTL2_REG_PCFGIDVALUECH11_10_ADDR `SHIFTAPBADDR( 32'h00000b4c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_10_ID_VALUE_11_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_10_ID_VALUE_11_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_10_ID_VALUE_11_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_10_ID_VALUE_11_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_10 `UMCTL2_REG_MSK_PCFGIDVALUECH11_10_ID_VALUE_11_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_10_ID_VALUE_11_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10_ID_VALUE_11_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_10_ID_VALUE_11_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_10

`ifdef UMCTL2_PORT_CH12_10
// Register PCFGIDMASKCH12_10 
`define UMCTL2_REG_PCFGIDMASKCH12_10_ADDR `SHIFTAPBADDR( 32'h00000b50 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_10_ID_MASK_12_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_10_ID_MASK_12_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_10_ID_MASK_12_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_10_ID_MASK_12_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_10 `UMCTL2_REG_MSK_PCFGIDMASKCH12_10_ID_MASK_12_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_10_ID_MASK_12_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10_ID_MASK_12_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_10_ID_MASK_12_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_10

`ifdef UMCTL2_PORT_CH12_10
// Register PCFGIDVALUECH12_10 
`define UMCTL2_REG_PCFGIDVALUECH12_10_ADDR `SHIFTAPBADDR( 32'h00000b54 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_10_ID_VALUE_12_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_10_ID_VALUE_12_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_10_ID_VALUE_12_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_10_ID_VALUE_12_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_10 `UMCTL2_REG_MSK_PCFGIDVALUECH12_10_ID_VALUE_12_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_10_ID_VALUE_12_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10_ID_VALUE_12_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_10_ID_VALUE_12_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_10

`ifdef UMCTL2_PORT_CH13_10
// Register PCFGIDMASKCH13_10 
`define UMCTL2_REG_PCFGIDMASKCH13_10_ADDR `SHIFTAPBADDR( 32'h00000b58 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_10_ID_MASK_13_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_10_ID_MASK_13_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_10_ID_MASK_13_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_10_ID_MASK_13_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_10 `UMCTL2_REG_MSK_PCFGIDMASKCH13_10_ID_MASK_13_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_10_ID_MASK_13_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10_ID_MASK_13_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_10_ID_MASK_13_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_10

`ifdef UMCTL2_PORT_CH13_10
// Register PCFGIDVALUECH13_10 
`define UMCTL2_REG_PCFGIDVALUECH13_10_ADDR `SHIFTAPBADDR( 32'h00000b5c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_10_ID_VALUE_13_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_10_ID_VALUE_13_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_10_ID_VALUE_13_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_10_ID_VALUE_13_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_10 `UMCTL2_REG_MSK_PCFGIDVALUECH13_10_ID_VALUE_13_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_10_ID_VALUE_13_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10_ID_VALUE_13_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_10_ID_VALUE_13_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_10

`ifdef UMCTL2_PORT_CH14_10
// Register PCFGIDMASKCH14_10 
`define UMCTL2_REG_PCFGIDMASKCH14_10_ADDR `SHIFTAPBADDR( 32'h00000b60 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_10_ID_MASK_14_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_10_ID_MASK_14_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_10_ID_MASK_14_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_10_ID_MASK_14_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_10 `UMCTL2_REG_MSK_PCFGIDMASKCH14_10_ID_MASK_14_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_10_ID_MASK_14_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10_ID_MASK_14_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_10_ID_MASK_14_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_10

`ifdef UMCTL2_PORT_CH14_10
// Register PCFGIDVALUECH14_10 
`define UMCTL2_REG_PCFGIDVALUECH14_10_ADDR `SHIFTAPBADDR( 32'h00000b64 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_10_ID_VALUE_14_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_10_ID_VALUE_14_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_10_ID_VALUE_14_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_10_ID_VALUE_14_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_10 `UMCTL2_REG_MSK_PCFGIDVALUECH14_10_ID_VALUE_14_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_10_ID_VALUE_14_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10_ID_VALUE_14_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_10_ID_VALUE_14_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_10

`ifdef UMCTL2_PORT_CH15_10
// Register PCFGIDMASKCH15_10 
`define UMCTL2_REG_PCFGIDMASKCH15_10_ADDR `SHIFTAPBADDR( 32'h00000b68 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_10_ID_MASK_15_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_10_ID_MASK_15_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_10_ID_MASK_15_10 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_10_ID_MASK_15_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_10 `UMCTL2_REG_MSK_PCFGIDMASKCH15_10_ID_MASK_15_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_10_ID_MASK_15_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10_ID_MASK_15_10) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_10_ID_MASK_15_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_10

`ifdef UMCTL2_PORT_CH15_10
// Register PCFGIDVALUECH15_10 
`define UMCTL2_REG_PCFGIDVALUECH15_10_ADDR `SHIFTAPBADDR( 32'h00000b6c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_10_ID_VALUE_15_10 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_10_ID_VALUE_15_10 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_10_ID_VALUE_15_10 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_10_ID_VALUE_15_10 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_10 `UMCTL2_REG_MSK_PCFGIDVALUECH15_10_ID_VALUE_15_10
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_10_ID_VALUE_15_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10_ID_VALUE_15_10) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_10_ID_VALUE_15_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_10 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_10

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_10
// Register PCTRL_10 
`define UMCTL2_REG_PCTRL_10_ADDR `SHIFTAPBADDR( 32'h00000b70 )
`define UMCTL2_REG_MSK_PCTRL_10_PORT_EN_10 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_10_PORT_EN_10 1
`define UMCTL2_REG_OFFSET_PCTRL_10_PORT_EN_10 0
`define UMCTL2_REG_DFLT_PCTRL_10_PORT_EN_10 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_10 `UMCTL2_REG_MSK_PCTRL_10_PORT_EN_10
`define UMCTL2_REG_RWONLY_MSK_PCTRL_10 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_10_PORT_EN_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_10_PORT_EN_10) << `UMCTL2_REG_OFFSET_PCTRL_10_PORT_EN_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_10)) : ({^(`UMCTL2_REG_DFLT_PCTRL_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_10 1
`endif //UMCTL2_PORT_10
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_10
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_10 
`define UMCTL2_REG_PCFGQOS0_10_ADDR `SHIFTAPBADDR( 32'h00000b74 )
`define UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 0
`define UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 8
`define UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION0_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_10_RQOS_MAP_REGION0_10 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION0_10 16
`define UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION0_10 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION1_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_10_RQOS_MAP_REGION1_10 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION1_10 20
`define UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION2_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_10_RQOS_MAP_REGION2_10 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION2_10 24
`define UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION2_10 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_10 ( `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION0_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION1_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION2_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL1_10 `ifdef UMCTL2_A_USE2RAQ_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_LEVEL2_10 `endif | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION0_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION1_10 `ifdef UMCTL2_A_USE2RAQ_10 | `UMCTL2_REG_MSK_PCFGQOS0_10_RQOS_MAP_REGION2_10 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_LEVEL1_10) << `UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_LEVEL1_10) `ifdef UMCTL2_A_USE2RAQ_10 | ((`UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_LEVEL2_10) << `UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_LEVEL2_10) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION0_10) << `UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION0_10) | ((`UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION1_10) << `UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION1_10) `ifdef UMCTL2_A_USE2RAQ_10 | ((`UMCTL2_REG_DFLT_PCFGQOS0_10_RQOS_MAP_REGION2_10) << `UMCTL2_REG_OFFSET_PCFGQOS0_10_RQOS_MAP_REGION2_10) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_10)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_10 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_10

`ifdef UMCTL2_A_AXI_10
`ifdef UMCTL2_XPI_VPR_10
// Register PCFGQOS1_10 
`define UMCTL2_REG_PCFGQOS1_10_ADDR `SHIFTAPBADDR( 32'h00000b78 )
`define UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 0
`define UMCTL2_REG_DFLT_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10 16
`define UMCTL2_REG_DFLT_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_10 ( `UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 | `UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10 | `UMCTL2_REG_MSK_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10) << `UMCTL2_REG_OFFSET_PCFGQOS1_10_RQOS_MAP_TIMEOUTB_10) | ((`UMCTL2_REG_DFLT_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10) << `UMCTL2_REG_OFFSET_PCFGQOS1_10_RQOS_MAP_TIMEOUTR_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_10)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_10 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_10
`endif //UMCTL2_A_AXI_10

`ifdef UMCTL2_A_AXI_10
`ifdef UMCTL2_XPI_VPW_10
// Register PCFGWQOS0_10 
`define UMCTL2_REG_PCFGWQOS0_10_ADDR `SHIFTAPBADDR( 32'h00000b7c )
`define UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION0_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_10_WQOS_MAP_REGION0_10 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION0_10 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION0_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION1_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_10_WQOS_MAP_REGION1_10 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION1_10 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION2_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_10_WQOS_MAP_REGION2_10 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION2_10 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION2_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_10 ( `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION0_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION1_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION2_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION0_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION1_10 | `UMCTL2_REG_MSK_PCFGWQOS0_10_WQOS_MAP_REGION2_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10) << `UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_LEVEL1_10) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10) << `UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_LEVEL2_10) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION0_10) << `UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION0_10) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION1_10) << `UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION1_10) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_10_WQOS_MAP_REGION2_10) << `UMCTL2_REG_OFFSET_PCFGWQOS0_10_WQOS_MAP_REGION2_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_10)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_10 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_10
`endif //UMCTL2_A_AXI_10

`ifdef UMCTL2_A_AXI_10
`ifdef UMCTL2_XPI_VPW_10
// Register PCFGWQOS1_10 
`define UMCTL2_REG_PCFGWQOS1_10_ADDR `SHIFTAPBADDR( 32'h00000b80 )
`define UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_10 ( `UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 | `UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_10 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10 | `UMCTL2_REG_MSK_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_10 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_10 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_10 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_10 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_10 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10) << `UMCTL2_REG_OFFSET_PCFGWQOS1_10_WQOS_MAP_TIMEOUT1_10) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10) << `UMCTL2_REG_OFFSET_PCFGWQOS1_10_WQOS_MAP_TIMEOUT2_10)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_10)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_10 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_10 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_10 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_10 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_10
`endif //UMCTL2_A_AXI_10

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_11
// Register PCFGR_11 
`define UMCTL2_REG_PCFGR_11_ADDR `SHIFTAPBADDR( 32'h00000b94 )
`define UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PRIORITY_11 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_11_RD_PORT_PRIORITY_11 10
`define UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_PRIORITY_11 0
`define UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_PRIORITY_11 10'h0
`define UMCTL2_REG_MSK_PCFGR_11_READ_REORDER_BYPASS_EN_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_11_READ_REORDER_BYPASS_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGR_11_READ_REORDER_BYPASS_EN_11 11
`define UMCTL2_REG_DFLT_PCFGR_11_READ_REORDER_BYPASS_EN_11 1'h0
`define UMCTL2_REG_MSK_PCFGR_11_RD_PORT_AGING_EN_11 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_11_RD_PORT_AGING_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_AGING_EN_11 12
`define UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_AGING_EN_11 1'h0
`define UMCTL2_REG_MSK_PCFGR_11_RD_PORT_URGENT_EN_11 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_11_RD_PORT_URGENT_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_URGENT_EN_11 13
`define UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_URGENT_EN_11 1'h0
`define UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 14
`define UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_11_RDWR_ORDERED_EN_11 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_11_RDWR_ORDERED_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGR_11_RDWR_ORDERED_EN_11 16
`define UMCTL2_REG_DFLT_PCFGR_11_RDWR_ORDERED_EN_11 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_11 ( `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PRIORITY_11 | `UMCTL2_REG_MSK_PCFGR_11_READ_REORDER_BYPASS_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_AGING_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_URGENT_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RDWR_ORDERED_EN_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PRIORITY_11 `ifdef UMCTL2_PORT_CH0_11 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_11_READ_REORDER_BYPASS_EN_11 `endif `endif | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_AGING_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_URGENT_EN_11 | `UMCTL2_REG_MSK_PCFGR_11_RD_PORT_PAGEMATCH_EN_11 `ifdef UMCTL2_A_RDWR_ORDERED_11 `ifdef UMCTL2_A_AXI_11 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_11_RDWR_ORDERED_EN_11 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_PRIORITY_11) << `UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_PRIORITY_11) `ifdef UMCTL2_PORT_CH0_11 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_11_READ_REORDER_BYPASS_EN_11) << `UMCTL2_REG_OFFSET_PCFGR_11_READ_REORDER_BYPASS_EN_11) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_AGING_EN_11) << `UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_AGING_EN_11) | ((`UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_URGENT_EN_11) << `UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_URGENT_EN_11) | ((`UMCTL2_REG_DFLT_PCFGR_11_RD_PORT_PAGEMATCH_EN_11) << `UMCTL2_REG_OFFSET_PCFGR_11_RD_PORT_PAGEMATCH_EN_11) `ifdef UMCTL2_A_RDWR_ORDERED_11 `ifdef UMCTL2_A_AXI_11 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_11_RDWR_ORDERED_EN_11) << `UMCTL2_REG_OFFSET_PCFGR_11_RDWR_ORDERED_EN_11) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_11)) : ({^(`UMCTL2_REG_DFLT_PCFGR_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_11 17
`endif //UMCTL2_PORT_11
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_11
// Register PCFGW_11 
`define UMCTL2_REG_PCFGW_11_ADDR `SHIFTAPBADDR( 32'h00000b98 )
`define UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PRIORITY_11 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_11_WR_PORT_PRIORITY_11 10
`define UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_PRIORITY_11 0
`define UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_PRIORITY_11 10'h0
`define UMCTL2_REG_MSK_PCFGW_11_WR_PORT_AGING_EN_11 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_11_WR_PORT_AGING_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_AGING_EN_11 12
`define UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_AGING_EN_11 1'h0
`define UMCTL2_REG_MSK_PCFGW_11_WR_PORT_URGENT_EN_11 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_11_WR_PORT_URGENT_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_URGENT_EN_11 13
`define UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_URGENT_EN_11 1'h0
`define UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PAGEMATCH_EN_11 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_11_WR_PORT_PAGEMATCH_EN_11 1
`define UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_PAGEMATCH_EN_11 14
`define UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_PAGEMATCH_EN_11 1'h1
`define UMCTL2_REG_MSK_PCFGW_11 ( `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PRIORITY_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_AGING_EN_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_URGENT_EN_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PAGEMATCH_EN_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PRIORITY_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_AGING_EN_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_URGENT_EN_11 | `UMCTL2_REG_MSK_PCFGW_11_WR_PORT_PAGEMATCH_EN_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_PRIORITY_11) << `UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_PRIORITY_11) | ((`UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_AGING_EN_11) << `UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_AGING_EN_11) | ((`UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_URGENT_EN_11) << `UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_URGENT_EN_11) | ((`UMCTL2_REG_DFLT_PCFGW_11_WR_PORT_PAGEMATCH_EN_11) << `UMCTL2_REG_OFFSET_PCFGW_11_WR_PORT_PAGEMATCH_EN_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_11)) : ({^(`UMCTL2_REG_DFLT_PCFGW_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_11 15
`endif //UMCTL2_PORT_11
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_11
// Register PCFGC_11 
`define UMCTL2_REG_PCFGC_11_ADDR `SHIFTAPBADDR( 32'h00000b9c )
`define UMCTL2_REG_MSK_PCFGC_11_AHB_ENDIANNESS_11 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_11_AHB_ENDIANNESS_11 2
`define UMCTL2_REG_OFFSET_PCFGC_11_AHB_ENDIANNESS_11 0
`define UMCTL2_REG_DFLT_PCFGC_11_AHB_ENDIANNESS_11 2'h0
`define UMCTL2_REG_MSK_PCFGC_11 `UMCTL2_REG_MSK_PCFGC_11_AHB_ENDIANNESS_11
`define UMCTL2_REG_RWONLY_MSK_PCFGC_11 ( 32'h0 `ifdef UMCTL2_A_AHB_11 | `UMCTL2_REG_MSK_PCFGC_11_AHB_ENDIANNESS_11 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_11 ( 32'h0 `ifdef UMCTL2_A_AHB_11 | ((`UMCTL2_REG_DFLT_PCFGC_11_AHB_ENDIANNESS_11) << `UMCTL2_REG_OFFSET_PCFGC_11_AHB_ENDIANNESS_11) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_11)) : ({^(`UMCTL2_REG_DFLT_PCFGC_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_11 2
`endif //UMCTL2_A_AHB_11

`ifdef UMCTL2_PORT_CH0_11
// Register PCFGIDMASKCH0_11 
`define UMCTL2_REG_PCFGIDMASKCH0_11_ADDR `SHIFTAPBADDR( 32'h00000ba0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_11_ID_MASK_0_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_11_ID_MASK_0_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_11_ID_MASK_0_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_11_ID_MASK_0_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_11 `UMCTL2_REG_MSK_PCFGIDMASKCH0_11_ID_MASK_0_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_11_ID_MASK_0_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11_ID_MASK_0_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_11_ID_MASK_0_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_11

`ifdef UMCTL2_PORT_CH0_11
// Register PCFGIDVALUECH0_11 
`define UMCTL2_REG_PCFGIDVALUECH0_11_ADDR `SHIFTAPBADDR( 32'h00000ba4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_11_ID_VALUE_0_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_11_ID_VALUE_0_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_11_ID_VALUE_0_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_11_ID_VALUE_0_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_11 `UMCTL2_REG_MSK_PCFGIDVALUECH0_11_ID_VALUE_0_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_11_ID_VALUE_0_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11_ID_VALUE_0_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_11_ID_VALUE_0_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_11

`ifdef UMCTL2_PORT_CH1_11
// Register PCFGIDMASKCH1_11 
`define UMCTL2_REG_PCFGIDMASKCH1_11_ADDR `SHIFTAPBADDR( 32'h00000ba8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_11_ID_MASK_1_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_11_ID_MASK_1_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_11_ID_MASK_1_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_11_ID_MASK_1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_11 `UMCTL2_REG_MSK_PCFGIDMASKCH1_11_ID_MASK_1_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_11_ID_MASK_1_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11_ID_MASK_1_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_11_ID_MASK_1_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_11

`ifdef UMCTL2_PORT_CH1_11
// Register PCFGIDVALUECH1_11 
`define UMCTL2_REG_PCFGIDVALUECH1_11_ADDR `SHIFTAPBADDR( 32'h00000bac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_11_ID_VALUE_1_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_11_ID_VALUE_1_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_11_ID_VALUE_1_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_11_ID_VALUE_1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_11 `UMCTL2_REG_MSK_PCFGIDVALUECH1_11_ID_VALUE_1_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_11_ID_VALUE_1_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11_ID_VALUE_1_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_11_ID_VALUE_1_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_11

`ifdef UMCTL2_PORT_CH2_11
// Register PCFGIDMASKCH2_11 
`define UMCTL2_REG_PCFGIDMASKCH2_11_ADDR `SHIFTAPBADDR( 32'h00000bb0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_11_ID_MASK_2_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_11_ID_MASK_2_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_11_ID_MASK_2_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_11_ID_MASK_2_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_11 `UMCTL2_REG_MSK_PCFGIDMASKCH2_11_ID_MASK_2_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_11_ID_MASK_2_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11_ID_MASK_2_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_11_ID_MASK_2_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_11

`ifdef UMCTL2_PORT_CH2_11
// Register PCFGIDVALUECH2_11 
`define UMCTL2_REG_PCFGIDVALUECH2_11_ADDR `SHIFTAPBADDR( 32'h00000bb4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_11_ID_VALUE_2_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_11_ID_VALUE_2_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_11_ID_VALUE_2_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_11_ID_VALUE_2_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_11 `UMCTL2_REG_MSK_PCFGIDVALUECH2_11_ID_VALUE_2_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_11_ID_VALUE_2_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11_ID_VALUE_2_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_11_ID_VALUE_2_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_11

`ifdef UMCTL2_PORT_CH3_11
// Register PCFGIDMASKCH3_11 
`define UMCTL2_REG_PCFGIDMASKCH3_11_ADDR `SHIFTAPBADDR( 32'h00000bb8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_11_ID_MASK_3_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_11_ID_MASK_3_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_11_ID_MASK_3_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_11_ID_MASK_3_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_11 `UMCTL2_REG_MSK_PCFGIDMASKCH3_11_ID_MASK_3_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_11_ID_MASK_3_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11_ID_MASK_3_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_11_ID_MASK_3_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_11

`ifdef UMCTL2_PORT_CH3_11
// Register PCFGIDVALUECH3_11 
`define UMCTL2_REG_PCFGIDVALUECH3_11_ADDR `SHIFTAPBADDR( 32'h00000bbc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_11_ID_VALUE_3_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_11_ID_VALUE_3_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_11_ID_VALUE_3_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_11_ID_VALUE_3_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_11 `UMCTL2_REG_MSK_PCFGIDVALUECH3_11_ID_VALUE_3_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_11_ID_VALUE_3_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11_ID_VALUE_3_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_11_ID_VALUE_3_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_11

`ifdef UMCTL2_PORT_CH4_11
// Register PCFGIDMASKCH4_11 
`define UMCTL2_REG_PCFGIDMASKCH4_11_ADDR `SHIFTAPBADDR( 32'h00000bc0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_11_ID_MASK_4_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_11_ID_MASK_4_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_11_ID_MASK_4_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_11_ID_MASK_4_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_11 `UMCTL2_REG_MSK_PCFGIDMASKCH4_11_ID_MASK_4_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_11_ID_MASK_4_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11_ID_MASK_4_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_11_ID_MASK_4_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_11

`ifdef UMCTL2_PORT_CH4_11
// Register PCFGIDVALUECH4_11 
`define UMCTL2_REG_PCFGIDVALUECH4_11_ADDR `SHIFTAPBADDR( 32'h00000bc4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_11_ID_VALUE_4_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_11_ID_VALUE_4_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_11_ID_VALUE_4_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_11_ID_VALUE_4_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_11 `UMCTL2_REG_MSK_PCFGIDVALUECH4_11_ID_VALUE_4_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_11_ID_VALUE_4_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11_ID_VALUE_4_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_11_ID_VALUE_4_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_11

`ifdef UMCTL2_PORT_CH5_11
// Register PCFGIDMASKCH5_11 
`define UMCTL2_REG_PCFGIDMASKCH5_11_ADDR `SHIFTAPBADDR( 32'h00000bc8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_11_ID_MASK_5_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_11_ID_MASK_5_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_11_ID_MASK_5_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_11_ID_MASK_5_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_11 `UMCTL2_REG_MSK_PCFGIDMASKCH5_11_ID_MASK_5_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_11_ID_MASK_5_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11_ID_MASK_5_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_11_ID_MASK_5_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_11

`ifdef UMCTL2_PORT_CH5_11
// Register PCFGIDVALUECH5_11 
`define UMCTL2_REG_PCFGIDVALUECH5_11_ADDR `SHIFTAPBADDR( 32'h00000bcc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_11_ID_VALUE_5_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_11_ID_VALUE_5_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_11_ID_VALUE_5_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_11_ID_VALUE_5_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_11 `UMCTL2_REG_MSK_PCFGIDVALUECH5_11_ID_VALUE_5_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_11_ID_VALUE_5_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11_ID_VALUE_5_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_11_ID_VALUE_5_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_11

`ifdef UMCTL2_PORT_CH6_11
// Register PCFGIDMASKCH6_11 
`define UMCTL2_REG_PCFGIDMASKCH6_11_ADDR `SHIFTAPBADDR( 32'h00000bd0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_11_ID_MASK_6_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_11_ID_MASK_6_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_11_ID_MASK_6_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_11_ID_MASK_6_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_11 `UMCTL2_REG_MSK_PCFGIDMASKCH6_11_ID_MASK_6_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_11_ID_MASK_6_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11_ID_MASK_6_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_11_ID_MASK_6_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_11

`ifdef UMCTL2_PORT_CH6_11
// Register PCFGIDVALUECH6_11 
`define UMCTL2_REG_PCFGIDVALUECH6_11_ADDR `SHIFTAPBADDR( 32'h00000bd4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_11_ID_VALUE_6_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_11_ID_VALUE_6_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_11_ID_VALUE_6_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_11_ID_VALUE_6_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_11 `UMCTL2_REG_MSK_PCFGIDVALUECH6_11_ID_VALUE_6_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_11_ID_VALUE_6_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11_ID_VALUE_6_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_11_ID_VALUE_6_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_11

`ifdef UMCTL2_PORT_CH7_11
// Register PCFGIDMASKCH7_11 
`define UMCTL2_REG_PCFGIDMASKCH7_11_ADDR `SHIFTAPBADDR( 32'h00000bd8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_11_ID_MASK_7_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_11_ID_MASK_7_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_11_ID_MASK_7_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_11_ID_MASK_7_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_11 `UMCTL2_REG_MSK_PCFGIDMASKCH7_11_ID_MASK_7_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_11_ID_MASK_7_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11_ID_MASK_7_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_11_ID_MASK_7_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_11

`ifdef UMCTL2_PORT_CH7_11
// Register PCFGIDVALUECH7_11 
`define UMCTL2_REG_PCFGIDVALUECH7_11_ADDR `SHIFTAPBADDR( 32'h00000bdc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_11_ID_VALUE_7_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_11_ID_VALUE_7_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_11_ID_VALUE_7_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_11_ID_VALUE_7_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_11 `UMCTL2_REG_MSK_PCFGIDVALUECH7_11_ID_VALUE_7_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_11_ID_VALUE_7_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11_ID_VALUE_7_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_11_ID_VALUE_7_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_11

`ifdef UMCTL2_PORT_CH8_11
// Register PCFGIDMASKCH8_11 
`define UMCTL2_REG_PCFGIDMASKCH8_11_ADDR `SHIFTAPBADDR( 32'h00000be0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_11_ID_MASK_8_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_11_ID_MASK_8_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_11_ID_MASK_8_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_11_ID_MASK_8_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_11 `UMCTL2_REG_MSK_PCFGIDMASKCH8_11_ID_MASK_8_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_11_ID_MASK_8_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11_ID_MASK_8_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_11_ID_MASK_8_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_11

`ifdef UMCTL2_PORT_CH8_11
// Register PCFGIDVALUECH8_11 
`define UMCTL2_REG_PCFGIDVALUECH8_11_ADDR `SHIFTAPBADDR( 32'h00000be4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_11_ID_VALUE_8_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_11_ID_VALUE_8_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_11_ID_VALUE_8_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_11_ID_VALUE_8_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_11 `UMCTL2_REG_MSK_PCFGIDVALUECH8_11_ID_VALUE_8_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_11_ID_VALUE_8_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11_ID_VALUE_8_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_11_ID_VALUE_8_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_11

`ifdef UMCTL2_PORT_CH9_11
// Register PCFGIDMASKCH9_11 
`define UMCTL2_REG_PCFGIDMASKCH9_11_ADDR `SHIFTAPBADDR( 32'h00000be8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_11_ID_MASK_9_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_11_ID_MASK_9_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_11_ID_MASK_9_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_11_ID_MASK_9_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_11 `UMCTL2_REG_MSK_PCFGIDMASKCH9_11_ID_MASK_9_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_11_ID_MASK_9_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11_ID_MASK_9_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_11_ID_MASK_9_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_11

`ifdef UMCTL2_PORT_CH9_11
// Register PCFGIDVALUECH9_11 
`define UMCTL2_REG_PCFGIDVALUECH9_11_ADDR `SHIFTAPBADDR( 32'h00000bec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_11_ID_VALUE_9_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_11_ID_VALUE_9_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_11_ID_VALUE_9_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_11_ID_VALUE_9_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_11 `UMCTL2_REG_MSK_PCFGIDVALUECH9_11_ID_VALUE_9_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_11_ID_VALUE_9_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11_ID_VALUE_9_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_11_ID_VALUE_9_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_11

`ifdef UMCTL2_PORT_CH10_11
// Register PCFGIDMASKCH10_11 
`define UMCTL2_REG_PCFGIDMASKCH10_11_ADDR `SHIFTAPBADDR( 32'h00000bf0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_11_ID_MASK_10_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_11_ID_MASK_10_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_11_ID_MASK_10_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_11_ID_MASK_10_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_11 `UMCTL2_REG_MSK_PCFGIDMASKCH10_11_ID_MASK_10_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_11_ID_MASK_10_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11_ID_MASK_10_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_11_ID_MASK_10_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_11

`ifdef UMCTL2_PORT_CH10_11
// Register PCFGIDVALUECH10_11 
`define UMCTL2_REG_PCFGIDVALUECH10_11_ADDR `SHIFTAPBADDR( 32'h00000bf4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_11_ID_VALUE_10_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_11_ID_VALUE_10_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_11_ID_VALUE_10_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_11_ID_VALUE_10_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_11 `UMCTL2_REG_MSK_PCFGIDVALUECH10_11_ID_VALUE_10_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_11_ID_VALUE_10_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11_ID_VALUE_10_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_11_ID_VALUE_10_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_11

`ifdef UMCTL2_PORT_CH11_11
// Register PCFGIDMASKCH11_11 
`define UMCTL2_REG_PCFGIDMASKCH11_11_ADDR `SHIFTAPBADDR( 32'h00000bf8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_11_ID_MASK_11_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_11_ID_MASK_11_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_11_ID_MASK_11_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_11_ID_MASK_11_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_11 `UMCTL2_REG_MSK_PCFGIDMASKCH11_11_ID_MASK_11_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_11_ID_MASK_11_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11_ID_MASK_11_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_11_ID_MASK_11_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_11

`ifdef UMCTL2_PORT_CH11_11
// Register PCFGIDVALUECH11_11 
`define UMCTL2_REG_PCFGIDVALUECH11_11_ADDR `SHIFTAPBADDR( 32'h00000bfc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_11_ID_VALUE_11_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_11_ID_VALUE_11_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_11_ID_VALUE_11_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_11_ID_VALUE_11_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_11 `UMCTL2_REG_MSK_PCFGIDVALUECH11_11_ID_VALUE_11_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_11_ID_VALUE_11_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11_ID_VALUE_11_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_11_ID_VALUE_11_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_11

`ifdef UMCTL2_PORT_CH12_11
// Register PCFGIDMASKCH12_11 
`define UMCTL2_REG_PCFGIDMASKCH12_11_ADDR `SHIFTAPBADDR( 32'h00000c00 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_11_ID_MASK_12_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_11_ID_MASK_12_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_11_ID_MASK_12_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_11_ID_MASK_12_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_11 `UMCTL2_REG_MSK_PCFGIDMASKCH12_11_ID_MASK_12_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_11_ID_MASK_12_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11_ID_MASK_12_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_11_ID_MASK_12_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_11

`ifdef UMCTL2_PORT_CH12_11
// Register PCFGIDVALUECH12_11 
`define UMCTL2_REG_PCFGIDVALUECH12_11_ADDR `SHIFTAPBADDR( 32'h00000c04 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_11_ID_VALUE_12_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_11_ID_VALUE_12_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_11_ID_VALUE_12_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_11_ID_VALUE_12_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_11 `UMCTL2_REG_MSK_PCFGIDVALUECH12_11_ID_VALUE_12_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_11_ID_VALUE_12_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11_ID_VALUE_12_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_11_ID_VALUE_12_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_11

`ifdef UMCTL2_PORT_CH13_11
// Register PCFGIDMASKCH13_11 
`define UMCTL2_REG_PCFGIDMASKCH13_11_ADDR `SHIFTAPBADDR( 32'h00000c08 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_11_ID_MASK_13_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_11_ID_MASK_13_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_11_ID_MASK_13_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_11_ID_MASK_13_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_11 `UMCTL2_REG_MSK_PCFGIDMASKCH13_11_ID_MASK_13_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_11_ID_MASK_13_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11_ID_MASK_13_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_11_ID_MASK_13_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_11

`ifdef UMCTL2_PORT_CH13_11
// Register PCFGIDVALUECH13_11 
`define UMCTL2_REG_PCFGIDVALUECH13_11_ADDR `SHIFTAPBADDR( 32'h00000c0c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_11_ID_VALUE_13_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_11_ID_VALUE_13_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_11_ID_VALUE_13_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_11_ID_VALUE_13_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_11 `UMCTL2_REG_MSK_PCFGIDVALUECH13_11_ID_VALUE_13_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_11_ID_VALUE_13_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11_ID_VALUE_13_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_11_ID_VALUE_13_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_11

`ifdef UMCTL2_PORT_CH14_11
// Register PCFGIDMASKCH14_11 
`define UMCTL2_REG_PCFGIDMASKCH14_11_ADDR `SHIFTAPBADDR( 32'h00000c10 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_11_ID_MASK_14_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_11_ID_MASK_14_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_11_ID_MASK_14_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_11_ID_MASK_14_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_11 `UMCTL2_REG_MSK_PCFGIDMASKCH14_11_ID_MASK_14_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_11_ID_MASK_14_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11_ID_MASK_14_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_11_ID_MASK_14_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_11

`ifdef UMCTL2_PORT_CH14_11
// Register PCFGIDVALUECH14_11 
`define UMCTL2_REG_PCFGIDVALUECH14_11_ADDR `SHIFTAPBADDR( 32'h00000c14 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_11_ID_VALUE_14_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_11_ID_VALUE_14_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_11_ID_VALUE_14_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_11_ID_VALUE_14_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_11 `UMCTL2_REG_MSK_PCFGIDVALUECH14_11_ID_VALUE_14_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_11_ID_VALUE_14_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11_ID_VALUE_14_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_11_ID_VALUE_14_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_11

`ifdef UMCTL2_PORT_CH15_11
// Register PCFGIDMASKCH15_11 
`define UMCTL2_REG_PCFGIDMASKCH15_11_ADDR `SHIFTAPBADDR( 32'h00000c18 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_11_ID_MASK_15_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_11_ID_MASK_15_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_11_ID_MASK_15_11 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_11_ID_MASK_15_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_11 `UMCTL2_REG_MSK_PCFGIDMASKCH15_11_ID_MASK_15_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_11_ID_MASK_15_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11_ID_MASK_15_11) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_11_ID_MASK_15_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_11

`ifdef UMCTL2_PORT_CH15_11
// Register PCFGIDVALUECH15_11 
`define UMCTL2_REG_PCFGIDVALUECH15_11_ADDR `SHIFTAPBADDR( 32'h00000c1c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_11_ID_VALUE_15_11 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_11_ID_VALUE_15_11 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_11_ID_VALUE_15_11 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_11_ID_VALUE_15_11 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_11 `UMCTL2_REG_MSK_PCFGIDVALUECH15_11_ID_VALUE_15_11
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_11_ID_VALUE_15_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11_ID_VALUE_15_11) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_11_ID_VALUE_15_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_11 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_11

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_11
// Register PCTRL_11 
`define UMCTL2_REG_PCTRL_11_ADDR `SHIFTAPBADDR( 32'h00000c20 )
`define UMCTL2_REG_MSK_PCTRL_11_PORT_EN_11 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_11_PORT_EN_11 1
`define UMCTL2_REG_OFFSET_PCTRL_11_PORT_EN_11 0
`define UMCTL2_REG_DFLT_PCTRL_11_PORT_EN_11 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_11 `UMCTL2_REG_MSK_PCTRL_11_PORT_EN_11
`define UMCTL2_REG_RWONLY_MSK_PCTRL_11 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_11_PORT_EN_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_11_PORT_EN_11) << `UMCTL2_REG_OFFSET_PCTRL_11_PORT_EN_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_11)) : ({^(`UMCTL2_REG_DFLT_PCTRL_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_11 1
`endif //UMCTL2_PORT_11
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_11
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_11 
`define UMCTL2_REG_PCFGQOS0_11_ADDR `SHIFTAPBADDR( 32'h00000c24 )
`define UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 0
`define UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 8
`define UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION0_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_11_RQOS_MAP_REGION0_11 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION0_11 16
`define UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION0_11 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION1_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_11_RQOS_MAP_REGION1_11 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION1_11 20
`define UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION2_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_11_RQOS_MAP_REGION2_11 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION2_11 24
`define UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION2_11 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_11 ( `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION0_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION1_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION2_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL1_11 `ifdef UMCTL2_A_USE2RAQ_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_LEVEL2_11 `endif | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION0_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION1_11 `ifdef UMCTL2_A_USE2RAQ_11 | `UMCTL2_REG_MSK_PCFGQOS0_11_RQOS_MAP_REGION2_11 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_LEVEL1_11) << `UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_LEVEL1_11) `ifdef UMCTL2_A_USE2RAQ_11 | ((`UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_LEVEL2_11) << `UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_LEVEL2_11) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION0_11) << `UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION0_11) | ((`UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION1_11) << `UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION1_11) `ifdef UMCTL2_A_USE2RAQ_11 | ((`UMCTL2_REG_DFLT_PCFGQOS0_11_RQOS_MAP_REGION2_11) << `UMCTL2_REG_OFFSET_PCFGQOS0_11_RQOS_MAP_REGION2_11) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_11)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_11 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_11

`ifdef UMCTL2_A_AXI_11
`ifdef UMCTL2_XPI_VPR_11
// Register PCFGQOS1_11 
`define UMCTL2_REG_PCFGQOS1_11_ADDR `SHIFTAPBADDR( 32'h00000c28 )
`define UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 0
`define UMCTL2_REG_DFLT_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11 16
`define UMCTL2_REG_DFLT_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_11 ( `UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 | `UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11 | `UMCTL2_REG_MSK_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11) << `UMCTL2_REG_OFFSET_PCFGQOS1_11_RQOS_MAP_TIMEOUTB_11) | ((`UMCTL2_REG_DFLT_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11) << `UMCTL2_REG_OFFSET_PCFGQOS1_11_RQOS_MAP_TIMEOUTR_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_11)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_11 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_11
`endif //UMCTL2_A_AXI_11

`ifdef UMCTL2_A_AXI_11
`ifdef UMCTL2_XPI_VPW_11
// Register PCFGWQOS0_11 
`define UMCTL2_REG_PCFGWQOS0_11_ADDR `SHIFTAPBADDR( 32'h00000c2c )
`define UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION0_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_11_WQOS_MAP_REGION0_11 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION0_11 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION0_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION1_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_11_WQOS_MAP_REGION1_11 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION1_11 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION2_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_11_WQOS_MAP_REGION2_11 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION2_11 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION2_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_11 ( `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION0_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION1_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION2_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION0_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION1_11 | `UMCTL2_REG_MSK_PCFGWQOS0_11_WQOS_MAP_REGION2_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11) << `UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_LEVEL1_11) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11) << `UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_LEVEL2_11) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION0_11) << `UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION0_11) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION1_11) << `UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION1_11) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_11_WQOS_MAP_REGION2_11) << `UMCTL2_REG_OFFSET_PCFGWQOS0_11_WQOS_MAP_REGION2_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_11)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_11 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_11
`endif //UMCTL2_A_AXI_11

`ifdef UMCTL2_A_AXI_11
`ifdef UMCTL2_XPI_VPW_11
// Register PCFGWQOS1_11 
`define UMCTL2_REG_PCFGWQOS1_11_ADDR `SHIFTAPBADDR( 32'h00000c30 )
`define UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_11 ( `UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 | `UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_11 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11 | `UMCTL2_REG_MSK_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_11 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_11 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_11 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_11 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_11 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11) << `UMCTL2_REG_OFFSET_PCFGWQOS1_11_WQOS_MAP_TIMEOUT1_11) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11) << `UMCTL2_REG_OFFSET_PCFGWQOS1_11_WQOS_MAP_TIMEOUT2_11)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_11)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_11 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_11 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_11 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_11 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_11
`endif //UMCTL2_A_AXI_11

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_12
// Register PCFGR_12 
`define UMCTL2_REG_PCFGR_12_ADDR `SHIFTAPBADDR( 32'h00000c44 )
`define UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PRIORITY_12 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_12_RD_PORT_PRIORITY_12 10
`define UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_PRIORITY_12 0
`define UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_PRIORITY_12 10'h0
`define UMCTL2_REG_MSK_PCFGR_12_READ_REORDER_BYPASS_EN_12 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_12_READ_REORDER_BYPASS_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGR_12_READ_REORDER_BYPASS_EN_12 11
`define UMCTL2_REG_DFLT_PCFGR_12_READ_REORDER_BYPASS_EN_12 1'h0
`define UMCTL2_REG_MSK_PCFGR_12_RD_PORT_AGING_EN_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_12_RD_PORT_AGING_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_AGING_EN_12 12
`define UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_AGING_EN_12 1'h0
`define UMCTL2_REG_MSK_PCFGR_12_RD_PORT_URGENT_EN_12 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_12_RD_PORT_URGENT_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_URGENT_EN_12 13
`define UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_URGENT_EN_12 1'h0
`define UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 14
`define UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_12_RDWR_ORDERED_EN_12 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_12_RDWR_ORDERED_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGR_12_RDWR_ORDERED_EN_12 16
`define UMCTL2_REG_DFLT_PCFGR_12_RDWR_ORDERED_EN_12 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_12 ( `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PRIORITY_12 | `UMCTL2_REG_MSK_PCFGR_12_READ_REORDER_BYPASS_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_AGING_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_URGENT_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RDWR_ORDERED_EN_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PRIORITY_12 `ifdef UMCTL2_PORT_CH0_12 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_12_READ_REORDER_BYPASS_EN_12 `endif `endif | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_AGING_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_URGENT_EN_12 | `UMCTL2_REG_MSK_PCFGR_12_RD_PORT_PAGEMATCH_EN_12 `ifdef UMCTL2_A_RDWR_ORDERED_12 `ifdef UMCTL2_A_AXI_12 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_12_RDWR_ORDERED_EN_12 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_PRIORITY_12) << `UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_PRIORITY_12) `ifdef UMCTL2_PORT_CH0_12 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_12_READ_REORDER_BYPASS_EN_12) << `UMCTL2_REG_OFFSET_PCFGR_12_READ_REORDER_BYPASS_EN_12) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_AGING_EN_12) << `UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_AGING_EN_12) | ((`UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_URGENT_EN_12) << `UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_URGENT_EN_12) | ((`UMCTL2_REG_DFLT_PCFGR_12_RD_PORT_PAGEMATCH_EN_12) << `UMCTL2_REG_OFFSET_PCFGR_12_RD_PORT_PAGEMATCH_EN_12) `ifdef UMCTL2_A_RDWR_ORDERED_12 `ifdef UMCTL2_A_AXI_12 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_12_RDWR_ORDERED_EN_12) << `UMCTL2_REG_OFFSET_PCFGR_12_RDWR_ORDERED_EN_12) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_12)) : ({^(`UMCTL2_REG_DFLT_PCFGR_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_12 17
`endif //UMCTL2_PORT_12
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_12
// Register PCFGW_12 
`define UMCTL2_REG_PCFGW_12_ADDR `SHIFTAPBADDR( 32'h00000c48 )
`define UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PRIORITY_12 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_12_WR_PORT_PRIORITY_12 10
`define UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_PRIORITY_12 0
`define UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_PRIORITY_12 10'h0
`define UMCTL2_REG_MSK_PCFGW_12_WR_PORT_AGING_EN_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_12_WR_PORT_AGING_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_AGING_EN_12 12
`define UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_AGING_EN_12 1'h0
`define UMCTL2_REG_MSK_PCFGW_12_WR_PORT_URGENT_EN_12 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_12_WR_PORT_URGENT_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_URGENT_EN_12 13
`define UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_URGENT_EN_12 1'h0
`define UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PAGEMATCH_EN_12 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_12_WR_PORT_PAGEMATCH_EN_12 1
`define UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_PAGEMATCH_EN_12 14
`define UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_PAGEMATCH_EN_12 1'h1
`define UMCTL2_REG_MSK_PCFGW_12 ( `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PRIORITY_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_AGING_EN_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_URGENT_EN_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PAGEMATCH_EN_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PRIORITY_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_AGING_EN_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_URGENT_EN_12 | `UMCTL2_REG_MSK_PCFGW_12_WR_PORT_PAGEMATCH_EN_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_PRIORITY_12) << `UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_PRIORITY_12) | ((`UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_AGING_EN_12) << `UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_AGING_EN_12) | ((`UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_URGENT_EN_12) << `UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_URGENT_EN_12) | ((`UMCTL2_REG_DFLT_PCFGW_12_WR_PORT_PAGEMATCH_EN_12) << `UMCTL2_REG_OFFSET_PCFGW_12_WR_PORT_PAGEMATCH_EN_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_12)) : ({^(`UMCTL2_REG_DFLT_PCFGW_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_12 15
`endif //UMCTL2_PORT_12
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_12
// Register PCFGC_12 
`define UMCTL2_REG_PCFGC_12_ADDR `SHIFTAPBADDR( 32'h00000c4c )
`define UMCTL2_REG_MSK_PCFGC_12_AHB_ENDIANNESS_12 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_12_AHB_ENDIANNESS_12 2
`define UMCTL2_REG_OFFSET_PCFGC_12_AHB_ENDIANNESS_12 0
`define UMCTL2_REG_DFLT_PCFGC_12_AHB_ENDIANNESS_12 2'h0
`define UMCTL2_REG_MSK_PCFGC_12 `UMCTL2_REG_MSK_PCFGC_12_AHB_ENDIANNESS_12
`define UMCTL2_REG_RWONLY_MSK_PCFGC_12 ( 32'h0 `ifdef UMCTL2_A_AHB_12 | `UMCTL2_REG_MSK_PCFGC_12_AHB_ENDIANNESS_12 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_12 ( 32'h0 `ifdef UMCTL2_A_AHB_12 | ((`UMCTL2_REG_DFLT_PCFGC_12_AHB_ENDIANNESS_12) << `UMCTL2_REG_OFFSET_PCFGC_12_AHB_ENDIANNESS_12) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_12)) : ({^(`UMCTL2_REG_DFLT_PCFGC_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_12 2
`endif //UMCTL2_A_AHB_12

`ifdef UMCTL2_PORT_CH0_12
// Register PCFGIDMASKCH0_12 
`define UMCTL2_REG_PCFGIDMASKCH0_12_ADDR `SHIFTAPBADDR( 32'h00000c50 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_12_ID_MASK_0_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_12_ID_MASK_0_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_12_ID_MASK_0_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_12_ID_MASK_0_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_12 `UMCTL2_REG_MSK_PCFGIDMASKCH0_12_ID_MASK_0_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_12_ID_MASK_0_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12_ID_MASK_0_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_12_ID_MASK_0_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_12

`ifdef UMCTL2_PORT_CH0_12
// Register PCFGIDVALUECH0_12 
`define UMCTL2_REG_PCFGIDVALUECH0_12_ADDR `SHIFTAPBADDR( 32'h00000c54 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_12_ID_VALUE_0_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_12_ID_VALUE_0_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_12_ID_VALUE_0_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_12_ID_VALUE_0_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_12 `UMCTL2_REG_MSK_PCFGIDVALUECH0_12_ID_VALUE_0_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_12_ID_VALUE_0_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12_ID_VALUE_0_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_12_ID_VALUE_0_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_12

`ifdef UMCTL2_PORT_CH1_12
// Register PCFGIDMASKCH1_12 
`define UMCTL2_REG_PCFGIDMASKCH1_12_ADDR `SHIFTAPBADDR( 32'h00000c58 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_12_ID_MASK_1_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_12_ID_MASK_1_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_12_ID_MASK_1_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_12_ID_MASK_1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_12 `UMCTL2_REG_MSK_PCFGIDMASKCH1_12_ID_MASK_1_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_12_ID_MASK_1_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12_ID_MASK_1_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_12_ID_MASK_1_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_12

`ifdef UMCTL2_PORT_CH1_12
// Register PCFGIDVALUECH1_12 
`define UMCTL2_REG_PCFGIDVALUECH1_12_ADDR `SHIFTAPBADDR( 32'h00000c5c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_12_ID_VALUE_1_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_12_ID_VALUE_1_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_12_ID_VALUE_1_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_12_ID_VALUE_1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_12 `UMCTL2_REG_MSK_PCFGIDVALUECH1_12_ID_VALUE_1_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_12_ID_VALUE_1_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12_ID_VALUE_1_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_12_ID_VALUE_1_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_12

`ifdef UMCTL2_PORT_CH2_12
// Register PCFGIDMASKCH2_12 
`define UMCTL2_REG_PCFGIDMASKCH2_12_ADDR `SHIFTAPBADDR( 32'h00000c60 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_12_ID_MASK_2_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_12_ID_MASK_2_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_12_ID_MASK_2_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_12_ID_MASK_2_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_12 `UMCTL2_REG_MSK_PCFGIDMASKCH2_12_ID_MASK_2_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_12_ID_MASK_2_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12_ID_MASK_2_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_12_ID_MASK_2_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_12

`ifdef UMCTL2_PORT_CH2_12
// Register PCFGIDVALUECH2_12 
`define UMCTL2_REG_PCFGIDVALUECH2_12_ADDR `SHIFTAPBADDR( 32'h00000c64 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_12_ID_VALUE_2_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_12_ID_VALUE_2_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_12_ID_VALUE_2_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_12_ID_VALUE_2_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_12 `UMCTL2_REG_MSK_PCFGIDVALUECH2_12_ID_VALUE_2_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_12_ID_VALUE_2_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12_ID_VALUE_2_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_12_ID_VALUE_2_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_12

`ifdef UMCTL2_PORT_CH3_12
// Register PCFGIDMASKCH3_12 
`define UMCTL2_REG_PCFGIDMASKCH3_12_ADDR `SHIFTAPBADDR( 32'h00000c68 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_12_ID_MASK_3_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_12_ID_MASK_3_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_12_ID_MASK_3_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_12_ID_MASK_3_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_12 `UMCTL2_REG_MSK_PCFGIDMASKCH3_12_ID_MASK_3_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_12_ID_MASK_3_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12_ID_MASK_3_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_12_ID_MASK_3_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_12

`ifdef UMCTL2_PORT_CH3_12
// Register PCFGIDVALUECH3_12 
`define UMCTL2_REG_PCFGIDVALUECH3_12_ADDR `SHIFTAPBADDR( 32'h00000c6c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_12_ID_VALUE_3_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_12_ID_VALUE_3_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_12_ID_VALUE_3_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_12_ID_VALUE_3_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_12 `UMCTL2_REG_MSK_PCFGIDVALUECH3_12_ID_VALUE_3_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_12_ID_VALUE_3_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12_ID_VALUE_3_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_12_ID_VALUE_3_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_12

`ifdef UMCTL2_PORT_CH4_12
// Register PCFGIDMASKCH4_12 
`define UMCTL2_REG_PCFGIDMASKCH4_12_ADDR `SHIFTAPBADDR( 32'h00000c70 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_12_ID_MASK_4_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_12_ID_MASK_4_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_12_ID_MASK_4_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_12_ID_MASK_4_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_12 `UMCTL2_REG_MSK_PCFGIDMASKCH4_12_ID_MASK_4_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_12_ID_MASK_4_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12_ID_MASK_4_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_12_ID_MASK_4_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_12

`ifdef UMCTL2_PORT_CH4_12
// Register PCFGIDVALUECH4_12 
`define UMCTL2_REG_PCFGIDVALUECH4_12_ADDR `SHIFTAPBADDR( 32'h00000c74 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_12_ID_VALUE_4_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_12_ID_VALUE_4_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_12_ID_VALUE_4_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_12_ID_VALUE_4_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_12 `UMCTL2_REG_MSK_PCFGIDVALUECH4_12_ID_VALUE_4_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_12_ID_VALUE_4_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12_ID_VALUE_4_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_12_ID_VALUE_4_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_12

`ifdef UMCTL2_PORT_CH5_12
// Register PCFGIDMASKCH5_12 
`define UMCTL2_REG_PCFGIDMASKCH5_12_ADDR `SHIFTAPBADDR( 32'h00000c78 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_12_ID_MASK_5_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_12_ID_MASK_5_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_12_ID_MASK_5_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_12_ID_MASK_5_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_12 `UMCTL2_REG_MSK_PCFGIDMASKCH5_12_ID_MASK_5_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_12_ID_MASK_5_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12_ID_MASK_5_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_12_ID_MASK_5_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_12

`ifdef UMCTL2_PORT_CH5_12
// Register PCFGIDVALUECH5_12 
`define UMCTL2_REG_PCFGIDVALUECH5_12_ADDR `SHIFTAPBADDR( 32'h00000c7c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_12_ID_VALUE_5_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_12_ID_VALUE_5_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_12_ID_VALUE_5_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_12_ID_VALUE_5_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_12 `UMCTL2_REG_MSK_PCFGIDVALUECH5_12_ID_VALUE_5_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_12_ID_VALUE_5_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12_ID_VALUE_5_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_12_ID_VALUE_5_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_12

`ifdef UMCTL2_PORT_CH6_12
// Register PCFGIDMASKCH6_12 
`define UMCTL2_REG_PCFGIDMASKCH6_12_ADDR `SHIFTAPBADDR( 32'h00000c80 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_12_ID_MASK_6_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_12_ID_MASK_6_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_12_ID_MASK_6_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_12_ID_MASK_6_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_12 `UMCTL2_REG_MSK_PCFGIDMASKCH6_12_ID_MASK_6_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_12_ID_MASK_6_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12_ID_MASK_6_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_12_ID_MASK_6_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_12

`ifdef UMCTL2_PORT_CH6_12
// Register PCFGIDVALUECH6_12 
`define UMCTL2_REG_PCFGIDVALUECH6_12_ADDR `SHIFTAPBADDR( 32'h00000c84 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_12_ID_VALUE_6_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_12_ID_VALUE_6_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_12_ID_VALUE_6_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_12_ID_VALUE_6_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_12 `UMCTL2_REG_MSK_PCFGIDVALUECH6_12_ID_VALUE_6_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_12_ID_VALUE_6_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12_ID_VALUE_6_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_12_ID_VALUE_6_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_12

`ifdef UMCTL2_PORT_CH7_12
// Register PCFGIDMASKCH7_12 
`define UMCTL2_REG_PCFGIDMASKCH7_12_ADDR `SHIFTAPBADDR( 32'h00000c88 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_12_ID_MASK_7_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_12_ID_MASK_7_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_12_ID_MASK_7_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_12_ID_MASK_7_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_12 `UMCTL2_REG_MSK_PCFGIDMASKCH7_12_ID_MASK_7_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_12_ID_MASK_7_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12_ID_MASK_7_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_12_ID_MASK_7_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_12

`ifdef UMCTL2_PORT_CH7_12
// Register PCFGIDVALUECH7_12 
`define UMCTL2_REG_PCFGIDVALUECH7_12_ADDR `SHIFTAPBADDR( 32'h00000c8c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_12_ID_VALUE_7_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_12_ID_VALUE_7_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_12_ID_VALUE_7_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_12_ID_VALUE_7_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_12 `UMCTL2_REG_MSK_PCFGIDVALUECH7_12_ID_VALUE_7_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_12_ID_VALUE_7_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12_ID_VALUE_7_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_12_ID_VALUE_7_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_12

`ifdef UMCTL2_PORT_CH8_12
// Register PCFGIDMASKCH8_12 
`define UMCTL2_REG_PCFGIDMASKCH8_12_ADDR `SHIFTAPBADDR( 32'h00000c90 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_12_ID_MASK_8_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_12_ID_MASK_8_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_12_ID_MASK_8_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_12_ID_MASK_8_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_12 `UMCTL2_REG_MSK_PCFGIDMASKCH8_12_ID_MASK_8_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_12_ID_MASK_8_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12_ID_MASK_8_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_12_ID_MASK_8_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_12

`ifdef UMCTL2_PORT_CH8_12
// Register PCFGIDVALUECH8_12 
`define UMCTL2_REG_PCFGIDVALUECH8_12_ADDR `SHIFTAPBADDR( 32'h00000c94 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_12_ID_VALUE_8_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_12_ID_VALUE_8_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_12_ID_VALUE_8_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_12_ID_VALUE_8_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_12 `UMCTL2_REG_MSK_PCFGIDVALUECH8_12_ID_VALUE_8_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_12_ID_VALUE_8_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12_ID_VALUE_8_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_12_ID_VALUE_8_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_12

`ifdef UMCTL2_PORT_CH9_12
// Register PCFGIDMASKCH9_12 
`define UMCTL2_REG_PCFGIDMASKCH9_12_ADDR `SHIFTAPBADDR( 32'h00000c98 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_12_ID_MASK_9_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_12_ID_MASK_9_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_12_ID_MASK_9_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_12_ID_MASK_9_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_12 `UMCTL2_REG_MSK_PCFGIDMASKCH9_12_ID_MASK_9_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_12_ID_MASK_9_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12_ID_MASK_9_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_12_ID_MASK_9_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_12

`ifdef UMCTL2_PORT_CH9_12
// Register PCFGIDVALUECH9_12 
`define UMCTL2_REG_PCFGIDVALUECH9_12_ADDR `SHIFTAPBADDR( 32'h00000c9c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_12_ID_VALUE_9_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_12_ID_VALUE_9_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_12_ID_VALUE_9_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_12_ID_VALUE_9_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_12 `UMCTL2_REG_MSK_PCFGIDVALUECH9_12_ID_VALUE_9_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_12_ID_VALUE_9_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12_ID_VALUE_9_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_12_ID_VALUE_9_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_12

`ifdef UMCTL2_PORT_CH10_12
// Register PCFGIDMASKCH10_12 
`define UMCTL2_REG_PCFGIDMASKCH10_12_ADDR `SHIFTAPBADDR( 32'h00000ca0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_12_ID_MASK_10_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_12_ID_MASK_10_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_12_ID_MASK_10_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_12_ID_MASK_10_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_12 `UMCTL2_REG_MSK_PCFGIDMASKCH10_12_ID_MASK_10_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_12_ID_MASK_10_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12_ID_MASK_10_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_12_ID_MASK_10_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_12

`ifdef UMCTL2_PORT_CH10_12
// Register PCFGIDVALUECH10_12 
`define UMCTL2_REG_PCFGIDVALUECH10_12_ADDR `SHIFTAPBADDR( 32'h00000ca4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_12_ID_VALUE_10_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_12_ID_VALUE_10_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_12_ID_VALUE_10_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_12_ID_VALUE_10_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_12 `UMCTL2_REG_MSK_PCFGIDVALUECH10_12_ID_VALUE_10_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_12_ID_VALUE_10_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12_ID_VALUE_10_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_12_ID_VALUE_10_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_12

`ifdef UMCTL2_PORT_CH11_12
// Register PCFGIDMASKCH11_12 
`define UMCTL2_REG_PCFGIDMASKCH11_12_ADDR `SHIFTAPBADDR( 32'h00000ca8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_12_ID_MASK_11_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_12_ID_MASK_11_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_12_ID_MASK_11_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_12_ID_MASK_11_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_12 `UMCTL2_REG_MSK_PCFGIDMASKCH11_12_ID_MASK_11_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_12_ID_MASK_11_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12_ID_MASK_11_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_12_ID_MASK_11_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_12

`ifdef UMCTL2_PORT_CH11_12
// Register PCFGIDVALUECH11_12 
`define UMCTL2_REG_PCFGIDVALUECH11_12_ADDR `SHIFTAPBADDR( 32'h00000cac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_12_ID_VALUE_11_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_12_ID_VALUE_11_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_12_ID_VALUE_11_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_12_ID_VALUE_11_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_12 `UMCTL2_REG_MSK_PCFGIDVALUECH11_12_ID_VALUE_11_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_12_ID_VALUE_11_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12_ID_VALUE_11_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_12_ID_VALUE_11_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_12

`ifdef UMCTL2_PORT_CH12_12
// Register PCFGIDMASKCH12_12 
`define UMCTL2_REG_PCFGIDMASKCH12_12_ADDR `SHIFTAPBADDR( 32'h00000cb0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_12_ID_MASK_12_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_12_ID_MASK_12_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_12_ID_MASK_12_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_12_ID_MASK_12_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_12 `UMCTL2_REG_MSK_PCFGIDMASKCH12_12_ID_MASK_12_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_12_ID_MASK_12_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12_ID_MASK_12_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_12_ID_MASK_12_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_12

`ifdef UMCTL2_PORT_CH12_12
// Register PCFGIDVALUECH12_12 
`define UMCTL2_REG_PCFGIDVALUECH12_12_ADDR `SHIFTAPBADDR( 32'h00000cb4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_12_ID_VALUE_12_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_12_ID_VALUE_12_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_12_ID_VALUE_12_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_12_ID_VALUE_12_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_12 `UMCTL2_REG_MSK_PCFGIDVALUECH12_12_ID_VALUE_12_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_12_ID_VALUE_12_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12_ID_VALUE_12_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_12_ID_VALUE_12_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_12

`ifdef UMCTL2_PORT_CH13_12
// Register PCFGIDMASKCH13_12 
`define UMCTL2_REG_PCFGIDMASKCH13_12_ADDR `SHIFTAPBADDR( 32'h00000cb8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_12_ID_MASK_13_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_12_ID_MASK_13_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_12_ID_MASK_13_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_12_ID_MASK_13_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_12 `UMCTL2_REG_MSK_PCFGIDMASKCH13_12_ID_MASK_13_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_12_ID_MASK_13_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12_ID_MASK_13_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_12_ID_MASK_13_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_12

`ifdef UMCTL2_PORT_CH13_12
// Register PCFGIDVALUECH13_12 
`define UMCTL2_REG_PCFGIDVALUECH13_12_ADDR `SHIFTAPBADDR( 32'h00000cbc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_12_ID_VALUE_13_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_12_ID_VALUE_13_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_12_ID_VALUE_13_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_12_ID_VALUE_13_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_12 `UMCTL2_REG_MSK_PCFGIDVALUECH13_12_ID_VALUE_13_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_12_ID_VALUE_13_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12_ID_VALUE_13_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_12_ID_VALUE_13_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_12

`ifdef UMCTL2_PORT_CH14_12
// Register PCFGIDMASKCH14_12 
`define UMCTL2_REG_PCFGIDMASKCH14_12_ADDR `SHIFTAPBADDR( 32'h00000cc0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_12_ID_MASK_14_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_12_ID_MASK_14_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_12_ID_MASK_14_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_12_ID_MASK_14_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_12 `UMCTL2_REG_MSK_PCFGIDMASKCH14_12_ID_MASK_14_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_12_ID_MASK_14_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12_ID_MASK_14_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_12_ID_MASK_14_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_12

`ifdef UMCTL2_PORT_CH14_12
// Register PCFGIDVALUECH14_12 
`define UMCTL2_REG_PCFGIDVALUECH14_12_ADDR `SHIFTAPBADDR( 32'h00000cc4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_12_ID_VALUE_14_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_12_ID_VALUE_14_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_12_ID_VALUE_14_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_12_ID_VALUE_14_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_12 `UMCTL2_REG_MSK_PCFGIDVALUECH14_12_ID_VALUE_14_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_12_ID_VALUE_14_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12_ID_VALUE_14_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_12_ID_VALUE_14_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_12

`ifdef UMCTL2_PORT_CH15_12
// Register PCFGIDMASKCH15_12 
`define UMCTL2_REG_PCFGIDMASKCH15_12_ADDR `SHIFTAPBADDR( 32'h00000cc8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_12_ID_MASK_15_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_12_ID_MASK_15_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_12_ID_MASK_15_12 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_12_ID_MASK_15_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_12 `UMCTL2_REG_MSK_PCFGIDMASKCH15_12_ID_MASK_15_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_12_ID_MASK_15_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12_ID_MASK_15_12) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_12_ID_MASK_15_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_12

`ifdef UMCTL2_PORT_CH15_12
// Register PCFGIDVALUECH15_12 
`define UMCTL2_REG_PCFGIDVALUECH15_12_ADDR `SHIFTAPBADDR( 32'h00000ccc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_12_ID_VALUE_15_12 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_12_ID_VALUE_15_12 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_12_ID_VALUE_15_12 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_12_ID_VALUE_15_12 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_12 `UMCTL2_REG_MSK_PCFGIDVALUECH15_12_ID_VALUE_15_12
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_12_ID_VALUE_15_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12_ID_VALUE_15_12) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_12_ID_VALUE_15_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_12 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_12

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_12
// Register PCTRL_12 
`define UMCTL2_REG_PCTRL_12_ADDR `SHIFTAPBADDR( 32'h00000cd0 )
`define UMCTL2_REG_MSK_PCTRL_12_PORT_EN_12 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_12_PORT_EN_12 1
`define UMCTL2_REG_OFFSET_PCTRL_12_PORT_EN_12 0
`define UMCTL2_REG_DFLT_PCTRL_12_PORT_EN_12 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_12 `UMCTL2_REG_MSK_PCTRL_12_PORT_EN_12
`define UMCTL2_REG_RWONLY_MSK_PCTRL_12 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_12_PORT_EN_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_12_PORT_EN_12) << `UMCTL2_REG_OFFSET_PCTRL_12_PORT_EN_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_12)) : ({^(`UMCTL2_REG_DFLT_PCTRL_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_12 1
`endif //UMCTL2_PORT_12
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_12
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_12 
`define UMCTL2_REG_PCFGQOS0_12_ADDR `SHIFTAPBADDR( 32'h00000cd4 )
`define UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 0
`define UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 8
`define UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION0_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_12_RQOS_MAP_REGION0_12 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION0_12 16
`define UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION0_12 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION1_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_12_RQOS_MAP_REGION1_12 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION1_12 20
`define UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION2_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_12_RQOS_MAP_REGION2_12 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION2_12 24
`define UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION2_12 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_12 ( `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION0_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION1_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION2_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL1_12 `ifdef UMCTL2_A_USE2RAQ_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_LEVEL2_12 `endif | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION0_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION1_12 `ifdef UMCTL2_A_USE2RAQ_12 | `UMCTL2_REG_MSK_PCFGQOS0_12_RQOS_MAP_REGION2_12 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_LEVEL1_12) << `UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_LEVEL1_12) `ifdef UMCTL2_A_USE2RAQ_12 | ((`UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_LEVEL2_12) << `UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_LEVEL2_12) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION0_12) << `UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION0_12) | ((`UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION1_12) << `UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION1_12) `ifdef UMCTL2_A_USE2RAQ_12 | ((`UMCTL2_REG_DFLT_PCFGQOS0_12_RQOS_MAP_REGION2_12) << `UMCTL2_REG_OFFSET_PCFGQOS0_12_RQOS_MAP_REGION2_12) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_12)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_12 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_12

`ifdef UMCTL2_A_AXI_12
`ifdef UMCTL2_XPI_VPR_12
// Register PCFGQOS1_12 
`define UMCTL2_REG_PCFGQOS1_12_ADDR `SHIFTAPBADDR( 32'h00000cd8 )
`define UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 0
`define UMCTL2_REG_DFLT_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12 16
`define UMCTL2_REG_DFLT_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_12 ( `UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 | `UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12 | `UMCTL2_REG_MSK_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12) << `UMCTL2_REG_OFFSET_PCFGQOS1_12_RQOS_MAP_TIMEOUTB_12) | ((`UMCTL2_REG_DFLT_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12) << `UMCTL2_REG_OFFSET_PCFGQOS1_12_RQOS_MAP_TIMEOUTR_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_12)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_12 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_12
`endif //UMCTL2_A_AXI_12

`ifdef UMCTL2_A_AXI_12
`ifdef UMCTL2_XPI_VPW_12
// Register PCFGWQOS0_12 
`define UMCTL2_REG_PCFGWQOS0_12_ADDR `SHIFTAPBADDR( 32'h00000cdc )
`define UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION0_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_12_WQOS_MAP_REGION0_12 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION0_12 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION0_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION1_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_12_WQOS_MAP_REGION1_12 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION1_12 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION2_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_12_WQOS_MAP_REGION2_12 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION2_12 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION2_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_12 ( `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION0_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION1_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION2_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION0_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION1_12 | `UMCTL2_REG_MSK_PCFGWQOS0_12_WQOS_MAP_REGION2_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12) << `UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_LEVEL1_12) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12) << `UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_LEVEL2_12) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION0_12) << `UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION0_12) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION1_12) << `UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION1_12) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_12_WQOS_MAP_REGION2_12) << `UMCTL2_REG_OFFSET_PCFGWQOS0_12_WQOS_MAP_REGION2_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_12)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_12 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_12
`endif //UMCTL2_A_AXI_12

`ifdef UMCTL2_A_AXI_12
`ifdef UMCTL2_XPI_VPW_12
// Register PCFGWQOS1_12 
`define UMCTL2_REG_PCFGWQOS1_12_ADDR `SHIFTAPBADDR( 32'h00000ce0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_12 ( `UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 | `UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_12 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12 | `UMCTL2_REG_MSK_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_12 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_12 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_12 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_12 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_12 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12) << `UMCTL2_REG_OFFSET_PCFGWQOS1_12_WQOS_MAP_TIMEOUT1_12) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12) << `UMCTL2_REG_OFFSET_PCFGWQOS1_12_WQOS_MAP_TIMEOUT2_12)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_12)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_12 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_12 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_12 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_12 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_12
`endif //UMCTL2_A_AXI_12

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_13
// Register PCFGR_13 
`define UMCTL2_REG_PCFGR_13_ADDR `SHIFTAPBADDR( 32'h00000cf4 )
`define UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PRIORITY_13 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_13_RD_PORT_PRIORITY_13 10
`define UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_PRIORITY_13 0
`define UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_PRIORITY_13 10'h0
`define UMCTL2_REG_MSK_PCFGR_13_READ_REORDER_BYPASS_EN_13 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_13_READ_REORDER_BYPASS_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGR_13_READ_REORDER_BYPASS_EN_13 11
`define UMCTL2_REG_DFLT_PCFGR_13_READ_REORDER_BYPASS_EN_13 1'h0
`define UMCTL2_REG_MSK_PCFGR_13_RD_PORT_AGING_EN_13 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_13_RD_PORT_AGING_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_AGING_EN_13 12
`define UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_AGING_EN_13 1'h0
`define UMCTL2_REG_MSK_PCFGR_13_RD_PORT_URGENT_EN_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_13_RD_PORT_URGENT_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_URGENT_EN_13 13
`define UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_URGENT_EN_13 1'h0
`define UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 14
`define UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_13_RDWR_ORDERED_EN_13 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_13_RDWR_ORDERED_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGR_13_RDWR_ORDERED_EN_13 16
`define UMCTL2_REG_DFLT_PCFGR_13_RDWR_ORDERED_EN_13 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_13 ( `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PRIORITY_13 | `UMCTL2_REG_MSK_PCFGR_13_READ_REORDER_BYPASS_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_AGING_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_URGENT_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RDWR_ORDERED_EN_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PRIORITY_13 `ifdef UMCTL2_PORT_CH0_13 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_13_READ_REORDER_BYPASS_EN_13 `endif `endif | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_AGING_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_URGENT_EN_13 | `UMCTL2_REG_MSK_PCFGR_13_RD_PORT_PAGEMATCH_EN_13 `ifdef UMCTL2_A_RDWR_ORDERED_13 `ifdef UMCTL2_A_AXI_13 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_13_RDWR_ORDERED_EN_13 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_PRIORITY_13) << `UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_PRIORITY_13) `ifdef UMCTL2_PORT_CH0_13 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_13_READ_REORDER_BYPASS_EN_13) << `UMCTL2_REG_OFFSET_PCFGR_13_READ_REORDER_BYPASS_EN_13) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_AGING_EN_13) << `UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_AGING_EN_13) | ((`UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_URGENT_EN_13) << `UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_URGENT_EN_13) | ((`UMCTL2_REG_DFLT_PCFGR_13_RD_PORT_PAGEMATCH_EN_13) << `UMCTL2_REG_OFFSET_PCFGR_13_RD_PORT_PAGEMATCH_EN_13) `ifdef UMCTL2_A_RDWR_ORDERED_13 `ifdef UMCTL2_A_AXI_13 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_13_RDWR_ORDERED_EN_13) << `UMCTL2_REG_OFFSET_PCFGR_13_RDWR_ORDERED_EN_13) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_13)) : ({^(`UMCTL2_REG_DFLT_PCFGR_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_13 17
`endif //UMCTL2_PORT_13
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_13
// Register PCFGW_13 
`define UMCTL2_REG_PCFGW_13_ADDR `SHIFTAPBADDR( 32'h00000cf8 )
`define UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PRIORITY_13 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_13_WR_PORT_PRIORITY_13 10
`define UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_PRIORITY_13 0
`define UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_PRIORITY_13 10'h0
`define UMCTL2_REG_MSK_PCFGW_13_WR_PORT_AGING_EN_13 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_13_WR_PORT_AGING_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_AGING_EN_13 12
`define UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_AGING_EN_13 1'h0
`define UMCTL2_REG_MSK_PCFGW_13_WR_PORT_URGENT_EN_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_13_WR_PORT_URGENT_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_URGENT_EN_13 13
`define UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_URGENT_EN_13 1'h0
`define UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PAGEMATCH_EN_13 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_13_WR_PORT_PAGEMATCH_EN_13 1
`define UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_PAGEMATCH_EN_13 14
`define UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_PAGEMATCH_EN_13 1'h1
`define UMCTL2_REG_MSK_PCFGW_13 ( `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PRIORITY_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_AGING_EN_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_URGENT_EN_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PAGEMATCH_EN_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PRIORITY_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_AGING_EN_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_URGENT_EN_13 | `UMCTL2_REG_MSK_PCFGW_13_WR_PORT_PAGEMATCH_EN_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_PRIORITY_13) << `UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_PRIORITY_13) | ((`UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_AGING_EN_13) << `UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_AGING_EN_13) | ((`UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_URGENT_EN_13) << `UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_URGENT_EN_13) | ((`UMCTL2_REG_DFLT_PCFGW_13_WR_PORT_PAGEMATCH_EN_13) << `UMCTL2_REG_OFFSET_PCFGW_13_WR_PORT_PAGEMATCH_EN_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_13)) : ({^(`UMCTL2_REG_DFLT_PCFGW_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_13 15
`endif //UMCTL2_PORT_13
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_13
// Register PCFGC_13 
`define UMCTL2_REG_PCFGC_13_ADDR `SHIFTAPBADDR( 32'h00000cfc )
`define UMCTL2_REG_MSK_PCFGC_13_AHB_ENDIANNESS_13 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_13_AHB_ENDIANNESS_13 2
`define UMCTL2_REG_OFFSET_PCFGC_13_AHB_ENDIANNESS_13 0
`define UMCTL2_REG_DFLT_PCFGC_13_AHB_ENDIANNESS_13 2'h0
`define UMCTL2_REG_MSK_PCFGC_13 `UMCTL2_REG_MSK_PCFGC_13_AHB_ENDIANNESS_13
`define UMCTL2_REG_RWONLY_MSK_PCFGC_13 ( 32'h0 `ifdef UMCTL2_A_AHB_13 | `UMCTL2_REG_MSK_PCFGC_13_AHB_ENDIANNESS_13 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_13 ( 32'h0 `ifdef UMCTL2_A_AHB_13 | ((`UMCTL2_REG_DFLT_PCFGC_13_AHB_ENDIANNESS_13) << `UMCTL2_REG_OFFSET_PCFGC_13_AHB_ENDIANNESS_13) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_13)) : ({^(`UMCTL2_REG_DFLT_PCFGC_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_13 2
`endif //UMCTL2_A_AHB_13

`ifdef UMCTL2_PORT_CH0_13
// Register PCFGIDMASKCH0_13 
`define UMCTL2_REG_PCFGIDMASKCH0_13_ADDR `SHIFTAPBADDR( 32'h00000d00 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_13_ID_MASK_0_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_13_ID_MASK_0_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_13_ID_MASK_0_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_13_ID_MASK_0_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_13 `UMCTL2_REG_MSK_PCFGIDMASKCH0_13_ID_MASK_0_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_13_ID_MASK_0_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13_ID_MASK_0_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_13_ID_MASK_0_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_13

`ifdef UMCTL2_PORT_CH0_13
// Register PCFGIDVALUECH0_13 
`define UMCTL2_REG_PCFGIDVALUECH0_13_ADDR `SHIFTAPBADDR( 32'h00000d04 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_13_ID_VALUE_0_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_13_ID_VALUE_0_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_13_ID_VALUE_0_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_13_ID_VALUE_0_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_13 `UMCTL2_REG_MSK_PCFGIDVALUECH0_13_ID_VALUE_0_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_13_ID_VALUE_0_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13_ID_VALUE_0_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_13_ID_VALUE_0_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_13

`ifdef UMCTL2_PORT_CH1_13
// Register PCFGIDMASKCH1_13 
`define UMCTL2_REG_PCFGIDMASKCH1_13_ADDR `SHIFTAPBADDR( 32'h00000d08 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_13_ID_MASK_1_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_13_ID_MASK_1_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_13_ID_MASK_1_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_13_ID_MASK_1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_13 `UMCTL2_REG_MSK_PCFGIDMASKCH1_13_ID_MASK_1_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_13_ID_MASK_1_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13_ID_MASK_1_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_13_ID_MASK_1_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_13

`ifdef UMCTL2_PORT_CH1_13
// Register PCFGIDVALUECH1_13 
`define UMCTL2_REG_PCFGIDVALUECH1_13_ADDR `SHIFTAPBADDR( 32'h00000d0c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_13_ID_VALUE_1_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_13_ID_VALUE_1_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_13_ID_VALUE_1_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_13_ID_VALUE_1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_13 `UMCTL2_REG_MSK_PCFGIDVALUECH1_13_ID_VALUE_1_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_13_ID_VALUE_1_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13_ID_VALUE_1_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_13_ID_VALUE_1_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_13

`ifdef UMCTL2_PORT_CH2_13
// Register PCFGIDMASKCH2_13 
`define UMCTL2_REG_PCFGIDMASKCH2_13_ADDR `SHIFTAPBADDR( 32'h00000d10 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_13_ID_MASK_2_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_13_ID_MASK_2_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_13_ID_MASK_2_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_13_ID_MASK_2_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_13 `UMCTL2_REG_MSK_PCFGIDMASKCH2_13_ID_MASK_2_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_13_ID_MASK_2_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13_ID_MASK_2_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_13_ID_MASK_2_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_13

`ifdef UMCTL2_PORT_CH2_13
// Register PCFGIDVALUECH2_13 
`define UMCTL2_REG_PCFGIDVALUECH2_13_ADDR `SHIFTAPBADDR( 32'h00000d14 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_13_ID_VALUE_2_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_13_ID_VALUE_2_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_13_ID_VALUE_2_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_13_ID_VALUE_2_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_13 `UMCTL2_REG_MSK_PCFGIDVALUECH2_13_ID_VALUE_2_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_13_ID_VALUE_2_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13_ID_VALUE_2_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_13_ID_VALUE_2_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_13

`ifdef UMCTL2_PORT_CH3_13
// Register PCFGIDMASKCH3_13 
`define UMCTL2_REG_PCFGIDMASKCH3_13_ADDR `SHIFTAPBADDR( 32'h00000d18 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_13_ID_MASK_3_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_13_ID_MASK_3_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_13_ID_MASK_3_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_13_ID_MASK_3_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_13 `UMCTL2_REG_MSK_PCFGIDMASKCH3_13_ID_MASK_3_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_13_ID_MASK_3_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13_ID_MASK_3_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_13_ID_MASK_3_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_13

`ifdef UMCTL2_PORT_CH3_13
// Register PCFGIDVALUECH3_13 
`define UMCTL2_REG_PCFGIDVALUECH3_13_ADDR `SHIFTAPBADDR( 32'h00000d1c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_13_ID_VALUE_3_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_13_ID_VALUE_3_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_13_ID_VALUE_3_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_13_ID_VALUE_3_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_13 `UMCTL2_REG_MSK_PCFGIDVALUECH3_13_ID_VALUE_3_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_13_ID_VALUE_3_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13_ID_VALUE_3_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_13_ID_VALUE_3_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_13

`ifdef UMCTL2_PORT_CH4_13
// Register PCFGIDMASKCH4_13 
`define UMCTL2_REG_PCFGIDMASKCH4_13_ADDR `SHIFTAPBADDR( 32'h00000d20 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_13_ID_MASK_4_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_13_ID_MASK_4_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_13_ID_MASK_4_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_13_ID_MASK_4_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_13 `UMCTL2_REG_MSK_PCFGIDMASKCH4_13_ID_MASK_4_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_13_ID_MASK_4_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13_ID_MASK_4_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_13_ID_MASK_4_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_13

`ifdef UMCTL2_PORT_CH4_13
// Register PCFGIDVALUECH4_13 
`define UMCTL2_REG_PCFGIDVALUECH4_13_ADDR `SHIFTAPBADDR( 32'h00000d24 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_13_ID_VALUE_4_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_13_ID_VALUE_4_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_13_ID_VALUE_4_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_13_ID_VALUE_4_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_13 `UMCTL2_REG_MSK_PCFGIDVALUECH4_13_ID_VALUE_4_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_13_ID_VALUE_4_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13_ID_VALUE_4_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_13_ID_VALUE_4_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_13

`ifdef UMCTL2_PORT_CH5_13
// Register PCFGIDMASKCH5_13 
`define UMCTL2_REG_PCFGIDMASKCH5_13_ADDR `SHIFTAPBADDR( 32'h00000d28 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_13_ID_MASK_5_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_13_ID_MASK_5_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_13_ID_MASK_5_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_13_ID_MASK_5_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_13 `UMCTL2_REG_MSK_PCFGIDMASKCH5_13_ID_MASK_5_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_13_ID_MASK_5_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13_ID_MASK_5_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_13_ID_MASK_5_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_13

`ifdef UMCTL2_PORT_CH5_13
// Register PCFGIDVALUECH5_13 
`define UMCTL2_REG_PCFGIDVALUECH5_13_ADDR `SHIFTAPBADDR( 32'h00000d2c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_13_ID_VALUE_5_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_13_ID_VALUE_5_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_13_ID_VALUE_5_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_13_ID_VALUE_5_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_13 `UMCTL2_REG_MSK_PCFGIDVALUECH5_13_ID_VALUE_5_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_13_ID_VALUE_5_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13_ID_VALUE_5_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_13_ID_VALUE_5_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_13

`ifdef UMCTL2_PORT_CH6_13
// Register PCFGIDMASKCH6_13 
`define UMCTL2_REG_PCFGIDMASKCH6_13_ADDR `SHIFTAPBADDR( 32'h00000d30 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_13_ID_MASK_6_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_13_ID_MASK_6_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_13_ID_MASK_6_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_13_ID_MASK_6_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_13 `UMCTL2_REG_MSK_PCFGIDMASKCH6_13_ID_MASK_6_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_13_ID_MASK_6_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13_ID_MASK_6_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_13_ID_MASK_6_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_13

`ifdef UMCTL2_PORT_CH6_13
// Register PCFGIDVALUECH6_13 
`define UMCTL2_REG_PCFGIDVALUECH6_13_ADDR `SHIFTAPBADDR( 32'h00000d34 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_13_ID_VALUE_6_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_13_ID_VALUE_6_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_13_ID_VALUE_6_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_13_ID_VALUE_6_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_13 `UMCTL2_REG_MSK_PCFGIDVALUECH6_13_ID_VALUE_6_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_13_ID_VALUE_6_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13_ID_VALUE_6_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_13_ID_VALUE_6_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_13

`ifdef UMCTL2_PORT_CH7_13
// Register PCFGIDMASKCH7_13 
`define UMCTL2_REG_PCFGIDMASKCH7_13_ADDR `SHIFTAPBADDR( 32'h00000d38 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_13_ID_MASK_7_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_13_ID_MASK_7_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_13_ID_MASK_7_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_13_ID_MASK_7_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_13 `UMCTL2_REG_MSK_PCFGIDMASKCH7_13_ID_MASK_7_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_13_ID_MASK_7_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13_ID_MASK_7_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_13_ID_MASK_7_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_13

`ifdef UMCTL2_PORT_CH7_13
// Register PCFGIDVALUECH7_13 
`define UMCTL2_REG_PCFGIDVALUECH7_13_ADDR `SHIFTAPBADDR( 32'h00000d3c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_13_ID_VALUE_7_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_13_ID_VALUE_7_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_13_ID_VALUE_7_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_13_ID_VALUE_7_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_13 `UMCTL2_REG_MSK_PCFGIDVALUECH7_13_ID_VALUE_7_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_13_ID_VALUE_7_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13_ID_VALUE_7_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_13_ID_VALUE_7_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_13

`ifdef UMCTL2_PORT_CH8_13
// Register PCFGIDMASKCH8_13 
`define UMCTL2_REG_PCFGIDMASKCH8_13_ADDR `SHIFTAPBADDR( 32'h00000d40 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_13_ID_MASK_8_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_13_ID_MASK_8_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_13_ID_MASK_8_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_13_ID_MASK_8_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_13 `UMCTL2_REG_MSK_PCFGIDMASKCH8_13_ID_MASK_8_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_13_ID_MASK_8_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13_ID_MASK_8_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_13_ID_MASK_8_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_13

`ifdef UMCTL2_PORT_CH8_13
// Register PCFGIDVALUECH8_13 
`define UMCTL2_REG_PCFGIDVALUECH8_13_ADDR `SHIFTAPBADDR( 32'h00000d44 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_13_ID_VALUE_8_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_13_ID_VALUE_8_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_13_ID_VALUE_8_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_13_ID_VALUE_8_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_13 `UMCTL2_REG_MSK_PCFGIDVALUECH8_13_ID_VALUE_8_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_13_ID_VALUE_8_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13_ID_VALUE_8_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_13_ID_VALUE_8_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_13

`ifdef UMCTL2_PORT_CH9_13
// Register PCFGIDMASKCH9_13 
`define UMCTL2_REG_PCFGIDMASKCH9_13_ADDR `SHIFTAPBADDR( 32'h00000d48 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_13_ID_MASK_9_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_13_ID_MASK_9_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_13_ID_MASK_9_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_13_ID_MASK_9_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_13 `UMCTL2_REG_MSK_PCFGIDMASKCH9_13_ID_MASK_9_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_13_ID_MASK_9_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13_ID_MASK_9_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_13_ID_MASK_9_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_13

`ifdef UMCTL2_PORT_CH9_13
// Register PCFGIDVALUECH9_13 
`define UMCTL2_REG_PCFGIDVALUECH9_13_ADDR `SHIFTAPBADDR( 32'h00000d4c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_13_ID_VALUE_9_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_13_ID_VALUE_9_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_13_ID_VALUE_9_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_13_ID_VALUE_9_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_13 `UMCTL2_REG_MSK_PCFGIDVALUECH9_13_ID_VALUE_9_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_13_ID_VALUE_9_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13_ID_VALUE_9_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_13_ID_VALUE_9_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_13

`ifdef UMCTL2_PORT_CH10_13
// Register PCFGIDMASKCH10_13 
`define UMCTL2_REG_PCFGIDMASKCH10_13_ADDR `SHIFTAPBADDR( 32'h00000d50 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_13_ID_MASK_10_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_13_ID_MASK_10_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_13_ID_MASK_10_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_13_ID_MASK_10_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_13 `UMCTL2_REG_MSK_PCFGIDMASKCH10_13_ID_MASK_10_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_13_ID_MASK_10_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13_ID_MASK_10_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_13_ID_MASK_10_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_13

`ifdef UMCTL2_PORT_CH10_13
// Register PCFGIDVALUECH10_13 
`define UMCTL2_REG_PCFGIDVALUECH10_13_ADDR `SHIFTAPBADDR( 32'h00000d54 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_13_ID_VALUE_10_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_13_ID_VALUE_10_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_13_ID_VALUE_10_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_13_ID_VALUE_10_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_13 `UMCTL2_REG_MSK_PCFGIDVALUECH10_13_ID_VALUE_10_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_13_ID_VALUE_10_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13_ID_VALUE_10_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_13_ID_VALUE_10_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_13

`ifdef UMCTL2_PORT_CH11_13
// Register PCFGIDMASKCH11_13 
`define UMCTL2_REG_PCFGIDMASKCH11_13_ADDR `SHIFTAPBADDR( 32'h00000d58 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_13_ID_MASK_11_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_13_ID_MASK_11_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_13_ID_MASK_11_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_13_ID_MASK_11_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_13 `UMCTL2_REG_MSK_PCFGIDMASKCH11_13_ID_MASK_11_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_13_ID_MASK_11_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13_ID_MASK_11_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_13_ID_MASK_11_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_13

`ifdef UMCTL2_PORT_CH11_13
// Register PCFGIDVALUECH11_13 
`define UMCTL2_REG_PCFGIDVALUECH11_13_ADDR `SHIFTAPBADDR( 32'h00000d5c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_13_ID_VALUE_11_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_13_ID_VALUE_11_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_13_ID_VALUE_11_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_13_ID_VALUE_11_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_13 `UMCTL2_REG_MSK_PCFGIDVALUECH11_13_ID_VALUE_11_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_13_ID_VALUE_11_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13_ID_VALUE_11_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_13_ID_VALUE_11_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_13

`ifdef UMCTL2_PORT_CH12_13
// Register PCFGIDMASKCH12_13 
`define UMCTL2_REG_PCFGIDMASKCH12_13_ADDR `SHIFTAPBADDR( 32'h00000d60 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_13_ID_MASK_12_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_13_ID_MASK_12_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_13_ID_MASK_12_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_13_ID_MASK_12_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_13 `UMCTL2_REG_MSK_PCFGIDMASKCH12_13_ID_MASK_12_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_13_ID_MASK_12_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13_ID_MASK_12_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_13_ID_MASK_12_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_13

`ifdef UMCTL2_PORT_CH12_13
// Register PCFGIDVALUECH12_13 
`define UMCTL2_REG_PCFGIDVALUECH12_13_ADDR `SHIFTAPBADDR( 32'h00000d64 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_13_ID_VALUE_12_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_13_ID_VALUE_12_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_13_ID_VALUE_12_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_13_ID_VALUE_12_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_13 `UMCTL2_REG_MSK_PCFGIDVALUECH12_13_ID_VALUE_12_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_13_ID_VALUE_12_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13_ID_VALUE_12_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_13_ID_VALUE_12_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_13

`ifdef UMCTL2_PORT_CH13_13
// Register PCFGIDMASKCH13_13 
`define UMCTL2_REG_PCFGIDMASKCH13_13_ADDR `SHIFTAPBADDR( 32'h00000d68 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_13_ID_MASK_13_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_13_ID_MASK_13_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_13_ID_MASK_13_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_13_ID_MASK_13_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_13 `UMCTL2_REG_MSK_PCFGIDMASKCH13_13_ID_MASK_13_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_13_ID_MASK_13_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13_ID_MASK_13_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_13_ID_MASK_13_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_13

`ifdef UMCTL2_PORT_CH13_13
// Register PCFGIDVALUECH13_13 
`define UMCTL2_REG_PCFGIDVALUECH13_13_ADDR `SHIFTAPBADDR( 32'h00000d6c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_13_ID_VALUE_13_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_13_ID_VALUE_13_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_13_ID_VALUE_13_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_13_ID_VALUE_13_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_13 `UMCTL2_REG_MSK_PCFGIDVALUECH13_13_ID_VALUE_13_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_13_ID_VALUE_13_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13_ID_VALUE_13_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_13_ID_VALUE_13_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_13

`ifdef UMCTL2_PORT_CH14_13
// Register PCFGIDMASKCH14_13 
`define UMCTL2_REG_PCFGIDMASKCH14_13_ADDR `SHIFTAPBADDR( 32'h00000d70 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_13_ID_MASK_14_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_13_ID_MASK_14_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_13_ID_MASK_14_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_13_ID_MASK_14_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_13 `UMCTL2_REG_MSK_PCFGIDMASKCH14_13_ID_MASK_14_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_13_ID_MASK_14_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13_ID_MASK_14_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_13_ID_MASK_14_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_13

`ifdef UMCTL2_PORT_CH14_13
// Register PCFGIDVALUECH14_13 
`define UMCTL2_REG_PCFGIDVALUECH14_13_ADDR `SHIFTAPBADDR( 32'h00000d74 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_13_ID_VALUE_14_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_13_ID_VALUE_14_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_13_ID_VALUE_14_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_13_ID_VALUE_14_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_13 `UMCTL2_REG_MSK_PCFGIDVALUECH14_13_ID_VALUE_14_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_13_ID_VALUE_14_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13_ID_VALUE_14_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_13_ID_VALUE_14_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_13

`ifdef UMCTL2_PORT_CH15_13
// Register PCFGIDMASKCH15_13 
`define UMCTL2_REG_PCFGIDMASKCH15_13_ADDR `SHIFTAPBADDR( 32'h00000d78 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_13_ID_MASK_15_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_13_ID_MASK_15_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_13_ID_MASK_15_13 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_13_ID_MASK_15_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_13 `UMCTL2_REG_MSK_PCFGIDMASKCH15_13_ID_MASK_15_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_13_ID_MASK_15_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13_ID_MASK_15_13) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_13_ID_MASK_15_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_13

`ifdef UMCTL2_PORT_CH15_13
// Register PCFGIDVALUECH15_13 
`define UMCTL2_REG_PCFGIDVALUECH15_13_ADDR `SHIFTAPBADDR( 32'h00000d7c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_13_ID_VALUE_15_13 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_13_ID_VALUE_15_13 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_13_ID_VALUE_15_13 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_13_ID_VALUE_15_13 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_13 `UMCTL2_REG_MSK_PCFGIDVALUECH15_13_ID_VALUE_15_13
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_13_ID_VALUE_15_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13_ID_VALUE_15_13) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_13_ID_VALUE_15_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_13 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_13

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_13
// Register PCTRL_13 
`define UMCTL2_REG_PCTRL_13_ADDR `SHIFTAPBADDR( 32'h00000d80 )
`define UMCTL2_REG_MSK_PCTRL_13_PORT_EN_13 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_13_PORT_EN_13 1
`define UMCTL2_REG_OFFSET_PCTRL_13_PORT_EN_13 0
`define UMCTL2_REG_DFLT_PCTRL_13_PORT_EN_13 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_13 `UMCTL2_REG_MSK_PCTRL_13_PORT_EN_13
`define UMCTL2_REG_RWONLY_MSK_PCTRL_13 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_13_PORT_EN_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_13_PORT_EN_13) << `UMCTL2_REG_OFFSET_PCTRL_13_PORT_EN_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_13)) : ({^(`UMCTL2_REG_DFLT_PCTRL_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_13 1
`endif //UMCTL2_PORT_13
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_13
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_13 
`define UMCTL2_REG_PCFGQOS0_13_ADDR `SHIFTAPBADDR( 32'h00000d84 )
`define UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 0
`define UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 8
`define UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION0_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_13_RQOS_MAP_REGION0_13 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION0_13 16
`define UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION0_13 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION1_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_13_RQOS_MAP_REGION1_13 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION1_13 20
`define UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION2_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_13_RQOS_MAP_REGION2_13 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION2_13 24
`define UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION2_13 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_13 ( `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION0_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION1_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION2_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL1_13 `ifdef UMCTL2_A_USE2RAQ_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_LEVEL2_13 `endif | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION0_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION1_13 `ifdef UMCTL2_A_USE2RAQ_13 | `UMCTL2_REG_MSK_PCFGQOS0_13_RQOS_MAP_REGION2_13 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_LEVEL1_13) << `UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_LEVEL1_13) `ifdef UMCTL2_A_USE2RAQ_13 | ((`UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_LEVEL2_13) << `UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_LEVEL2_13) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION0_13) << `UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION0_13) | ((`UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION1_13) << `UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION1_13) `ifdef UMCTL2_A_USE2RAQ_13 | ((`UMCTL2_REG_DFLT_PCFGQOS0_13_RQOS_MAP_REGION2_13) << `UMCTL2_REG_OFFSET_PCFGQOS0_13_RQOS_MAP_REGION2_13) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_13)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_13 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_13

`ifdef UMCTL2_A_AXI_13
`ifdef UMCTL2_XPI_VPR_13
// Register PCFGQOS1_13 
`define UMCTL2_REG_PCFGQOS1_13_ADDR `SHIFTAPBADDR( 32'h00000d88 )
`define UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 0
`define UMCTL2_REG_DFLT_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13 16
`define UMCTL2_REG_DFLT_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_13 ( `UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 | `UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13 | `UMCTL2_REG_MSK_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13) << `UMCTL2_REG_OFFSET_PCFGQOS1_13_RQOS_MAP_TIMEOUTB_13) | ((`UMCTL2_REG_DFLT_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13) << `UMCTL2_REG_OFFSET_PCFGQOS1_13_RQOS_MAP_TIMEOUTR_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_13)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_13 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_13
`endif //UMCTL2_A_AXI_13

`ifdef UMCTL2_A_AXI_13
`ifdef UMCTL2_XPI_VPW_13
// Register PCFGWQOS0_13 
`define UMCTL2_REG_PCFGWQOS0_13_ADDR `SHIFTAPBADDR( 32'h00000d8c )
`define UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION0_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_13_WQOS_MAP_REGION0_13 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION0_13 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION0_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION1_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_13_WQOS_MAP_REGION1_13 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION1_13 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION2_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_13_WQOS_MAP_REGION2_13 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION2_13 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION2_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_13 ( `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION0_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION1_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION2_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION0_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION1_13 | `UMCTL2_REG_MSK_PCFGWQOS0_13_WQOS_MAP_REGION2_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13) << `UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_LEVEL1_13) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13) << `UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_LEVEL2_13) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION0_13) << `UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION0_13) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION1_13) << `UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION1_13) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_13_WQOS_MAP_REGION2_13) << `UMCTL2_REG_OFFSET_PCFGWQOS0_13_WQOS_MAP_REGION2_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_13)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_13 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_13
`endif //UMCTL2_A_AXI_13

`ifdef UMCTL2_A_AXI_13
`ifdef UMCTL2_XPI_VPW_13
// Register PCFGWQOS1_13 
`define UMCTL2_REG_PCFGWQOS1_13_ADDR `SHIFTAPBADDR( 32'h00000d90 )
`define UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_13 ( `UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 | `UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_13 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13 | `UMCTL2_REG_MSK_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_13 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_13 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_13 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_13 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_13 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13) << `UMCTL2_REG_OFFSET_PCFGWQOS1_13_WQOS_MAP_TIMEOUT1_13) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13) << `UMCTL2_REG_OFFSET_PCFGWQOS1_13_WQOS_MAP_TIMEOUT2_13)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_13)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_13 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_13 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_13 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_13 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_13
`endif //UMCTL2_A_AXI_13

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_14
// Register PCFGR_14 
`define UMCTL2_REG_PCFGR_14_ADDR `SHIFTAPBADDR( 32'h00000da4 )
`define UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PRIORITY_14 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_14_RD_PORT_PRIORITY_14 10
`define UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_PRIORITY_14 0
`define UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_PRIORITY_14 10'h0
`define UMCTL2_REG_MSK_PCFGR_14_READ_REORDER_BYPASS_EN_14 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_14_READ_REORDER_BYPASS_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGR_14_READ_REORDER_BYPASS_EN_14 11
`define UMCTL2_REG_DFLT_PCFGR_14_READ_REORDER_BYPASS_EN_14 1'h0
`define UMCTL2_REG_MSK_PCFGR_14_RD_PORT_AGING_EN_14 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_14_RD_PORT_AGING_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_AGING_EN_14 12
`define UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_AGING_EN_14 1'h0
`define UMCTL2_REG_MSK_PCFGR_14_RD_PORT_URGENT_EN_14 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_14_RD_PORT_URGENT_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_URGENT_EN_14 13
`define UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_URGENT_EN_14 1'h0
`define UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 14
`define UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_14_RDWR_ORDERED_EN_14 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_14_RDWR_ORDERED_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGR_14_RDWR_ORDERED_EN_14 16
`define UMCTL2_REG_DFLT_PCFGR_14_RDWR_ORDERED_EN_14 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_14 ( `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PRIORITY_14 | `UMCTL2_REG_MSK_PCFGR_14_READ_REORDER_BYPASS_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_AGING_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_URGENT_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RDWR_ORDERED_EN_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PRIORITY_14 `ifdef UMCTL2_PORT_CH0_14 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_14_READ_REORDER_BYPASS_EN_14 `endif `endif | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_AGING_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_URGENT_EN_14 | `UMCTL2_REG_MSK_PCFGR_14_RD_PORT_PAGEMATCH_EN_14 `ifdef UMCTL2_A_RDWR_ORDERED_14 `ifdef UMCTL2_A_AXI_14 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_14_RDWR_ORDERED_EN_14 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_PRIORITY_14) << `UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_PRIORITY_14) `ifdef UMCTL2_PORT_CH0_14 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_14_READ_REORDER_BYPASS_EN_14) << `UMCTL2_REG_OFFSET_PCFGR_14_READ_REORDER_BYPASS_EN_14) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_AGING_EN_14) << `UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_AGING_EN_14) | ((`UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_URGENT_EN_14) << `UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_URGENT_EN_14) | ((`UMCTL2_REG_DFLT_PCFGR_14_RD_PORT_PAGEMATCH_EN_14) << `UMCTL2_REG_OFFSET_PCFGR_14_RD_PORT_PAGEMATCH_EN_14) `ifdef UMCTL2_A_RDWR_ORDERED_14 `ifdef UMCTL2_A_AXI_14 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_14_RDWR_ORDERED_EN_14) << `UMCTL2_REG_OFFSET_PCFGR_14_RDWR_ORDERED_EN_14) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_14)) : ({^(`UMCTL2_REG_DFLT_PCFGR_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_14 17
`endif //UMCTL2_PORT_14
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_14
// Register PCFGW_14 
`define UMCTL2_REG_PCFGW_14_ADDR `SHIFTAPBADDR( 32'h00000da8 )
`define UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PRIORITY_14 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_14_WR_PORT_PRIORITY_14 10
`define UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_PRIORITY_14 0
`define UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_PRIORITY_14 10'h0
`define UMCTL2_REG_MSK_PCFGW_14_WR_PORT_AGING_EN_14 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_14_WR_PORT_AGING_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_AGING_EN_14 12
`define UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_AGING_EN_14 1'h0
`define UMCTL2_REG_MSK_PCFGW_14_WR_PORT_URGENT_EN_14 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_14_WR_PORT_URGENT_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_URGENT_EN_14 13
`define UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_URGENT_EN_14 1'h0
`define UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PAGEMATCH_EN_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_14_WR_PORT_PAGEMATCH_EN_14 1
`define UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_PAGEMATCH_EN_14 14
`define UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_PAGEMATCH_EN_14 1'h1
`define UMCTL2_REG_MSK_PCFGW_14 ( `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PRIORITY_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_AGING_EN_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_URGENT_EN_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PAGEMATCH_EN_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PRIORITY_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_AGING_EN_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_URGENT_EN_14 | `UMCTL2_REG_MSK_PCFGW_14_WR_PORT_PAGEMATCH_EN_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_PRIORITY_14) << `UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_PRIORITY_14) | ((`UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_AGING_EN_14) << `UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_AGING_EN_14) | ((`UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_URGENT_EN_14) << `UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_URGENT_EN_14) | ((`UMCTL2_REG_DFLT_PCFGW_14_WR_PORT_PAGEMATCH_EN_14) << `UMCTL2_REG_OFFSET_PCFGW_14_WR_PORT_PAGEMATCH_EN_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_14)) : ({^(`UMCTL2_REG_DFLT_PCFGW_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_14 15
`endif //UMCTL2_PORT_14
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_14
// Register PCFGC_14 
`define UMCTL2_REG_PCFGC_14_ADDR `SHIFTAPBADDR( 32'h00000dac )
`define UMCTL2_REG_MSK_PCFGC_14_AHB_ENDIANNESS_14 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_14_AHB_ENDIANNESS_14 2
`define UMCTL2_REG_OFFSET_PCFGC_14_AHB_ENDIANNESS_14 0
`define UMCTL2_REG_DFLT_PCFGC_14_AHB_ENDIANNESS_14 2'h0
`define UMCTL2_REG_MSK_PCFGC_14 `UMCTL2_REG_MSK_PCFGC_14_AHB_ENDIANNESS_14
`define UMCTL2_REG_RWONLY_MSK_PCFGC_14 ( 32'h0 `ifdef UMCTL2_A_AHB_14 | `UMCTL2_REG_MSK_PCFGC_14_AHB_ENDIANNESS_14 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_14 ( 32'h0 `ifdef UMCTL2_A_AHB_14 | ((`UMCTL2_REG_DFLT_PCFGC_14_AHB_ENDIANNESS_14) << `UMCTL2_REG_OFFSET_PCFGC_14_AHB_ENDIANNESS_14) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_14)) : ({^(`UMCTL2_REG_DFLT_PCFGC_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_14 2
`endif //UMCTL2_A_AHB_14

`ifdef UMCTL2_PORT_CH0_14
// Register PCFGIDMASKCH0_14 
`define UMCTL2_REG_PCFGIDMASKCH0_14_ADDR `SHIFTAPBADDR( 32'h00000db0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_14_ID_MASK_0_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_14_ID_MASK_0_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_14_ID_MASK_0_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_14_ID_MASK_0_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_14 `UMCTL2_REG_MSK_PCFGIDMASKCH0_14_ID_MASK_0_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_14_ID_MASK_0_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14_ID_MASK_0_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_14_ID_MASK_0_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_14

`ifdef UMCTL2_PORT_CH0_14
// Register PCFGIDVALUECH0_14 
`define UMCTL2_REG_PCFGIDVALUECH0_14_ADDR `SHIFTAPBADDR( 32'h00000db4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_14_ID_VALUE_0_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_14_ID_VALUE_0_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_14_ID_VALUE_0_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_14_ID_VALUE_0_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_14 `UMCTL2_REG_MSK_PCFGIDVALUECH0_14_ID_VALUE_0_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_14_ID_VALUE_0_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14_ID_VALUE_0_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_14_ID_VALUE_0_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_14

`ifdef UMCTL2_PORT_CH1_14
// Register PCFGIDMASKCH1_14 
`define UMCTL2_REG_PCFGIDMASKCH1_14_ADDR `SHIFTAPBADDR( 32'h00000db8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_14_ID_MASK_1_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_14_ID_MASK_1_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_14_ID_MASK_1_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_14_ID_MASK_1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_14 `UMCTL2_REG_MSK_PCFGIDMASKCH1_14_ID_MASK_1_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_14_ID_MASK_1_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14_ID_MASK_1_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_14_ID_MASK_1_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_14

`ifdef UMCTL2_PORT_CH1_14
// Register PCFGIDVALUECH1_14 
`define UMCTL2_REG_PCFGIDVALUECH1_14_ADDR `SHIFTAPBADDR( 32'h00000dbc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_14_ID_VALUE_1_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_14_ID_VALUE_1_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_14_ID_VALUE_1_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_14_ID_VALUE_1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_14 `UMCTL2_REG_MSK_PCFGIDVALUECH1_14_ID_VALUE_1_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_14_ID_VALUE_1_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14_ID_VALUE_1_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_14_ID_VALUE_1_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_14

`ifdef UMCTL2_PORT_CH2_14
// Register PCFGIDMASKCH2_14 
`define UMCTL2_REG_PCFGIDMASKCH2_14_ADDR `SHIFTAPBADDR( 32'h00000dc0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_14_ID_MASK_2_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_14_ID_MASK_2_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_14_ID_MASK_2_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_14_ID_MASK_2_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_14 `UMCTL2_REG_MSK_PCFGIDMASKCH2_14_ID_MASK_2_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_14_ID_MASK_2_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14_ID_MASK_2_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_14_ID_MASK_2_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_14

`ifdef UMCTL2_PORT_CH2_14
// Register PCFGIDVALUECH2_14 
`define UMCTL2_REG_PCFGIDVALUECH2_14_ADDR `SHIFTAPBADDR( 32'h00000dc4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_14_ID_VALUE_2_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_14_ID_VALUE_2_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_14_ID_VALUE_2_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_14_ID_VALUE_2_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_14 `UMCTL2_REG_MSK_PCFGIDVALUECH2_14_ID_VALUE_2_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_14_ID_VALUE_2_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14_ID_VALUE_2_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_14_ID_VALUE_2_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_14

`ifdef UMCTL2_PORT_CH3_14
// Register PCFGIDMASKCH3_14 
`define UMCTL2_REG_PCFGIDMASKCH3_14_ADDR `SHIFTAPBADDR( 32'h00000dc8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_14_ID_MASK_3_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_14_ID_MASK_3_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_14_ID_MASK_3_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_14_ID_MASK_3_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_14 `UMCTL2_REG_MSK_PCFGIDMASKCH3_14_ID_MASK_3_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_14_ID_MASK_3_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14_ID_MASK_3_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_14_ID_MASK_3_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_14

`ifdef UMCTL2_PORT_CH3_14
// Register PCFGIDVALUECH3_14 
`define UMCTL2_REG_PCFGIDVALUECH3_14_ADDR `SHIFTAPBADDR( 32'h00000dcc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_14_ID_VALUE_3_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_14_ID_VALUE_3_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_14_ID_VALUE_3_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_14_ID_VALUE_3_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_14 `UMCTL2_REG_MSK_PCFGIDVALUECH3_14_ID_VALUE_3_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_14_ID_VALUE_3_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14_ID_VALUE_3_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_14_ID_VALUE_3_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_14

`ifdef UMCTL2_PORT_CH4_14
// Register PCFGIDMASKCH4_14 
`define UMCTL2_REG_PCFGIDMASKCH4_14_ADDR `SHIFTAPBADDR( 32'h00000dd0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_14_ID_MASK_4_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_14_ID_MASK_4_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_14_ID_MASK_4_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_14_ID_MASK_4_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_14 `UMCTL2_REG_MSK_PCFGIDMASKCH4_14_ID_MASK_4_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_14_ID_MASK_4_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14_ID_MASK_4_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_14_ID_MASK_4_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_14

`ifdef UMCTL2_PORT_CH4_14
// Register PCFGIDVALUECH4_14 
`define UMCTL2_REG_PCFGIDVALUECH4_14_ADDR `SHIFTAPBADDR( 32'h00000dd4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_14_ID_VALUE_4_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_14_ID_VALUE_4_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_14_ID_VALUE_4_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_14_ID_VALUE_4_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_14 `UMCTL2_REG_MSK_PCFGIDVALUECH4_14_ID_VALUE_4_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_14_ID_VALUE_4_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14_ID_VALUE_4_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_14_ID_VALUE_4_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_14

`ifdef UMCTL2_PORT_CH5_14
// Register PCFGIDMASKCH5_14 
`define UMCTL2_REG_PCFGIDMASKCH5_14_ADDR `SHIFTAPBADDR( 32'h00000dd8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_14_ID_MASK_5_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_14_ID_MASK_5_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_14_ID_MASK_5_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_14_ID_MASK_5_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_14 `UMCTL2_REG_MSK_PCFGIDMASKCH5_14_ID_MASK_5_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_14_ID_MASK_5_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14_ID_MASK_5_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_14_ID_MASK_5_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_14

`ifdef UMCTL2_PORT_CH5_14
// Register PCFGIDVALUECH5_14 
`define UMCTL2_REG_PCFGIDVALUECH5_14_ADDR `SHIFTAPBADDR( 32'h00000ddc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_14_ID_VALUE_5_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_14_ID_VALUE_5_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_14_ID_VALUE_5_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_14_ID_VALUE_5_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_14 `UMCTL2_REG_MSK_PCFGIDVALUECH5_14_ID_VALUE_5_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_14_ID_VALUE_5_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14_ID_VALUE_5_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_14_ID_VALUE_5_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_14

`ifdef UMCTL2_PORT_CH6_14
// Register PCFGIDMASKCH6_14 
`define UMCTL2_REG_PCFGIDMASKCH6_14_ADDR `SHIFTAPBADDR( 32'h00000de0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_14_ID_MASK_6_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_14_ID_MASK_6_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_14_ID_MASK_6_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_14_ID_MASK_6_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_14 `UMCTL2_REG_MSK_PCFGIDMASKCH6_14_ID_MASK_6_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_14_ID_MASK_6_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14_ID_MASK_6_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_14_ID_MASK_6_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_14

`ifdef UMCTL2_PORT_CH6_14
// Register PCFGIDVALUECH6_14 
`define UMCTL2_REG_PCFGIDVALUECH6_14_ADDR `SHIFTAPBADDR( 32'h00000de4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_14_ID_VALUE_6_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_14_ID_VALUE_6_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_14_ID_VALUE_6_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_14_ID_VALUE_6_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_14 `UMCTL2_REG_MSK_PCFGIDVALUECH6_14_ID_VALUE_6_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_14_ID_VALUE_6_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14_ID_VALUE_6_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_14_ID_VALUE_6_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_14

`ifdef UMCTL2_PORT_CH7_14
// Register PCFGIDMASKCH7_14 
`define UMCTL2_REG_PCFGIDMASKCH7_14_ADDR `SHIFTAPBADDR( 32'h00000de8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_14_ID_MASK_7_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_14_ID_MASK_7_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_14_ID_MASK_7_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_14_ID_MASK_7_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_14 `UMCTL2_REG_MSK_PCFGIDMASKCH7_14_ID_MASK_7_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_14_ID_MASK_7_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14_ID_MASK_7_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_14_ID_MASK_7_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_14

`ifdef UMCTL2_PORT_CH7_14
// Register PCFGIDVALUECH7_14 
`define UMCTL2_REG_PCFGIDVALUECH7_14_ADDR `SHIFTAPBADDR( 32'h00000dec )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_14_ID_VALUE_7_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_14_ID_VALUE_7_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_14_ID_VALUE_7_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_14_ID_VALUE_7_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_14 `UMCTL2_REG_MSK_PCFGIDVALUECH7_14_ID_VALUE_7_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_14_ID_VALUE_7_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14_ID_VALUE_7_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_14_ID_VALUE_7_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_14

`ifdef UMCTL2_PORT_CH8_14
// Register PCFGIDMASKCH8_14 
`define UMCTL2_REG_PCFGIDMASKCH8_14_ADDR `SHIFTAPBADDR( 32'h00000df0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_14_ID_MASK_8_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_14_ID_MASK_8_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_14_ID_MASK_8_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_14_ID_MASK_8_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_14 `UMCTL2_REG_MSK_PCFGIDMASKCH8_14_ID_MASK_8_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_14_ID_MASK_8_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14_ID_MASK_8_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_14_ID_MASK_8_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_14

`ifdef UMCTL2_PORT_CH8_14
// Register PCFGIDVALUECH8_14 
`define UMCTL2_REG_PCFGIDVALUECH8_14_ADDR `SHIFTAPBADDR( 32'h00000df4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_14_ID_VALUE_8_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_14_ID_VALUE_8_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_14_ID_VALUE_8_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_14_ID_VALUE_8_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_14 `UMCTL2_REG_MSK_PCFGIDVALUECH8_14_ID_VALUE_8_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_14_ID_VALUE_8_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14_ID_VALUE_8_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_14_ID_VALUE_8_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_14

`ifdef UMCTL2_PORT_CH9_14
// Register PCFGIDMASKCH9_14 
`define UMCTL2_REG_PCFGIDMASKCH9_14_ADDR `SHIFTAPBADDR( 32'h00000df8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_14_ID_MASK_9_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_14_ID_MASK_9_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_14_ID_MASK_9_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_14_ID_MASK_9_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_14 `UMCTL2_REG_MSK_PCFGIDMASKCH9_14_ID_MASK_9_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_14_ID_MASK_9_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14_ID_MASK_9_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_14_ID_MASK_9_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_14

`ifdef UMCTL2_PORT_CH9_14
// Register PCFGIDVALUECH9_14 
`define UMCTL2_REG_PCFGIDVALUECH9_14_ADDR `SHIFTAPBADDR( 32'h00000dfc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_14_ID_VALUE_9_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_14_ID_VALUE_9_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_14_ID_VALUE_9_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_14_ID_VALUE_9_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_14 `UMCTL2_REG_MSK_PCFGIDVALUECH9_14_ID_VALUE_9_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_14_ID_VALUE_9_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14_ID_VALUE_9_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_14_ID_VALUE_9_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_14

`ifdef UMCTL2_PORT_CH10_14
// Register PCFGIDMASKCH10_14 
`define UMCTL2_REG_PCFGIDMASKCH10_14_ADDR `SHIFTAPBADDR( 32'h00000e00 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_14_ID_MASK_10_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_14_ID_MASK_10_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_14_ID_MASK_10_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_14_ID_MASK_10_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_14 `UMCTL2_REG_MSK_PCFGIDMASKCH10_14_ID_MASK_10_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_14_ID_MASK_10_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14_ID_MASK_10_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_14_ID_MASK_10_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_14

`ifdef UMCTL2_PORT_CH10_14
// Register PCFGIDVALUECH10_14 
`define UMCTL2_REG_PCFGIDVALUECH10_14_ADDR `SHIFTAPBADDR( 32'h00000e04 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_14_ID_VALUE_10_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_14_ID_VALUE_10_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_14_ID_VALUE_10_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_14_ID_VALUE_10_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_14 `UMCTL2_REG_MSK_PCFGIDVALUECH10_14_ID_VALUE_10_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_14_ID_VALUE_10_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14_ID_VALUE_10_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_14_ID_VALUE_10_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_14

`ifdef UMCTL2_PORT_CH11_14
// Register PCFGIDMASKCH11_14 
`define UMCTL2_REG_PCFGIDMASKCH11_14_ADDR `SHIFTAPBADDR( 32'h00000e08 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_14_ID_MASK_11_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_14_ID_MASK_11_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_14_ID_MASK_11_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_14_ID_MASK_11_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_14 `UMCTL2_REG_MSK_PCFGIDMASKCH11_14_ID_MASK_11_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_14_ID_MASK_11_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14_ID_MASK_11_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_14_ID_MASK_11_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_14

`ifdef UMCTL2_PORT_CH11_14
// Register PCFGIDVALUECH11_14 
`define UMCTL2_REG_PCFGIDVALUECH11_14_ADDR `SHIFTAPBADDR( 32'h00000e0c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_14_ID_VALUE_11_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_14_ID_VALUE_11_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_14_ID_VALUE_11_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_14_ID_VALUE_11_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_14 `UMCTL2_REG_MSK_PCFGIDVALUECH11_14_ID_VALUE_11_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_14_ID_VALUE_11_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14_ID_VALUE_11_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_14_ID_VALUE_11_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_14

`ifdef UMCTL2_PORT_CH12_14
// Register PCFGIDMASKCH12_14 
`define UMCTL2_REG_PCFGIDMASKCH12_14_ADDR `SHIFTAPBADDR( 32'h00000e10 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_14_ID_MASK_12_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_14_ID_MASK_12_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_14_ID_MASK_12_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_14_ID_MASK_12_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_14 `UMCTL2_REG_MSK_PCFGIDMASKCH12_14_ID_MASK_12_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_14_ID_MASK_12_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14_ID_MASK_12_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_14_ID_MASK_12_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_14

`ifdef UMCTL2_PORT_CH12_14
// Register PCFGIDVALUECH12_14 
`define UMCTL2_REG_PCFGIDVALUECH12_14_ADDR `SHIFTAPBADDR( 32'h00000e14 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_14_ID_VALUE_12_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_14_ID_VALUE_12_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_14_ID_VALUE_12_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_14_ID_VALUE_12_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_14 `UMCTL2_REG_MSK_PCFGIDVALUECH12_14_ID_VALUE_12_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_14_ID_VALUE_12_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14_ID_VALUE_12_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_14_ID_VALUE_12_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_14

`ifdef UMCTL2_PORT_CH13_14
// Register PCFGIDMASKCH13_14 
`define UMCTL2_REG_PCFGIDMASKCH13_14_ADDR `SHIFTAPBADDR( 32'h00000e18 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_14_ID_MASK_13_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_14_ID_MASK_13_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_14_ID_MASK_13_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_14_ID_MASK_13_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_14 `UMCTL2_REG_MSK_PCFGIDMASKCH13_14_ID_MASK_13_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_14_ID_MASK_13_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14_ID_MASK_13_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_14_ID_MASK_13_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_14

`ifdef UMCTL2_PORT_CH13_14
// Register PCFGIDVALUECH13_14 
`define UMCTL2_REG_PCFGIDVALUECH13_14_ADDR `SHIFTAPBADDR( 32'h00000e1c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_14_ID_VALUE_13_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_14_ID_VALUE_13_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_14_ID_VALUE_13_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_14_ID_VALUE_13_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_14 `UMCTL2_REG_MSK_PCFGIDVALUECH13_14_ID_VALUE_13_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_14_ID_VALUE_13_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14_ID_VALUE_13_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_14_ID_VALUE_13_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_14

`ifdef UMCTL2_PORT_CH14_14
// Register PCFGIDMASKCH14_14 
`define UMCTL2_REG_PCFGIDMASKCH14_14_ADDR `SHIFTAPBADDR( 32'h00000e20 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_14_ID_MASK_14_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_14_ID_MASK_14_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_14_ID_MASK_14_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_14_ID_MASK_14_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_14 `UMCTL2_REG_MSK_PCFGIDMASKCH14_14_ID_MASK_14_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_14_ID_MASK_14_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14_ID_MASK_14_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_14_ID_MASK_14_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_14

`ifdef UMCTL2_PORT_CH14_14
// Register PCFGIDVALUECH14_14 
`define UMCTL2_REG_PCFGIDVALUECH14_14_ADDR `SHIFTAPBADDR( 32'h00000e24 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_14_ID_VALUE_14_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_14_ID_VALUE_14_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_14_ID_VALUE_14_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_14_ID_VALUE_14_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_14 `UMCTL2_REG_MSK_PCFGIDVALUECH14_14_ID_VALUE_14_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_14_ID_VALUE_14_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14_ID_VALUE_14_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_14_ID_VALUE_14_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_14

`ifdef UMCTL2_PORT_CH15_14
// Register PCFGIDMASKCH15_14 
`define UMCTL2_REG_PCFGIDMASKCH15_14_ADDR `SHIFTAPBADDR( 32'h00000e28 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_14_ID_MASK_15_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_14_ID_MASK_15_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_14_ID_MASK_15_14 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_14_ID_MASK_15_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_14 `UMCTL2_REG_MSK_PCFGIDMASKCH15_14_ID_MASK_15_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_14_ID_MASK_15_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14_ID_MASK_15_14) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_14_ID_MASK_15_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_14

`ifdef UMCTL2_PORT_CH15_14
// Register PCFGIDVALUECH15_14 
`define UMCTL2_REG_PCFGIDVALUECH15_14_ADDR `SHIFTAPBADDR( 32'h00000e2c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_14_ID_VALUE_15_14 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_14_ID_VALUE_15_14 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_14_ID_VALUE_15_14 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_14_ID_VALUE_15_14 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_14 `UMCTL2_REG_MSK_PCFGIDVALUECH15_14_ID_VALUE_15_14
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_14_ID_VALUE_15_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14_ID_VALUE_15_14) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_14_ID_VALUE_15_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_14 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_14

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_14
// Register PCTRL_14 
`define UMCTL2_REG_PCTRL_14_ADDR `SHIFTAPBADDR( 32'h00000e30 )
`define UMCTL2_REG_MSK_PCTRL_14_PORT_EN_14 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_14_PORT_EN_14 1
`define UMCTL2_REG_OFFSET_PCTRL_14_PORT_EN_14 0
`define UMCTL2_REG_DFLT_PCTRL_14_PORT_EN_14 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_14 `UMCTL2_REG_MSK_PCTRL_14_PORT_EN_14
`define UMCTL2_REG_RWONLY_MSK_PCTRL_14 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_14_PORT_EN_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_14_PORT_EN_14) << `UMCTL2_REG_OFFSET_PCTRL_14_PORT_EN_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_14)) : ({^(`UMCTL2_REG_DFLT_PCTRL_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_14 1
`endif //UMCTL2_PORT_14
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_14
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_14 
`define UMCTL2_REG_PCFGQOS0_14_ADDR `SHIFTAPBADDR( 32'h00000e34 )
`define UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 0
`define UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 8
`define UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION0_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_14_RQOS_MAP_REGION0_14 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION0_14 16
`define UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION0_14 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION1_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_14_RQOS_MAP_REGION1_14 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION1_14 20
`define UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION2_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_14_RQOS_MAP_REGION2_14 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION2_14 24
`define UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION2_14 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_14 ( `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION0_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION1_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION2_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL1_14 `ifdef UMCTL2_A_USE2RAQ_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_LEVEL2_14 `endif | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION0_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION1_14 `ifdef UMCTL2_A_USE2RAQ_14 | `UMCTL2_REG_MSK_PCFGQOS0_14_RQOS_MAP_REGION2_14 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_LEVEL1_14) << `UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_LEVEL1_14) `ifdef UMCTL2_A_USE2RAQ_14 | ((`UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_LEVEL2_14) << `UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_LEVEL2_14) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION0_14) << `UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION0_14) | ((`UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION1_14) << `UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION1_14) `ifdef UMCTL2_A_USE2RAQ_14 | ((`UMCTL2_REG_DFLT_PCFGQOS0_14_RQOS_MAP_REGION2_14) << `UMCTL2_REG_OFFSET_PCFGQOS0_14_RQOS_MAP_REGION2_14) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_14)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_14 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_14

`ifdef UMCTL2_A_AXI_14
`ifdef UMCTL2_XPI_VPR_14
// Register PCFGQOS1_14 
`define UMCTL2_REG_PCFGQOS1_14_ADDR `SHIFTAPBADDR( 32'h00000e38 )
`define UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 0
`define UMCTL2_REG_DFLT_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14 16
`define UMCTL2_REG_DFLT_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_14 ( `UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 | `UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14 | `UMCTL2_REG_MSK_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14) << `UMCTL2_REG_OFFSET_PCFGQOS1_14_RQOS_MAP_TIMEOUTB_14) | ((`UMCTL2_REG_DFLT_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14) << `UMCTL2_REG_OFFSET_PCFGQOS1_14_RQOS_MAP_TIMEOUTR_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_14)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_14 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_14
`endif //UMCTL2_A_AXI_14

`ifdef UMCTL2_A_AXI_14
`ifdef UMCTL2_XPI_VPW_14
// Register PCFGWQOS0_14 
`define UMCTL2_REG_PCFGWQOS0_14_ADDR `SHIFTAPBADDR( 32'h00000e3c )
`define UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION0_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_14_WQOS_MAP_REGION0_14 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION0_14 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION0_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION1_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_14_WQOS_MAP_REGION1_14 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION1_14 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION2_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_14_WQOS_MAP_REGION2_14 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION2_14 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION2_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_14 ( `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION0_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION1_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION2_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION0_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION1_14 | `UMCTL2_REG_MSK_PCFGWQOS0_14_WQOS_MAP_REGION2_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14) << `UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_LEVEL1_14) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14) << `UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_LEVEL2_14) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION0_14) << `UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION0_14) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION1_14) << `UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION1_14) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_14_WQOS_MAP_REGION2_14) << `UMCTL2_REG_OFFSET_PCFGWQOS0_14_WQOS_MAP_REGION2_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_14)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_14 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_14
`endif //UMCTL2_A_AXI_14

`ifdef UMCTL2_A_AXI_14
`ifdef UMCTL2_XPI_VPW_14
// Register PCFGWQOS1_14 
`define UMCTL2_REG_PCFGWQOS1_14_ADDR `SHIFTAPBADDR( 32'h00000e40 )
`define UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_14 ( `UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 | `UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_14 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14 | `UMCTL2_REG_MSK_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_14 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_14 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_14 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_14 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_14 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14) << `UMCTL2_REG_OFFSET_PCFGWQOS1_14_WQOS_MAP_TIMEOUT1_14) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14) << `UMCTL2_REG_OFFSET_PCFGWQOS1_14_WQOS_MAP_TIMEOUT2_14)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_14)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_14 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_14 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_14 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_14 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_14
`endif //UMCTL2_A_AXI_14

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_15
// Register PCFGR_15 
`define UMCTL2_REG_PCFGR_15_ADDR `SHIFTAPBADDR( 32'h00000e54 )
`define UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PRIORITY_15 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGR_15_RD_PORT_PRIORITY_15 10
`define UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_PRIORITY_15 0
`define UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_PRIORITY_15 10'h0
`define UMCTL2_REG_MSK_PCFGR_15_READ_REORDER_BYPASS_EN_15 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PCFGR_15_READ_REORDER_BYPASS_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGR_15_READ_REORDER_BYPASS_EN_15 11
`define UMCTL2_REG_DFLT_PCFGR_15_READ_REORDER_BYPASS_EN_15 1'h0
`define UMCTL2_REG_MSK_PCFGR_15_RD_PORT_AGING_EN_15 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGR_15_RD_PORT_AGING_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_AGING_EN_15 12
`define UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_AGING_EN_15 1'h0
`define UMCTL2_REG_MSK_PCFGR_15_RD_PORT_URGENT_EN_15 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGR_15_RD_PORT_URGENT_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_URGENT_EN_15 13
`define UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_URGENT_EN_15 1'h0
`define UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 14
`define UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define UMCTL2_REG_MSK_PCFGR_15_RDWR_ORDERED_EN_15 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_PCFGR_15_RDWR_ORDERED_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGR_15_RDWR_ORDERED_EN_15 16
`define UMCTL2_REG_DFLT_PCFGR_15_RDWR_ORDERED_EN_15 (`UPCTL2_EN==1) ? 1'h1 : 1'h0
`define UMCTL2_REG_MSK_PCFGR_15 ( `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PRIORITY_15 | `UMCTL2_REG_MSK_PCFGR_15_READ_REORDER_BYPASS_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_AGING_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_URGENT_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RDWR_ORDERED_EN_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGR_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PRIORITY_15 `ifdef UMCTL2_PORT_CH0_15 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_15_READ_REORDER_BYPASS_EN_15 `endif `endif | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_AGING_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_URGENT_EN_15 | `UMCTL2_REG_MSK_PCFGR_15_RD_PORT_PAGEMATCH_EN_15 `ifdef UMCTL2_A_RDWR_ORDERED_15 `ifdef UMCTL2_A_AXI_15 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_MSK_PCFGR_15_RDWR_ORDERED_EN_15 `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGR_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGR_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGR_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGR_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGR_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_PRIORITY_15) << `UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_PRIORITY_15) `ifdef UMCTL2_PORT_CH0_15 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_15_READ_REORDER_BYPASS_EN_15) << `UMCTL2_REG_OFFSET_PCFGR_15_READ_REORDER_BYPASS_EN_15) `endif `endif | ((`UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_AGING_EN_15) << `UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_AGING_EN_15) | ((`UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_URGENT_EN_15) << `UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_URGENT_EN_15) | ((`UMCTL2_REG_DFLT_PCFGR_15_RD_PORT_PAGEMATCH_EN_15) << `UMCTL2_REG_OFFSET_PCFGR_15_RD_PORT_PAGEMATCH_EN_15) `ifdef UMCTL2_A_RDWR_ORDERED_15 `ifdef UMCTL2_A_AXI_15 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DFLT_PCFGR_15_RDWR_ORDERED_EN_15) << `UMCTL2_REG_OFFSET_PCFGR_15_RDWR_ORDERED_EN_15) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGR_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGR_15)) : ({^(`UMCTL2_REG_DFLT_PCFGR_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGR_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGR_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGR_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGR_15 17
`endif //UMCTL2_PORT_15
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_15
// Register PCFGW_15 
`define UMCTL2_REG_PCFGW_15_ADDR `SHIFTAPBADDR( 32'h00000e58 )
`define UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PRIORITY_15 32'b00000000000000000000001111111111
`define UMCTL2_REG_SIZE_PCFGW_15_WR_PORT_PRIORITY_15 10
`define UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_PRIORITY_15 0
`define UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_PRIORITY_15 10'h0
`define UMCTL2_REG_MSK_PCFGW_15_WR_PORT_AGING_EN_15 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PCFGW_15_WR_PORT_AGING_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_AGING_EN_15 12
`define UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_AGING_EN_15 1'h0
`define UMCTL2_REG_MSK_PCFGW_15_WR_PORT_URGENT_EN_15 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PCFGW_15_WR_PORT_URGENT_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_URGENT_EN_15 13
`define UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_URGENT_EN_15 1'h0
`define UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PAGEMATCH_EN_15 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PCFGW_15_WR_PORT_PAGEMATCH_EN_15 1
`define UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_PAGEMATCH_EN_15 14
`define UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_PAGEMATCH_EN_15 1'h1
`define UMCTL2_REG_MSK_PCFGW_15 ( `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PRIORITY_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_AGING_EN_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_URGENT_EN_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PAGEMATCH_EN_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGW_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PRIORITY_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_AGING_EN_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_URGENT_EN_15 | `UMCTL2_REG_MSK_PCFGW_15_WR_PORT_PAGEMATCH_EN_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGW_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGW_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGW_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGW_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGW_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_PRIORITY_15) << `UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_PRIORITY_15) | ((`UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_AGING_EN_15) << `UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_AGING_EN_15) | ((`UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_URGENT_EN_15) << `UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_URGENT_EN_15) | ((`UMCTL2_REG_DFLT_PCFGW_15_WR_PORT_PAGEMATCH_EN_15) << `UMCTL2_REG_OFFSET_PCFGW_15_WR_PORT_PAGEMATCH_EN_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGW_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGW_15)) : ({^(`UMCTL2_REG_DFLT_PCFGW_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGW_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGW_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGW_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGW_15 15
`endif //UMCTL2_PORT_15
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AHB_15
// Register PCFGC_15 
`define UMCTL2_REG_PCFGC_15_ADDR `SHIFTAPBADDR( 32'h00000e5c )
`define UMCTL2_REG_MSK_PCFGC_15_AHB_ENDIANNESS_15 32'b00000000000000000000000000000011
`define UMCTL2_REG_SIZE_PCFGC_15_AHB_ENDIANNESS_15 2
`define UMCTL2_REG_OFFSET_PCFGC_15_AHB_ENDIANNESS_15 0
`define UMCTL2_REG_DFLT_PCFGC_15_AHB_ENDIANNESS_15 2'h0
`define UMCTL2_REG_MSK_PCFGC_15 `UMCTL2_REG_MSK_PCFGC_15_AHB_ENDIANNESS_15
`define UMCTL2_REG_RWONLY_MSK_PCFGC_15 ( 32'h0 `ifdef UMCTL2_A_AHB_15 | `UMCTL2_REG_MSK_PCFGC_15_AHB_ENDIANNESS_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGC_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGC_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGC_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGC_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGC_15 ( 32'h0 `ifdef UMCTL2_A_AHB_15 | ((`UMCTL2_REG_DFLT_PCFGC_15_AHB_ENDIANNESS_15) << `UMCTL2_REG_OFFSET_PCFGC_15_AHB_ENDIANNESS_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGC_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGC_15)) : ({^(`UMCTL2_REG_DFLT_PCFGC_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGC_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGC_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGC_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGC_15 2
`endif //UMCTL2_A_AHB_15

`ifdef UMCTL2_PORT_CH0_15
// Register PCFGIDMASKCH0_15 
`define UMCTL2_REG_PCFGIDMASKCH0_15_ADDR `SHIFTAPBADDR( 32'h00000e60 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_15_ID_MASK_0_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_15_ID_MASK_0_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH0_15_ID_MASK_0_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_15_ID_MASK_0_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH0_15 `UMCTL2_REG_MSK_PCFGIDMASKCH0_15_ID_MASK_0_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH0_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH0_15_ID_MASK_0_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH0_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH0_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH0_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH0_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH0_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15_ID_MASK_0_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH0_15_ID_MASK_0_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH0_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH0_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH0_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_15

`ifdef UMCTL2_PORT_CH0_15
// Register PCFGIDVALUECH0_15 
`define UMCTL2_REG_PCFGIDVALUECH0_15_ADDR `SHIFTAPBADDR( 32'h00000e64 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_15_ID_VALUE_0_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_15_ID_VALUE_0_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH0_15_ID_VALUE_0_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_15_ID_VALUE_0_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH0_15 `UMCTL2_REG_MSK_PCFGIDVALUECH0_15_ID_VALUE_0_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH0_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH0_15_ID_VALUE_0_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH0_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH0_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH0_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH0_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH0_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15_ID_VALUE_0_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH0_15_ID_VALUE_0_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH0_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH0_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH0_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH0_15

`ifdef UMCTL2_PORT_CH1_15
// Register PCFGIDMASKCH1_15 
`define UMCTL2_REG_PCFGIDMASKCH1_15_ADDR `SHIFTAPBADDR( 32'h00000e68 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_15_ID_MASK_1_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_15_ID_MASK_1_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH1_15_ID_MASK_1_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_15_ID_MASK_1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH1_15 `UMCTL2_REG_MSK_PCFGIDMASKCH1_15_ID_MASK_1_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH1_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH1_15_ID_MASK_1_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH1_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH1_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH1_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH1_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH1_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15_ID_MASK_1_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH1_15_ID_MASK_1_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH1_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH1_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH1_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_15

`ifdef UMCTL2_PORT_CH1_15
// Register PCFGIDVALUECH1_15 
`define UMCTL2_REG_PCFGIDVALUECH1_15_ADDR `SHIFTAPBADDR( 32'h00000e6c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_15_ID_VALUE_1_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_15_ID_VALUE_1_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH1_15_ID_VALUE_1_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_15_ID_VALUE_1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH1_15 `UMCTL2_REG_MSK_PCFGIDVALUECH1_15_ID_VALUE_1_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH1_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH1_15_ID_VALUE_1_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH1_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH1_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH1_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH1_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH1_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15_ID_VALUE_1_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH1_15_ID_VALUE_1_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH1_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH1_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH1_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH1_15

`ifdef UMCTL2_PORT_CH2_15
// Register PCFGIDMASKCH2_15 
`define UMCTL2_REG_PCFGIDMASKCH2_15_ADDR `SHIFTAPBADDR( 32'h00000e70 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_15_ID_MASK_2_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_15_ID_MASK_2_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH2_15_ID_MASK_2_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_15_ID_MASK_2_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH2_15 `UMCTL2_REG_MSK_PCFGIDMASKCH2_15_ID_MASK_2_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH2_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH2_15_ID_MASK_2_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH2_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH2_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH2_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH2_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH2_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15_ID_MASK_2_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH2_15_ID_MASK_2_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH2_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH2_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH2_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_15

`ifdef UMCTL2_PORT_CH2_15
// Register PCFGIDVALUECH2_15 
`define UMCTL2_REG_PCFGIDVALUECH2_15_ADDR `SHIFTAPBADDR( 32'h00000e74 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_15_ID_VALUE_2_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_15_ID_VALUE_2_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH2_15_ID_VALUE_2_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_15_ID_VALUE_2_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH2_15 `UMCTL2_REG_MSK_PCFGIDVALUECH2_15_ID_VALUE_2_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH2_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH2_15_ID_VALUE_2_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH2_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH2_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH2_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH2_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH2_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15_ID_VALUE_2_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH2_15_ID_VALUE_2_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH2_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH2_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH2_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH2_15

`ifdef UMCTL2_PORT_CH3_15
// Register PCFGIDMASKCH3_15 
`define UMCTL2_REG_PCFGIDMASKCH3_15_ADDR `SHIFTAPBADDR( 32'h00000e78 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_15_ID_MASK_3_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_15_ID_MASK_3_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH3_15_ID_MASK_3_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_15_ID_MASK_3_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH3_15 `UMCTL2_REG_MSK_PCFGIDMASKCH3_15_ID_MASK_3_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH3_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH3_15_ID_MASK_3_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH3_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH3_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH3_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH3_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH3_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15_ID_MASK_3_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH3_15_ID_MASK_3_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH3_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH3_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH3_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_15

`ifdef UMCTL2_PORT_CH3_15
// Register PCFGIDVALUECH3_15 
`define UMCTL2_REG_PCFGIDVALUECH3_15_ADDR `SHIFTAPBADDR( 32'h00000e7c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_15_ID_VALUE_3_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_15_ID_VALUE_3_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH3_15_ID_VALUE_3_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_15_ID_VALUE_3_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH3_15 `UMCTL2_REG_MSK_PCFGIDVALUECH3_15_ID_VALUE_3_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH3_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH3_15_ID_VALUE_3_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH3_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH3_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH3_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH3_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH3_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15_ID_VALUE_3_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH3_15_ID_VALUE_3_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH3_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH3_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH3_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH3_15

`ifdef UMCTL2_PORT_CH4_15
// Register PCFGIDMASKCH4_15 
`define UMCTL2_REG_PCFGIDMASKCH4_15_ADDR `SHIFTAPBADDR( 32'h00000e80 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_15_ID_MASK_4_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_15_ID_MASK_4_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH4_15_ID_MASK_4_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_15_ID_MASK_4_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH4_15 `UMCTL2_REG_MSK_PCFGIDMASKCH4_15_ID_MASK_4_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH4_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH4_15_ID_MASK_4_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH4_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH4_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH4_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH4_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH4_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15_ID_MASK_4_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH4_15_ID_MASK_4_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH4_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH4_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH4_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_15

`ifdef UMCTL2_PORT_CH4_15
// Register PCFGIDVALUECH4_15 
`define UMCTL2_REG_PCFGIDVALUECH4_15_ADDR `SHIFTAPBADDR( 32'h00000e84 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_15_ID_VALUE_4_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_15_ID_VALUE_4_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH4_15_ID_VALUE_4_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_15_ID_VALUE_4_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH4_15 `UMCTL2_REG_MSK_PCFGIDVALUECH4_15_ID_VALUE_4_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH4_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH4_15_ID_VALUE_4_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH4_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH4_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH4_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH4_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH4_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15_ID_VALUE_4_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH4_15_ID_VALUE_4_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH4_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH4_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH4_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH4_15

`ifdef UMCTL2_PORT_CH5_15
// Register PCFGIDMASKCH5_15 
`define UMCTL2_REG_PCFGIDMASKCH5_15_ADDR `SHIFTAPBADDR( 32'h00000e88 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_15_ID_MASK_5_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_15_ID_MASK_5_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH5_15_ID_MASK_5_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_15_ID_MASK_5_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH5_15 `UMCTL2_REG_MSK_PCFGIDMASKCH5_15_ID_MASK_5_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH5_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH5_15_ID_MASK_5_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH5_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH5_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH5_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH5_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH5_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15_ID_MASK_5_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH5_15_ID_MASK_5_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH5_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH5_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH5_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_15

`ifdef UMCTL2_PORT_CH5_15
// Register PCFGIDVALUECH5_15 
`define UMCTL2_REG_PCFGIDVALUECH5_15_ADDR `SHIFTAPBADDR( 32'h00000e8c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_15_ID_VALUE_5_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_15_ID_VALUE_5_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH5_15_ID_VALUE_5_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_15_ID_VALUE_5_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH5_15 `UMCTL2_REG_MSK_PCFGIDVALUECH5_15_ID_VALUE_5_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH5_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH5_15_ID_VALUE_5_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH5_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH5_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH5_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH5_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH5_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15_ID_VALUE_5_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH5_15_ID_VALUE_5_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH5_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH5_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH5_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH5_15

`ifdef UMCTL2_PORT_CH6_15
// Register PCFGIDMASKCH6_15 
`define UMCTL2_REG_PCFGIDMASKCH6_15_ADDR `SHIFTAPBADDR( 32'h00000e90 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_15_ID_MASK_6_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_15_ID_MASK_6_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH6_15_ID_MASK_6_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_15_ID_MASK_6_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH6_15 `UMCTL2_REG_MSK_PCFGIDMASKCH6_15_ID_MASK_6_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH6_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH6_15_ID_MASK_6_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH6_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH6_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH6_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH6_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH6_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15_ID_MASK_6_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH6_15_ID_MASK_6_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH6_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH6_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH6_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_15

`ifdef UMCTL2_PORT_CH6_15
// Register PCFGIDVALUECH6_15 
`define UMCTL2_REG_PCFGIDVALUECH6_15_ADDR `SHIFTAPBADDR( 32'h00000e94 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_15_ID_VALUE_6_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_15_ID_VALUE_6_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH6_15_ID_VALUE_6_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_15_ID_VALUE_6_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH6_15 `UMCTL2_REG_MSK_PCFGIDVALUECH6_15_ID_VALUE_6_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH6_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH6_15_ID_VALUE_6_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH6_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH6_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH6_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH6_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH6_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15_ID_VALUE_6_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH6_15_ID_VALUE_6_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH6_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH6_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH6_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH6_15

`ifdef UMCTL2_PORT_CH7_15
// Register PCFGIDMASKCH7_15 
`define UMCTL2_REG_PCFGIDMASKCH7_15_ADDR `SHIFTAPBADDR( 32'h00000e98 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_15_ID_MASK_7_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_15_ID_MASK_7_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH7_15_ID_MASK_7_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_15_ID_MASK_7_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH7_15 `UMCTL2_REG_MSK_PCFGIDMASKCH7_15_ID_MASK_7_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH7_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH7_15_ID_MASK_7_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH7_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH7_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH7_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH7_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH7_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15_ID_MASK_7_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH7_15_ID_MASK_7_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH7_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH7_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH7_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_15

`ifdef UMCTL2_PORT_CH7_15
// Register PCFGIDVALUECH7_15 
`define UMCTL2_REG_PCFGIDVALUECH7_15_ADDR `SHIFTAPBADDR( 32'h00000e9c )
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_15_ID_VALUE_7_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_15_ID_VALUE_7_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH7_15_ID_VALUE_7_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_15_ID_VALUE_7_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH7_15 `UMCTL2_REG_MSK_PCFGIDVALUECH7_15_ID_VALUE_7_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH7_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH7_15_ID_VALUE_7_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH7_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH7_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH7_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH7_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH7_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15_ID_VALUE_7_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH7_15_ID_VALUE_7_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH7_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH7_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH7_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH7_15

`ifdef UMCTL2_PORT_CH8_15
// Register PCFGIDMASKCH8_15 
`define UMCTL2_REG_PCFGIDMASKCH8_15_ADDR `SHIFTAPBADDR( 32'h00000ea0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_15_ID_MASK_8_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_15_ID_MASK_8_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH8_15_ID_MASK_8_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_15_ID_MASK_8_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH8_15 `UMCTL2_REG_MSK_PCFGIDMASKCH8_15_ID_MASK_8_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH8_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH8_15_ID_MASK_8_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH8_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH8_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH8_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH8_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH8_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15_ID_MASK_8_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH8_15_ID_MASK_8_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH8_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH8_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH8_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_15

`ifdef UMCTL2_PORT_CH8_15
// Register PCFGIDVALUECH8_15 
`define UMCTL2_REG_PCFGIDVALUECH8_15_ADDR `SHIFTAPBADDR( 32'h00000ea4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_15_ID_VALUE_8_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_15_ID_VALUE_8_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH8_15_ID_VALUE_8_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_15_ID_VALUE_8_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH8_15 `UMCTL2_REG_MSK_PCFGIDVALUECH8_15_ID_VALUE_8_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH8_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH8_15_ID_VALUE_8_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH8_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH8_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH8_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH8_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH8_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15_ID_VALUE_8_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH8_15_ID_VALUE_8_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH8_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH8_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH8_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH8_15

`ifdef UMCTL2_PORT_CH9_15
// Register PCFGIDMASKCH9_15 
`define UMCTL2_REG_PCFGIDMASKCH9_15_ADDR `SHIFTAPBADDR( 32'h00000ea8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_15_ID_MASK_9_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_15_ID_MASK_9_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH9_15_ID_MASK_9_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_15_ID_MASK_9_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH9_15 `UMCTL2_REG_MSK_PCFGIDMASKCH9_15_ID_MASK_9_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH9_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH9_15_ID_MASK_9_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH9_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH9_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH9_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH9_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH9_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15_ID_MASK_9_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH9_15_ID_MASK_9_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH9_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH9_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH9_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_15

`ifdef UMCTL2_PORT_CH9_15
// Register PCFGIDVALUECH9_15 
`define UMCTL2_REG_PCFGIDVALUECH9_15_ADDR `SHIFTAPBADDR( 32'h00000eac )
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_15_ID_VALUE_9_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_15_ID_VALUE_9_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH9_15_ID_VALUE_9_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_15_ID_VALUE_9_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH9_15 `UMCTL2_REG_MSK_PCFGIDVALUECH9_15_ID_VALUE_9_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH9_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH9_15_ID_VALUE_9_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH9_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH9_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH9_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH9_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH9_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15_ID_VALUE_9_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH9_15_ID_VALUE_9_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH9_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH9_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH9_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH9_15

`ifdef UMCTL2_PORT_CH10_15
// Register PCFGIDMASKCH10_15 
`define UMCTL2_REG_PCFGIDMASKCH10_15_ADDR `SHIFTAPBADDR( 32'h00000eb0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_15_ID_MASK_10_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_15_ID_MASK_10_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH10_15_ID_MASK_10_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_15_ID_MASK_10_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH10_15 `UMCTL2_REG_MSK_PCFGIDMASKCH10_15_ID_MASK_10_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH10_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH10_15_ID_MASK_10_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH10_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH10_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH10_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH10_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH10_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15_ID_MASK_10_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH10_15_ID_MASK_10_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH10_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH10_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH10_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_15

`ifdef UMCTL2_PORT_CH10_15
// Register PCFGIDVALUECH10_15 
`define UMCTL2_REG_PCFGIDVALUECH10_15_ADDR `SHIFTAPBADDR( 32'h00000eb4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_15_ID_VALUE_10_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_15_ID_VALUE_10_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH10_15_ID_VALUE_10_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_15_ID_VALUE_10_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH10_15 `UMCTL2_REG_MSK_PCFGIDVALUECH10_15_ID_VALUE_10_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH10_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH10_15_ID_VALUE_10_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH10_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH10_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH10_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH10_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH10_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15_ID_VALUE_10_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH10_15_ID_VALUE_10_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH10_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH10_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH10_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH10_15

`ifdef UMCTL2_PORT_CH11_15
// Register PCFGIDMASKCH11_15 
`define UMCTL2_REG_PCFGIDMASKCH11_15_ADDR `SHIFTAPBADDR( 32'h00000eb8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_15_ID_MASK_11_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_15_ID_MASK_11_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH11_15_ID_MASK_11_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_15_ID_MASK_11_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH11_15 `UMCTL2_REG_MSK_PCFGIDMASKCH11_15_ID_MASK_11_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH11_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH11_15_ID_MASK_11_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH11_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH11_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH11_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH11_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH11_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15_ID_MASK_11_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH11_15_ID_MASK_11_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH11_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH11_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH11_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_15

`ifdef UMCTL2_PORT_CH11_15
// Register PCFGIDVALUECH11_15 
`define UMCTL2_REG_PCFGIDVALUECH11_15_ADDR `SHIFTAPBADDR( 32'h00000ebc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_15_ID_VALUE_11_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_15_ID_VALUE_11_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH11_15_ID_VALUE_11_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_15_ID_VALUE_11_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH11_15 `UMCTL2_REG_MSK_PCFGIDVALUECH11_15_ID_VALUE_11_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH11_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH11_15_ID_VALUE_11_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH11_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH11_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH11_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH11_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH11_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15_ID_VALUE_11_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH11_15_ID_VALUE_11_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH11_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH11_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH11_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH11_15

`ifdef UMCTL2_PORT_CH12_15
// Register PCFGIDMASKCH12_15 
`define UMCTL2_REG_PCFGIDMASKCH12_15_ADDR `SHIFTAPBADDR( 32'h00000ec0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_15_ID_MASK_12_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_15_ID_MASK_12_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH12_15_ID_MASK_12_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_15_ID_MASK_12_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH12_15 `UMCTL2_REG_MSK_PCFGIDMASKCH12_15_ID_MASK_12_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH12_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH12_15_ID_MASK_12_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH12_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH12_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH12_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH12_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH12_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15_ID_MASK_12_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH12_15_ID_MASK_12_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH12_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH12_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH12_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_15

`ifdef UMCTL2_PORT_CH12_15
// Register PCFGIDVALUECH12_15 
`define UMCTL2_REG_PCFGIDVALUECH12_15_ADDR `SHIFTAPBADDR( 32'h00000ec4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_15_ID_VALUE_12_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_15_ID_VALUE_12_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH12_15_ID_VALUE_12_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_15_ID_VALUE_12_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH12_15 `UMCTL2_REG_MSK_PCFGIDVALUECH12_15_ID_VALUE_12_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH12_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH12_15_ID_VALUE_12_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH12_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH12_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH12_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH12_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH12_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15_ID_VALUE_12_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH12_15_ID_VALUE_12_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH12_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH12_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH12_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH12_15

`ifdef UMCTL2_PORT_CH13_15
// Register PCFGIDMASKCH13_15 
`define UMCTL2_REG_PCFGIDMASKCH13_15_ADDR `SHIFTAPBADDR( 32'h00000ec8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_15_ID_MASK_13_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_15_ID_MASK_13_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH13_15_ID_MASK_13_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_15_ID_MASK_13_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH13_15 `UMCTL2_REG_MSK_PCFGIDMASKCH13_15_ID_MASK_13_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH13_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH13_15_ID_MASK_13_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH13_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH13_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH13_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH13_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH13_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15_ID_MASK_13_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH13_15_ID_MASK_13_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH13_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH13_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH13_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_15

`ifdef UMCTL2_PORT_CH13_15
// Register PCFGIDVALUECH13_15 
`define UMCTL2_REG_PCFGIDVALUECH13_15_ADDR `SHIFTAPBADDR( 32'h00000ecc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_15_ID_VALUE_13_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_15_ID_VALUE_13_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH13_15_ID_VALUE_13_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_15_ID_VALUE_13_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH13_15 `UMCTL2_REG_MSK_PCFGIDVALUECH13_15_ID_VALUE_13_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH13_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH13_15_ID_VALUE_13_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH13_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH13_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH13_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH13_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH13_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15_ID_VALUE_13_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH13_15_ID_VALUE_13_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH13_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH13_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH13_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH13_15

`ifdef UMCTL2_PORT_CH14_15
// Register PCFGIDMASKCH14_15 
`define UMCTL2_REG_PCFGIDMASKCH14_15_ADDR `SHIFTAPBADDR( 32'h00000ed0 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_15_ID_MASK_14_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_15_ID_MASK_14_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH14_15_ID_MASK_14_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_15_ID_MASK_14_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH14_15 `UMCTL2_REG_MSK_PCFGIDMASKCH14_15_ID_MASK_14_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH14_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH14_15_ID_MASK_14_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH14_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH14_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH14_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH14_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH14_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15_ID_MASK_14_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH14_15_ID_MASK_14_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH14_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH14_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH14_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_15

`ifdef UMCTL2_PORT_CH14_15
// Register PCFGIDVALUECH14_15 
`define UMCTL2_REG_PCFGIDVALUECH14_15_ADDR `SHIFTAPBADDR( 32'h00000ed4 )
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_15_ID_VALUE_14_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_15_ID_VALUE_14_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH14_15_ID_VALUE_14_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_15_ID_VALUE_14_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH14_15 `UMCTL2_REG_MSK_PCFGIDVALUECH14_15_ID_VALUE_14_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH14_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH14_15_ID_VALUE_14_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH14_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH14_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH14_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH14_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH14_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15_ID_VALUE_14_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH14_15_ID_VALUE_14_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH14_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH14_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH14_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH14_15

`ifdef UMCTL2_PORT_CH15_15
// Register PCFGIDMASKCH15_15 
`define UMCTL2_REG_PCFGIDMASKCH15_15_ADDR `SHIFTAPBADDR( 32'h00000ed8 )
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_15_ID_MASK_15_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_15_ID_MASK_15_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDMASKCH15_15_ID_MASK_15_15 0
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_15_ID_MASK_15_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDMASKCH15_15 `UMCTL2_REG_MSK_PCFGIDMASKCH15_15_ID_MASK_15_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDMASKCH15_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDMASKCH15_15_ID_MASK_15_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDMASKCH15_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDMASKCH15_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDMASKCH15_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDMASKCH15_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDMASKCH15_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15_ID_MASK_15_15) << `UMCTL2_REG_OFFSET_PCFGIDMASKCH15_15_ID_MASK_15_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDMASKCH15_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDMASKCH15_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDMASKCH15_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_15

`ifdef UMCTL2_PORT_CH15_15
// Register PCFGIDVALUECH15_15 
`define UMCTL2_REG_PCFGIDVALUECH15_15_ADDR `SHIFTAPBADDR( 32'h00000edc )
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_15_ID_VALUE_15_15 ( 32'hFFFFFFFF & {`UMCTL2_A_ID_MAPW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_15_ID_VALUE_15_15 `UMCTL2_A_ID_MAPW
`define UMCTL2_REG_OFFSET_PCFGIDVALUECH15_15_ID_VALUE_15_15 0
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_15_ID_VALUE_15_15 ('h0)
`define UMCTL2_REG_MSK_PCFGIDVALUECH15_15 `UMCTL2_REG_MSK_PCFGIDVALUECH15_15_ID_VALUE_15_15
`define UMCTL2_REG_RWONLY_MSK_PCFGIDVALUECH15_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGIDVALUECH15_15_ID_VALUE_15_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGIDVALUECH15_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGIDVALUECH15_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGIDVALUECH15_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGIDVALUECH15_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGIDVALUECH15_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15_ID_VALUE_15_15) << `UMCTL2_REG_OFFSET_PCFGIDVALUECH15_15_ID_VALUE_15_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGIDVALUECH15_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15)) : ({^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGIDVALUECH15_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGIDVALUECH15_15 (0+`UMCTL2_A_ID_MAPW)
`endif //UMCTL2_PORT_CH15_15

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_PORT_15
// Register PCTRL_15 
`define UMCTL2_REG_PCTRL_15_ADDR `SHIFTAPBADDR( 32'h00000ee0 )
`define UMCTL2_REG_MSK_PCTRL_15_PORT_EN_15 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PCTRL_15_PORT_EN_15 1
`define UMCTL2_REG_OFFSET_PCTRL_15_PORT_EN_15 0
`define UMCTL2_REG_DFLT_PCTRL_15_PORT_EN_15 `UMCTL2_PORT_EN_RESET_VALUE
`define UMCTL2_REG_MSK_PCTRL_15 `UMCTL2_REG_MSK_PCTRL_15_PORT_EN_15
`define UMCTL2_REG_RWONLY_MSK_PCTRL_15 ( 32'h0 | `UMCTL2_REG_MSK_PCTRL_15_PORT_EN_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCTRL_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCTRL_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCTRL_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCTRL_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCTRL_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCTRL_15_PORT_EN_15) << `UMCTL2_REG_OFFSET_PCTRL_15_PORT_EN_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCTRL_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCTRL_15)) : ({^(`UMCTL2_REG_DFLT_PCTRL_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCTRL_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCTRL_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCTRL_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCTRL_15 1
`endif //UMCTL2_PORT_15
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_A_AXI_15
`ifndef UPCTL2_EN_1
// Register PCFGQOS0_15 
`define UMCTL2_REG_PCFGQOS0_15_ADDR `SHIFTAPBADDR( 32'h00000ee4 )
`define UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 0
`define UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 `UMCTL2_XPI_RQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 8
`define UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 ('he)
`define UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION0_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_15_RQOS_MAP_REGION0_15 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION0_15 16
`define UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION0_15 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION1_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_15_RQOS_MAP_REGION1_15 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION1_15 20
`define UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION2_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS0_15_RQOS_MAP_REGION2_15 `UMCTL2_XPI_RQOS_RW
`define UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION2_15 24
`define UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION2_15 ('h2)
`define UMCTL2_REG_MSK_PCFGQOS0_15 ( `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION0_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION1_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION2_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS0_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL1_15 `ifdef UMCTL2_A_USE2RAQ_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_LEVEL2_15 `endif | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION0_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION1_15 `ifdef UMCTL2_A_USE2RAQ_15 | `UMCTL2_REG_MSK_PCFGQOS0_15_RQOS_MAP_REGION2_15 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS0_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS0_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS0_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS0_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS0_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_LEVEL1_15) << `UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_LEVEL1_15) `ifdef UMCTL2_A_USE2RAQ_15 | ((`UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_LEVEL2_15) << `UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_LEVEL2_15) `endif | ((`UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION0_15) << `UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION0_15) | ((`UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION1_15) << `UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION1_15) `ifdef UMCTL2_A_USE2RAQ_15 | ((`UMCTL2_REG_DFLT_PCFGQOS0_15_RQOS_MAP_REGION2_15) << `UMCTL2_REG_OFFSET_PCFGQOS0_15_RQOS_MAP_REGION2_15) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS0_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS0_15)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS0_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS0_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS0_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS0_15 (24+`UMCTL2_XPI_RQOS_RW)
`endif //UPCTL2_EN_1
`endif //UMCTL2_A_AXI_15

`ifdef UMCTL2_A_AXI_15
`ifdef UMCTL2_XPI_VPR_15
// Register PCFGQOS1_15 
`define UMCTL2_REG_PCFGQOS1_15_ADDR `SHIFTAPBADDR( 32'h00000ee8 )
`define UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 0
`define UMCTL2_REG_DFLT_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15 `UMCTL2_XPI_RQOS_TW
`define UMCTL2_REG_OFFSET_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15 16
`define UMCTL2_REG_DFLT_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15 ('h0)
`define UMCTL2_REG_MSK_PCFGQOS1_15 ( `UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 | `UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGQOS1_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15 | `UMCTL2_REG_MSK_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGQOS1_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGQOS1_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGQOS1_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGQOS1_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGQOS1_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15) << `UMCTL2_REG_OFFSET_PCFGQOS1_15_RQOS_MAP_TIMEOUTB_15) | ((`UMCTL2_REG_DFLT_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15) << `UMCTL2_REG_OFFSET_PCFGQOS1_15_RQOS_MAP_TIMEOUTR_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGQOS1_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGQOS1_15)) : ({^(`UMCTL2_REG_DFLT_PCFGQOS1_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGQOS1_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGQOS1_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGQOS1_15 (16+`UMCTL2_XPI_RQOS_TW)
`endif //UMCTL2_XPI_VPR_15
`endif //UMCTL2_A_AXI_15

`ifdef UMCTL2_A_AXI_15
`ifdef UMCTL2_XPI_VPW_15
// Register PCFGWQOS0_15 
`define UMCTL2_REG_PCFGWQOS0_15_ADDR `SHIFTAPBADDR( 32'h00000eec )
`define UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 0
`define UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 `UMCTL2_XPI_WQOS_MLW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 8
`define UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 ('he)
`define UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION0_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_15_WQOS_MAP_REGION0_15 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION0_15 16
`define UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION0_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION1_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_15_WQOS_MAP_REGION1_15 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION1_15 20
`define UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION2_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS0_15_WQOS_MAP_REGION2_15 `UMCTL2_XPI_WQOS_RW
`define UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION2_15 24
`define UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION2_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS0_15 ( `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION0_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION1_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION2_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS0_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION0_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION1_15 | `UMCTL2_REG_MSK_PCFGWQOS0_15_WQOS_MAP_REGION2_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS0_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS0_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS0_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS0_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS0_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15) << `UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_LEVEL1_15) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15) << `UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_LEVEL2_15) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION0_15) << `UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION0_15) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION1_15) << `UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION1_15) | ((`UMCTL2_REG_DFLT_PCFGWQOS0_15_WQOS_MAP_REGION2_15) << `UMCTL2_REG_OFFSET_PCFGWQOS0_15_WQOS_MAP_REGION2_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS0_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS0_15)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS0_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS0_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS0_15 (24+`UMCTL2_XPI_WQOS_RW)
`endif //UMCTL2_XPI_VPW_15
`endif //UMCTL2_A_AXI_15

`ifdef UMCTL2_A_AXI_15
`ifdef UMCTL2_XPI_VPW_15
// Register PCFGWQOS1_15 
`define UMCTL2_REG_PCFGWQOS1_15_ADDR `SHIFTAPBADDR( 32'h00000ef0 )
`define UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define UMCTL2_REG_SIZE_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 0
`define UMCTL2_REG_DFLT_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_SIZE_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15 `UMCTL2_XPI_WQOS_TW
`define UMCTL2_REG_OFFSET_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15 16
`define UMCTL2_REG_DFLT_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15 ('h0)
`define UMCTL2_REG_MSK_PCFGWQOS1_15 ( `UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 | `UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15 )
`define UMCTL2_REG_RWONLY_MSK_PCFGWQOS1_15 ( 32'h0 | `UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15 | `UMCTL2_REG_MSK_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15  )
`define UMCTL2_REG_ONEBITRO_MSK_PCFGWQOS1_15 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PCFGWQOS1_15 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PCFGWQOS1_15 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PCFGWQOS1_15 ( 32'h0  )
`define UMCTL2_REG_DFLT_PCFGWQOS1_15 ( 32'h0 | ((`UMCTL2_REG_DFLT_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15) << `UMCTL2_REG_OFFSET_PCFGWQOS1_15_WQOS_MAP_TIMEOUT1_15) | ((`UMCTL2_REG_DFLT_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15) << `UMCTL2_REG_OFFSET_PCFGWQOS1_15_WQOS_MAP_TIMEOUT2_15)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PCFGWQOS1_15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PCFGWQOS1_15)) : ({^(`UMCTL2_REG_DFLT_PCFGWQOS1_15 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_15 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_15 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PCFGWQOS1_15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PCFGWQOS1_15 (16+`UMCTL2_XPI_WQOS_TW)
`endif //UMCTL2_XPI_VPW_15
`endif //UMCTL2_A_AXI_15

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_0
// Register SARBASE0 
`define UMCTL2_REG_SARBASE0_ADDR `SHIFTAPBADDR( 32'h00000f04 )
`define UMCTL2_REG_MSK_SARBASE0_BASE_ADDR_0 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_REG_BW{1'b1}})
`define UMCTL2_REG_SIZE_SARBASE0_BASE_ADDR_0 `UMCTL2_AXI_SAR_REG_BW
`define UMCTL2_REG_OFFSET_SARBASE0_BASE_ADDR_0 0
`define UMCTL2_REG_DFLT_SARBASE0_BASE_ADDR_0 ('h0)
`define UMCTL2_REG_MSK_SARBASE0 `UMCTL2_REG_MSK_SARBASE0_BASE_ADDR_0
`define UMCTL2_REG_RWONLY_MSK_SARBASE0 ( 32'h0 | `UMCTL2_REG_MSK_SARBASE0_BASE_ADDR_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SARBASE0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARBASE0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARBASE0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARBASE0 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARBASE0 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARBASE0_BASE_ADDR_0) << `UMCTL2_REG_OFFSET_SARBASE0_BASE_ADDR_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARBASE0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARBASE0)) : ({^(`UMCTL2_REG_DFLT_SARBASE0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARBASE0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARBASE0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARBASE0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARBASE0 (0+`UMCTL2_AXI_SAR_REG_BW)
`endif //UMCTL2_A_SAR_0
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_0
// Register SARSIZE0 
`define UMCTL2_REG_SARSIZE0_ADDR `SHIFTAPBADDR( 32'h00000f08 )
`define UMCTL2_REG_MSK_SARSIZE0_NBLOCKS_0 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_SW{1'b1}})
`define UMCTL2_REG_SIZE_SARSIZE0_NBLOCKS_0 `UMCTL2_AXI_SAR_SW
`define UMCTL2_REG_OFFSET_SARSIZE0_NBLOCKS_0 0
`define UMCTL2_REG_DFLT_SARSIZE0_NBLOCKS_0 ('h0)
`define UMCTL2_REG_MSK_SARSIZE0 `UMCTL2_REG_MSK_SARSIZE0_NBLOCKS_0
`define UMCTL2_REG_RWONLY_MSK_SARSIZE0 ( 32'h0 | `UMCTL2_REG_MSK_SARSIZE0_NBLOCKS_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SARSIZE0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARSIZE0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARSIZE0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARSIZE0 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARSIZE0 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARSIZE0_NBLOCKS_0) << `UMCTL2_REG_OFFSET_SARSIZE0_NBLOCKS_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARSIZE0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARSIZE0)) : ({^(`UMCTL2_REG_DFLT_SARSIZE0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARSIZE0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARSIZE0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARSIZE0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARSIZE0 (0+`UMCTL2_AXI_SAR_SW)
`endif //UMCTL2_A_SAR_0
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_1
// Register SARBASE1 
`define UMCTL2_REG_SARBASE1_ADDR `SHIFTAPBADDR( 32'h00000f0c )
`define UMCTL2_REG_MSK_SARBASE1_BASE_ADDR_1 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_REG_BW{1'b1}})
`define UMCTL2_REG_SIZE_SARBASE1_BASE_ADDR_1 `UMCTL2_AXI_SAR_REG_BW
`define UMCTL2_REG_OFFSET_SARBASE1_BASE_ADDR_1 0
`define UMCTL2_REG_DFLT_SARBASE1_BASE_ADDR_1 ('h1)
`define UMCTL2_REG_MSK_SARBASE1 `UMCTL2_REG_MSK_SARBASE1_BASE_ADDR_1
`define UMCTL2_REG_RWONLY_MSK_SARBASE1 ( 32'h0 | `UMCTL2_REG_MSK_SARBASE1_BASE_ADDR_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SARBASE1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARBASE1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARBASE1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARBASE1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARBASE1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARBASE1_BASE_ADDR_1) << `UMCTL2_REG_OFFSET_SARBASE1_BASE_ADDR_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARBASE1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARBASE1)) : ({^(`UMCTL2_REG_DFLT_SARBASE1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARBASE1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARBASE1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARBASE1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARBASE1 (0+`UMCTL2_AXI_SAR_REG_BW)
`endif //UMCTL2_A_SAR_1
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_1
// Register SARSIZE1 
`define UMCTL2_REG_SARSIZE1_ADDR `SHIFTAPBADDR( 32'h00000f10 )
`define UMCTL2_REG_MSK_SARSIZE1_NBLOCKS_1 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_SW{1'b1}})
`define UMCTL2_REG_SIZE_SARSIZE1_NBLOCKS_1 `UMCTL2_AXI_SAR_SW
`define UMCTL2_REG_OFFSET_SARSIZE1_NBLOCKS_1 0
`define UMCTL2_REG_DFLT_SARSIZE1_NBLOCKS_1 ('h0)
`define UMCTL2_REG_MSK_SARSIZE1 `UMCTL2_REG_MSK_SARSIZE1_NBLOCKS_1
`define UMCTL2_REG_RWONLY_MSK_SARSIZE1 ( 32'h0 | `UMCTL2_REG_MSK_SARSIZE1_NBLOCKS_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SARSIZE1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARSIZE1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARSIZE1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARSIZE1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARSIZE1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARSIZE1_NBLOCKS_1) << `UMCTL2_REG_OFFSET_SARSIZE1_NBLOCKS_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARSIZE1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARSIZE1)) : ({^(`UMCTL2_REG_DFLT_SARSIZE1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARSIZE1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARSIZE1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARSIZE1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARSIZE1 (0+`UMCTL2_AXI_SAR_SW)
`endif //UMCTL2_A_SAR_1
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_2
// Register SARBASE2 
`define UMCTL2_REG_SARBASE2_ADDR `SHIFTAPBADDR( 32'h00000f14 )
`define UMCTL2_REG_MSK_SARBASE2_BASE_ADDR_2 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_REG_BW{1'b1}})
`define UMCTL2_REG_SIZE_SARBASE2_BASE_ADDR_2 `UMCTL2_AXI_SAR_REG_BW
`define UMCTL2_REG_OFFSET_SARBASE2_BASE_ADDR_2 0
`define UMCTL2_REG_DFLT_SARBASE2_BASE_ADDR_2 ('h2)
`define UMCTL2_REG_MSK_SARBASE2 `UMCTL2_REG_MSK_SARBASE2_BASE_ADDR_2
`define UMCTL2_REG_RWONLY_MSK_SARBASE2 ( 32'h0 | `UMCTL2_REG_MSK_SARBASE2_BASE_ADDR_2  )
`define UMCTL2_REG_ONEBITRO_MSK_SARBASE2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARBASE2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARBASE2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARBASE2 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARBASE2 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARBASE2_BASE_ADDR_2) << `UMCTL2_REG_OFFSET_SARBASE2_BASE_ADDR_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARBASE2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARBASE2)) : ({^(`UMCTL2_REG_DFLT_SARBASE2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARBASE2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARBASE2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARBASE2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARBASE2 (0+`UMCTL2_AXI_SAR_REG_BW)
`endif //UMCTL2_A_SAR_2
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_2
// Register SARSIZE2 
`define UMCTL2_REG_SARSIZE2_ADDR `SHIFTAPBADDR( 32'h00000f18 )
`define UMCTL2_REG_MSK_SARSIZE2_NBLOCKS_2 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_SW{1'b1}})
`define UMCTL2_REG_SIZE_SARSIZE2_NBLOCKS_2 `UMCTL2_AXI_SAR_SW
`define UMCTL2_REG_OFFSET_SARSIZE2_NBLOCKS_2 0
`define UMCTL2_REG_DFLT_SARSIZE2_NBLOCKS_2 ('h0)
`define UMCTL2_REG_MSK_SARSIZE2 `UMCTL2_REG_MSK_SARSIZE2_NBLOCKS_2
`define UMCTL2_REG_RWONLY_MSK_SARSIZE2 ( 32'h0 | `UMCTL2_REG_MSK_SARSIZE2_NBLOCKS_2  )
`define UMCTL2_REG_ONEBITRO_MSK_SARSIZE2 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARSIZE2 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARSIZE2 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARSIZE2 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARSIZE2 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARSIZE2_NBLOCKS_2) << `UMCTL2_REG_OFFSET_SARSIZE2_NBLOCKS_2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARSIZE2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARSIZE2)) : ({^(`UMCTL2_REG_DFLT_SARSIZE2 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARSIZE2 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARSIZE2 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARSIZE2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARSIZE2 (0+`UMCTL2_AXI_SAR_SW)
`endif //UMCTL2_A_SAR_2
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_3
// Register SARBASE3 
`define UMCTL2_REG_SARBASE3_ADDR `SHIFTAPBADDR( 32'h00000f1c )
`define UMCTL2_REG_MSK_SARBASE3_BASE_ADDR_3 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_REG_BW{1'b1}})
`define UMCTL2_REG_SIZE_SARBASE3_BASE_ADDR_3 `UMCTL2_AXI_SAR_REG_BW
`define UMCTL2_REG_OFFSET_SARBASE3_BASE_ADDR_3 0
`define UMCTL2_REG_DFLT_SARBASE3_BASE_ADDR_3 ('h3)
`define UMCTL2_REG_MSK_SARBASE3 `UMCTL2_REG_MSK_SARBASE3_BASE_ADDR_3
`define UMCTL2_REG_RWONLY_MSK_SARBASE3 ( 32'h0 | `UMCTL2_REG_MSK_SARBASE3_BASE_ADDR_3  )
`define UMCTL2_REG_ONEBITRO_MSK_SARBASE3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARBASE3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARBASE3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARBASE3 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARBASE3 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARBASE3_BASE_ADDR_3) << `UMCTL2_REG_OFFSET_SARBASE3_BASE_ADDR_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARBASE3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARBASE3)) : ({^(`UMCTL2_REG_DFLT_SARBASE3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARBASE3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARBASE3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARBASE3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARBASE3 (0+`UMCTL2_AXI_SAR_REG_BW)
`endif //UMCTL2_A_SAR_3
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_INCL_ARB
`ifdef UMCTL2_A_SAR_3
// Register SARSIZE3 
`define UMCTL2_REG_SARSIZE3_ADDR `SHIFTAPBADDR( 32'h00000f20 )
`define UMCTL2_REG_MSK_SARSIZE3_NBLOCKS_3 ( 32'hFFFFFFFF & {`UMCTL2_AXI_SAR_SW{1'b1}})
`define UMCTL2_REG_SIZE_SARSIZE3_NBLOCKS_3 `UMCTL2_AXI_SAR_SW
`define UMCTL2_REG_OFFSET_SARSIZE3_NBLOCKS_3 0
`define UMCTL2_REG_DFLT_SARSIZE3_NBLOCKS_3 ('h0)
`define UMCTL2_REG_MSK_SARSIZE3 `UMCTL2_REG_MSK_SARSIZE3_NBLOCKS_3
`define UMCTL2_REG_RWONLY_MSK_SARSIZE3 ( 32'h0 | `UMCTL2_REG_MSK_SARSIZE3_NBLOCKS_3  )
`define UMCTL2_REG_ONEBITRO_MSK_SARSIZE3 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SARSIZE3 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SARSIZE3 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SARSIZE3 ( 32'h0  )
`define UMCTL2_REG_DFLT_SARSIZE3 ( 32'h0 | ((`UMCTL2_REG_DFLT_SARSIZE3_NBLOCKS_3) << `UMCTL2_REG_OFFSET_SARSIZE3_NBLOCKS_3)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SARSIZE3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SARSIZE3)) : ({^(`UMCTL2_REG_DFLT_SARSIZE3 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SARSIZE3 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SARSIZE3 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SARSIZE3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SARSIZE3 (0+`UMCTL2_AXI_SAR_SW)
`endif //UMCTL2_A_SAR_3
`endif //UMCTL2_INCL_ARB

`ifdef UMCTL2_SBR_EN_1
// Register SBRCTL 
`define UMCTL2_REG_SBRCTL_ADDR `SHIFTAPBADDR( 32'h00000f24 )
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_EN 1
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_EN 0
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_EN 1'h0
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_DURING_LOWPOWER 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_DURING_LOWPOWER 1
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_DURING_LOWPOWER 1
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_DURING_LOWPOWER 1'h0
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_MODE 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_MODE 1
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_MODE 2
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_MODE 1'h0
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_EN_DCH1 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_EN_DCH1 1
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_EN_DCH1 3
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_EN_DCH1 1'h0
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_BURST 32'b00000000000000000000000001110000
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_BURST 3
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_BURST 4
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_BURST 3'h1
`define UMCTL2_REG_MSK_SBRCTL_SCRUB_INTERVAL ( 32'hFFFFFFFF & { {`UMCTL2_REG_SCRUB_INTERVALW{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_SIZE_SBRCTL_SCRUB_INTERVAL `UMCTL2_REG_SCRUB_INTERVALW
`define UMCTL2_REG_OFFSET_SBRCTL_SCRUB_INTERVAL 8
`define UMCTL2_REG_DFLT_SBRCTL_SCRUB_INTERVAL ('hff)
`define UMCTL2_REG_MSK_SBRCTL ( `UMCTL2_REG_MSK_SBRCTL_SCRUB_EN | `UMCTL2_REG_MSK_SBRCTL_SCRUB_DURING_LOWPOWER | `UMCTL2_REG_MSK_SBRCTL_SCRUB_MODE | `UMCTL2_REG_MSK_SBRCTL_SCRUB_EN_DCH1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_BURST | `UMCTL2_REG_MSK_SBRCTL_SCRUB_INTERVAL )
`define UMCTL2_REG_RWONLY_MSK_SBRCTL ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_EN `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_DURING_LOWPOWER `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_MODE `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | `UMCTL2_REG_MSK_SBRCTL_SCRUB_EN_DCH1 `endif `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_BURST `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRCTL_SCRUB_INTERVAL `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRCTL ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRCTL ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRCTL ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRCTL ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRCTL ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_EN) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_EN) `endif `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_DURING_LOWPOWER) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_DURING_LOWPOWER) `endif `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_MODE) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_MODE) `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_EN_DCH1) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_EN_DCH1) `endif `endif `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_BURST) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_BURST) `endif `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRCTL_SCRUB_INTERVAL) << `UMCTL2_REG_OFFSET_SBRCTL_SCRUB_INTERVAL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRCTL)) : ({^(`UMCTL2_REG_DFLT_SBRCTL & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRCTL & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRCTL (8+`UMCTL2_REG_SCRUB_INTERVALW)
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
// Register SBRSTAT 
`define UMCTL2_REG_SBRSTAT_ADDR `SHIFTAPBADDR( 32'h00000f28 )
`define UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_SBRSTAT_SCRUB_BUSY 1
`define UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_BUSY 0
`define UMCTL2_REG_DFLT_SBRSTAT_SCRUB_BUSY 1'h0
`define UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_SBRSTAT_SCRUB_DONE 1
`define UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_DONE 1
`define UMCTL2_REG_DFLT_SBRSTAT_SCRUB_DONE 1'h0
`define UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY_DCH1 32'b00000000000000010000000000000000
`define UMCTL2_REG_SIZE_SBRSTAT_SCRUB_BUSY_DCH1 1
`define UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_BUSY_DCH1 16
`define UMCTL2_REG_DFLT_SBRSTAT_SCRUB_BUSY_DCH1 1'h0
`define UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE_DCH1 32'b00000000000000100000000000000000
`define UMCTL2_REG_SIZE_SBRSTAT_SCRUB_DONE_DCH1 1
`define UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_DONE_DCH1 17
`define UMCTL2_REG_DFLT_SBRSTAT_SCRUB_DONE_DCH1 1'h0
`define UMCTL2_REG_MSK_SBRSTAT ( `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY_DCH1 | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE_DCH1 )
`define UMCTL2_REG_RWONLY_MSK_SBRSTAT ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY_DCH1 `endif `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE_DCH1 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRSTAT ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY `endif `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_BUSY_DCH1 `endif `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | `UMCTL2_REG_MSK_SBRSTAT_SCRUB_DONE_DCH1 `endif `endif  )
`define UMCTL2_REG_COMPANION_MSK_SBRSTAT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRSTAT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRSTAT ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRSTAT ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRSTAT_SCRUB_BUSY) << `UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_BUSY) `endif `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRSTAT_SCRUB_DONE) << `UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_DONE) `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | ((`UMCTL2_REG_DFLT_SBRSTAT_SCRUB_BUSY_DCH1) << `UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_BUSY_DCH1) `endif `endif `ifdef UMCTL2_SBR_EN_1 `ifdef UMCTL2_DUAL_CHANNEL | ((`UMCTL2_REG_DFLT_SBRSTAT_SCRUB_DONE_DCH1) << `UMCTL2_REG_OFFSET_SBRSTAT_SCRUB_DONE_DCH1) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRSTAT)) : ({^(`UMCTL2_REG_DFLT_SBRSTAT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRSTAT 18
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
// Register SBRWDATA0 
`define UMCTL2_REG_SBRWDATA0_ADDR `SHIFTAPBADDR( 32'h00000f2c )
`define UMCTL2_REG_MSK_SBRWDATA0_SCRUB_PATTERN0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRWDATA0_SCRUB_PATTERN0 32
`define UMCTL2_REG_OFFSET_SBRWDATA0_SCRUB_PATTERN0 0
`define UMCTL2_REG_DFLT_SBRWDATA0_SCRUB_PATTERN0 32'h0
`define UMCTL2_REG_MSK_SBRWDATA0 `UMCTL2_REG_MSK_SBRWDATA0_SCRUB_PATTERN0
`define UMCTL2_REG_RWONLY_MSK_SBRWDATA0 ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | `UMCTL2_REG_MSK_SBRWDATA0_SCRUB_PATTERN0 `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRWDATA0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRWDATA0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRWDATA0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRWDATA0 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRWDATA0 ( 32'h0 `ifdef UMCTL2_SBR_EN_1 | ((`UMCTL2_REG_DFLT_SBRWDATA0_SCRUB_PATTERN0) << `UMCTL2_REG_OFFSET_SBRWDATA0_SCRUB_PATTERN0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRWDATA0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRWDATA0)) : ({^(`UMCTL2_REG_DFLT_SBRWDATA0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRWDATA0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRWDATA0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRWDATA0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRWDATA0 32
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
`ifdef MEMC_DRAM_DATA_WIDTH_64
// Register SBRWDATA1 
`define UMCTL2_REG_SBRWDATA1_ADDR `SHIFTAPBADDR( 32'h00000f30 )
`define UMCTL2_REG_MSK_SBRWDATA1_SCRUB_PATTERN1 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRWDATA1_SCRUB_PATTERN1 32
`define UMCTL2_REG_OFFSET_SBRWDATA1_SCRUB_PATTERN1 0
`define UMCTL2_REG_DFLT_SBRWDATA1_SCRUB_PATTERN1 32'h0
`define UMCTL2_REG_MSK_SBRWDATA1 `UMCTL2_REG_MSK_SBRWDATA1_SCRUB_PATTERN1
`define UMCTL2_REG_RWONLY_MSK_SBRWDATA1 ( 32'h0 `ifdef UMCTL2_SBR_EN_1 `ifdef MEMC_DRAM_DATA_WIDTH_64 | `UMCTL2_REG_MSK_SBRWDATA1_SCRUB_PATTERN1 `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRWDATA1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRWDATA1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRWDATA1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRWDATA1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRWDATA1 ( 32'h0 `ifdef UMCTL2_SBR_EN_1 `ifdef MEMC_DRAM_DATA_WIDTH_64 | ((`UMCTL2_REG_DFLT_SBRWDATA1_SCRUB_PATTERN1) << `UMCTL2_REG_OFFSET_SBRWDATA1_SCRUB_PATTERN1) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRWDATA1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRWDATA1)) : ({^(`UMCTL2_REG_DFLT_SBRWDATA1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRWDATA1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRWDATA1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRWDATA1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRWDATA1 32
`endif //MEMC_DRAM_DATA_WIDTH_64
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_DUAL_DATA_CHANNEL
`ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
`ifdef UMCTL2_INCL_ARB
// Register PDCH 
`define UMCTL2_REG_PDCH_ADDR `SHIFTAPBADDR( 32'h00000f34 )
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_0 32'b00000000000000000000000000000001
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_0 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_0 0
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_0 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_1 32'b00000000000000000000000000000010
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_1 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_1 1
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_1 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_2 32'b00000000000000000000000000000100
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_2 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_2 2
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_2 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_3 32'b00000000000000000000000000001000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_3 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_3 3
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_3 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_4 32'b00000000000000000000000000010000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_4 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_4 4
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_4 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_5 32'b00000000000000000000000000100000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_5 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_5 5
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_5 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_6 32'b00000000000000000000000001000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_6 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_6 6
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_6 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_7 32'b00000000000000000000000010000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_7 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_7 7
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_7 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_8 32'b00000000000000000000000100000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_8 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_8 8
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_8 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_9 32'b00000000000000000000001000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_9 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_9 9
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_9 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_10 32'b00000000000000000000010000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_10 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_10 10
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_10 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_11 32'b00000000000000000000100000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_11 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_11 11
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_11 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_12 32'b00000000000000000001000000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_12 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_12 12
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_12 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_13 32'b00000000000000000010000000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_13 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_13 13
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_13 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_14 32'b00000000000000000100000000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_14 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_14 14
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_14 1'h0
`define UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_15 32'b00000000000000001000000000000000
`define UMCTL2_REG_SIZE_PDCH_PORT_DATA_CHANNEL_15 1
`define UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_15 15
`define UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_15 1'h0
`define UMCTL2_REG_MSK_PDCH ( `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_0 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_1 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_2 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_3 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_4 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_5 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_6 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_7 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_8 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_9 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_10 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_11 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_12 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_13 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_14 | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_15 )
`define UMCTL2_REG_RWONLY_MSK_PDCH ( 32'h0 `ifdef UMCTL2_PORT_0 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_0 `endif `endif `endif `endif `ifdef UMCTL2_PORT_1 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_1 `endif `endif `endif `endif `ifdef UMCTL2_PORT_2 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_2 `endif `endif `endif `endif `ifdef UMCTL2_PORT_3 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_3 `endif `endif `endif `endif `ifdef UMCTL2_PORT_4 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_4 `endif `endif `endif `endif `ifdef UMCTL2_PORT_5 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_5 `endif `endif `endif `endif `ifdef UMCTL2_PORT_6 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_6 `endif `endif `endif `endif `ifdef UMCTL2_PORT_7 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_7 `endif `endif `endif `endif `ifdef UMCTL2_PORT_8 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_8 `endif `endif `endif `endif `ifdef UMCTL2_PORT_9 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_9 `endif `endif `endif `endif `ifdef UMCTL2_PORT_10 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_10 `endif `endif `endif `endif `ifdef UMCTL2_PORT_11 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_11 `endif `endif `endif `endif `ifdef UMCTL2_PORT_12 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_12 `endif `endif `endif `endif `ifdef UMCTL2_PORT_13 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_13 `endif `endif `endif `endif `ifdef UMCTL2_PORT_14 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_14 `endif `endif `endif `endif `ifdef UMCTL2_PORT_15 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | `UMCTL2_REG_MSK_PDCH_PORT_DATA_CHANNEL_15 `endif `endif `endif `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_PDCH ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_PDCH ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_PDCH ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_PDCH ( 32'h0  )
`define UMCTL2_REG_DFLT_PDCH ( 32'h0 `ifdef UMCTL2_PORT_0 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_0) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_0) `endif `endif `endif `endif `ifdef UMCTL2_PORT_1 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_1) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_1) `endif `endif `endif `endif `ifdef UMCTL2_PORT_2 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_2) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_2) `endif `endif `endif `endif `ifdef UMCTL2_PORT_3 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_3) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_3) `endif `endif `endif `endif `ifdef UMCTL2_PORT_4 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_4) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_4) `endif `endif `endif `endif `ifdef UMCTL2_PORT_5 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_5) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_5) `endif `endif `endif `endif `ifdef UMCTL2_PORT_6 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_6) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_6) `endif `endif `endif `endif `ifdef UMCTL2_PORT_7 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_7) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_7) `endif `endif `endif `endif `ifdef UMCTL2_PORT_8 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_8) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_8) `endif `endif `endif `endif `ifdef UMCTL2_PORT_9 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_9) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_9) `endif `endif `endif `endif `ifdef UMCTL2_PORT_10 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_10) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_10) `endif `endif `endif `endif `ifdef UMCTL2_PORT_11 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_11) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_11) `endif `endif `endif `endif `ifdef UMCTL2_PORT_12 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_12) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_12) `endif `endif `endif `endif `ifdef UMCTL2_PORT_13 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_13) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_13) `endif `endif `endif `endif `ifdef UMCTL2_PORT_14 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_14) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_14) `endif `endif `endif `endif `ifdef UMCTL2_PORT_15 `ifdef UMCTL2_DUAL_DATA_CHANNEL `ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1 `ifdef UMCTL2_INCL_ARB | ((`UMCTL2_REG_DFLT_PDCH_PORT_DATA_CHANNEL_15) << `UMCTL2_REG_OFFSET_PDCH_PORT_DATA_CHANNEL_15) `endif `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_PDCH ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_PDCH)) : ({^(`UMCTL2_REG_DFLT_PDCH & 32'hFF000000), ^(`UMCTL2_REG_DFLT_PDCH & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_PDCH & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_PDCH & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_PDCH 16
`endif //UMCTL2_INCL_ARB
`endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
`endif //UMCTL2_DUAL_DATA_CHANNEL

`ifdef UMCTL2_SBR_EN_1
// Register SBRSTART0 
`define UMCTL2_REG_SBRSTART0_ADDR `SHIFTAPBADDR( 32'h00000f38 )
`define UMCTL2_REG_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRSTART0_SBR_ADDRESS_START_MASK_0 32
`define UMCTL2_REG_OFFSET_SBRSTART0_SBR_ADDRESS_START_MASK_0 0
`define UMCTL2_REG_DFLT_SBRSTART0_SBR_ADDRESS_START_MASK_0 32'h0
`define UMCTL2_REG_MSK_SBRSTART0 `UMCTL2_REG_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0
`define UMCTL2_REG_RWONLY_MSK_SBRSTART0 ( 32'h0 | `UMCTL2_REG_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRSTART0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRSTART0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRSTART0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRSTART0 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRSTART0 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRSTART0_SBR_ADDRESS_START_MASK_0) << `UMCTL2_REG_OFFSET_SBRSTART0_SBR_ADDRESS_START_MASK_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRSTART0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRSTART0)) : ({^(`UMCTL2_REG_DFLT_SBRSTART0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRSTART0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRSTART0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRSTART0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRSTART0 32
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
// Register SBRSTART1 
`define UMCTL2_REG_SBRSTART1_ADDR `SHIFTAPBADDR( 32'h00000f3c )
`define UMCTL2_REG_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define UMCTL2_REG_SIZE_SBRSTART1_SBR_ADDRESS_START_MASK_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define UMCTL2_REG_OFFSET_SBRSTART1_SBR_ADDRESS_START_MASK_1 0
`define UMCTL2_REG_DFLT_SBRSTART1_SBR_ADDRESS_START_MASK_1 ('h0)
`define UMCTL2_REG_MSK_SBRSTART1 `UMCTL2_REG_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1
`define UMCTL2_REG_RWONLY_MSK_SBRSTART1 ( 32'h0 | `UMCTL2_REG_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRSTART1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRSTART1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRSTART1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRSTART1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRSTART1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRSTART1_SBR_ADDRESS_START_MASK_1) << `UMCTL2_REG_OFFSET_SBRSTART1_SBR_ADDRESS_START_MASK_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRSTART1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRSTART1)) : ({^(`UMCTL2_REG_DFLT_SBRSTART1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRSTART1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRSTART1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRSTART1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRSTART1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
// Register SBRRANGE0 
`define UMCTL2_REG_SBRRANGE0_ADDR `SHIFTAPBADDR( 32'h00000f40 )
`define UMCTL2_REG_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32
`define UMCTL2_REG_OFFSET_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 0
`define UMCTL2_REG_DFLT_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32'h0
`define UMCTL2_REG_MSK_SBRRANGE0 `UMCTL2_REG_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0
`define UMCTL2_REG_RWONLY_MSK_SBRRANGE0 ( 32'h0 | `UMCTL2_REG_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRRANGE0 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRRANGE0 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRRANGE0 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRRANGE0 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRRANGE0 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0) << `UMCTL2_REG_OFFSET_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRRANGE0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRRANGE0)) : ({^(`UMCTL2_REG_DFLT_SBRRANGE0 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRRANGE0 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRRANGE0 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRRANGE0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRRANGE0 32
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
// Register SBRRANGE1 
`define UMCTL2_REG_SBRRANGE1_ADDR `SHIFTAPBADDR( 32'h00000f44 )
`define UMCTL2_REG_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define UMCTL2_REG_SIZE_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define UMCTL2_REG_OFFSET_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 0
`define UMCTL2_REG_DFLT_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 ('h0)
`define UMCTL2_REG_MSK_SBRRANGE1 `UMCTL2_REG_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1
`define UMCTL2_REG_RWONLY_MSK_SBRRANGE1 ( 32'h0 | `UMCTL2_REG_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRRANGE1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRRANGE1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRRANGE1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRRANGE1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRRANGE1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1) << `UMCTL2_REG_OFFSET_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRRANGE1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRRANGE1)) : ({^(`UMCTL2_REG_DFLT_SBRRANGE1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRRANGE1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRRANGE1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRRANGE1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRRANGE1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
`ifdef UMCTL2_DUAL_DATA_CHANNEL
// Register SBRSTART0DCH1 
`define UMCTL2_REG_SBRSTART0DCH1_ADDR `SHIFTAPBADDR( 32'h00000f48 )
`define UMCTL2_REG_MSK_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0 32
`define UMCTL2_REG_OFFSET_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0 0
`define UMCTL2_REG_DFLT_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0 32'h0
`define UMCTL2_REG_MSK_SBRSTART0DCH1 `UMCTL2_REG_MSK_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0
`define UMCTL2_REG_RWONLY_MSK_SBRSTART0DCH1 ( 32'h0 | `UMCTL2_REG_MSK_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRSTART0DCH1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRSTART0DCH1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRSTART0DCH1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRSTART0DCH1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRSTART0DCH1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0) << `UMCTL2_REG_OFFSET_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRSTART0DCH1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRSTART0DCH1)) : ({^(`UMCTL2_REG_DFLT_SBRSTART0DCH1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRSTART0DCH1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRSTART0DCH1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRSTART0DCH1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRSTART0DCH1 32
`endif //UMCTL2_DUAL_DATA_CHANNEL
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
`ifdef UMCTL2_DUAL_DATA_CHANNEL
// Register SBRSTART1DCH1 
`define UMCTL2_REG_SBRSTART1DCH1_ADDR `SHIFTAPBADDR( 32'h00000f4c )
`define UMCTL2_REG_MSK_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define UMCTL2_REG_SIZE_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define UMCTL2_REG_OFFSET_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1 0
`define UMCTL2_REG_DFLT_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1 ('h0)
`define UMCTL2_REG_MSK_SBRSTART1DCH1 `UMCTL2_REG_MSK_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1
`define UMCTL2_REG_RWONLY_MSK_SBRSTART1DCH1 ( 32'h0 | `UMCTL2_REG_MSK_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRSTART1DCH1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRSTART1DCH1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRSTART1DCH1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRSTART1DCH1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRSTART1DCH1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1) << `UMCTL2_REG_OFFSET_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRSTART1DCH1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRSTART1DCH1)) : ({^(`UMCTL2_REG_DFLT_SBRSTART1DCH1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRSTART1DCH1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRSTART1DCH1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRSTART1DCH1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRSTART1DCH1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)
`endif //UMCTL2_DUAL_DATA_CHANNEL
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
`ifdef UMCTL2_DUAL_DATA_CHANNEL
// Register SBRRANGE0DCH1 
`define UMCTL2_REG_SBRRANGE0DCH1_ADDR `SHIFTAPBADDR( 32'h00000f50 )
`define UMCTL2_REG_MSK_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0 32
`define UMCTL2_REG_OFFSET_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0 0
`define UMCTL2_REG_DFLT_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0 32'h0
`define UMCTL2_REG_MSK_SBRRANGE0DCH1 `UMCTL2_REG_MSK_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0
`define UMCTL2_REG_RWONLY_MSK_SBRRANGE0DCH1 ( 32'h0 | `UMCTL2_REG_MSK_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRRANGE0DCH1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRRANGE0DCH1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRRANGE0DCH1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRRANGE0DCH1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRRANGE0DCH1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0) << `UMCTL2_REG_OFFSET_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRRANGE0DCH1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRRANGE0DCH1)) : ({^(`UMCTL2_REG_DFLT_SBRRANGE0DCH1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRRANGE0DCH1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRRANGE0DCH1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRRANGE0DCH1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRRANGE0DCH1 32
`endif //UMCTL2_DUAL_DATA_CHANNEL
`endif //UMCTL2_SBR_EN_1

`ifdef UMCTL2_SBR_EN_1
`ifdef UMCTL2_DUAL_DATA_CHANNEL
// Register SBRRANGE1DCH1 
`define UMCTL2_REG_SBRRANGE1DCH1_ADDR `SHIFTAPBADDR( 32'h00000f54 )
`define UMCTL2_REG_MSK_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define UMCTL2_REG_SIZE_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define UMCTL2_REG_OFFSET_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1 0
`define UMCTL2_REG_DFLT_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1 ('h0)
`define UMCTL2_REG_MSK_SBRRANGE1DCH1 `UMCTL2_REG_MSK_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1
`define UMCTL2_REG_RWONLY_MSK_SBRRANGE1DCH1 ( 32'h0 | `UMCTL2_REG_MSK_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1  )
`define UMCTL2_REG_ONEBITRO_MSK_SBRRANGE1DCH1 ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_SBRRANGE1DCH1 ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_SBRRANGE1DCH1 ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_SBRRANGE1DCH1 ( 32'h0  )
`define UMCTL2_REG_DFLT_SBRRANGE1DCH1 ( 32'h0 | ((`UMCTL2_REG_DFLT_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1) << `UMCTL2_REG_OFFSET_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_SBRRANGE1DCH1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_SBRRANGE1DCH1)) : ({^(`UMCTL2_REG_DFLT_SBRRANGE1DCH1 & 32'hFF000000), ^(`UMCTL2_REG_DFLT_SBRRANGE1DCH1 & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_SBRRANGE1DCH1 & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_SBRRANGE1DCH1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_SBRRANGE1DCH1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)
`endif //UMCTL2_DUAL_DATA_CHANNEL
`endif //UMCTL2_SBR_EN_1

// Register UMCTL2_VER_NUMBER 
`define UMCTL2_REG_UMCTL2_VER_NUMBER_ADDR `SHIFTAPBADDR( 32'h00000ff0 )
`define UMCTL2_REG_MSK_UMCTL2_VER_NUMBER_VER_NUMBER 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_UMCTL2_VER_NUMBER_VER_NUMBER 32
`define UMCTL2_REG_OFFSET_UMCTL2_VER_NUMBER_VER_NUMBER 0
`define UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER_VER_NUMBER `UMCTL2_VER_NUMBER_VAL
`define UMCTL2_REG_MSK_UMCTL2_VER_NUMBER `UMCTL2_REG_MSK_UMCTL2_VER_NUMBER_VER_NUMBER
`define UMCTL2_REG_RWONLY_MSK_UMCTL2_VER_NUMBER ( 32'h0 | `UMCTL2_REG_MSK_UMCTL2_VER_NUMBER_VER_NUMBER  )
`define UMCTL2_REG_ONEBITRO_MSK_UMCTL2_VER_NUMBER ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_UMCTL2_VER_NUMBER ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_UMCTL2_VER_NUMBER ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_UMCTL2_VER_NUMBER ( 32'h0  )
`define UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER ( 32'h0 | ((`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER_VER_NUMBER) << `UMCTL2_REG_OFFSET_UMCTL2_VER_NUMBER_VER_NUMBER)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_UMCTL2_VER_NUMBER ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER)) : ({^(`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER & 32'hFF000000), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_NUMBER & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_UMCTL2_VER_NUMBER 32

// Register UMCTL2_VER_TYPE 
`define UMCTL2_REG_UMCTL2_VER_TYPE_ADDR `SHIFTAPBADDR( 32'h00000ff4 )
`define UMCTL2_REG_MSK_UMCTL2_VER_TYPE_VER_TYPE 32'b11111111111111111111111111111111
`define UMCTL2_REG_SIZE_UMCTL2_VER_TYPE_VER_TYPE 32
`define UMCTL2_REG_OFFSET_UMCTL2_VER_TYPE_VER_TYPE 0
`define UMCTL2_REG_DFLT_UMCTL2_VER_TYPE_VER_TYPE `UMCTL2_VER_TYPE_VAL
`define UMCTL2_REG_MSK_UMCTL2_VER_TYPE `UMCTL2_REG_MSK_UMCTL2_VER_TYPE_VER_TYPE
`define UMCTL2_REG_RWONLY_MSK_UMCTL2_VER_TYPE ( 32'h0 | `UMCTL2_REG_MSK_UMCTL2_VER_TYPE_VER_TYPE  )
`define UMCTL2_REG_ONEBITRO_MSK_UMCTL2_VER_TYPE ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_UMCTL2_VER_TYPE ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_UMCTL2_VER_TYPE ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_UMCTL2_VER_TYPE ( 32'h0  )
`define UMCTL2_REG_DFLT_UMCTL2_VER_TYPE ( 32'h0 | ((`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE_VER_TYPE) << `UMCTL2_REG_OFFSET_UMCTL2_VER_TYPE_VER_TYPE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_UMCTL2_VER_TYPE ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE)) : ({^(`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE & 32'hFF000000), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_UMCTL2_VER_TYPE & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_UMCTL2_VER_TYPE 32


`ifdef UMCTL2_DUAL_DATA_CHANNEL

// Register STAT 
`define UMCTL2_REG_DCH1_STAT_ADDR `SHIFTAPBADDR( 32'h00001b04 )
`define UMCTL2_REG_DCH1_MSK_STAT_OPERATING_MODE ( (`MEMC_MOBILE_OR_LPDDR2_OR_DDR4_EN==1) ? 32'b00000000000000000000000000000111 : 32'b00000000000000000000000000000011)
`define UMCTL2_REG_DCH1_SIZE_STAT_OPERATING_MODE ((`MEMC_MOBILE_OR_LPDDR2_OR_DDR4_EN==1) ? 3 : 2)
`define UMCTL2_REG_DCH1_OFFSET_STAT_OPERATING_MODE 0
`define UMCTL2_REG_DCH1_DFLT_STAT_OPERATING_MODE ('h0)
`define UMCTL2_REG_DCH1_MSK_STAT_SELFREF_TYPE 32'b00000000000000000000000000110000
`define UMCTL2_REG_DCH1_SIZE_STAT_SELFREF_TYPE 2
`define UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_TYPE 4
`define UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_TYPE 2'h0
`define UMCTL2_REG_DCH1_MSK_STAT_SELFREF_STATE 32'b00000000000000000000001100000000
`define UMCTL2_REG_DCH1_SIZE_STAT_SELFREF_STATE 2
`define UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_STATE 8
`define UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_STATE 2'h0
`define UMCTL2_REG_DCH1_MSK_STAT_SELFREF_CAM_NOT_EMPTY 32'b00000000000000000001000000000000
`define UMCTL2_REG_DCH1_SIZE_STAT_SELFREF_CAM_NOT_EMPTY 1
`define UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY 12
`define UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_CAM_NOT_EMPTY 1'h0
`define UMCTL2_REG_DCH1_MSK_STAT ( `UMCTL2_REG_DCH1_MSK_STAT_OPERATING_MODE | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_TYPE | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_STATE | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_CAM_NOT_EMPTY )
`define UMCTL2_REG_DCH1_RWONLY_MSK_STAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_STAT_OPERATING_MODE | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_TYPE `ifdef MEMC_LPDDR4 | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_STATE `endif | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_STAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_STAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_STAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_STAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_STAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_STAT_OPERATING_MODE) << `UMCTL2_REG_DCH1_OFFSET_STAT_OPERATING_MODE) | ((`UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_TYPE) << `UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_TYPE) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_STATE) << `UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_STATE) `endif | ((`UMCTL2_REG_DCH1_DFLT_STAT_SELFREF_CAM_NOT_EMPTY) << `UMCTL2_REG_DCH1_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_STAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_STAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_STAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_STAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_STAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_STAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_STAT 13

`ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
// Register MRCTRL3 
`define UMCTL2_REG_DCH1_MRCTRL3_ADDR `SHIFTAPBADDR( 32'h00001b0c )
`define UMCTL2_REG_DCH1_MSK_MRCTRL3_MR_RANK_SEL ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_MRCTRL3_MR_RANK_SEL `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL3_MR_RANK_SEL 0
`define UMCTL2_REG_DCH1_DFLT_MRCTRL3_MR_RANK_SEL ((`MEMC_NUM_RANKS==16) ? 'hFFFF : (`MEMC_NUM_RANKS==8) ? 'hFF : (`MEMC_NUM_RANKS==4) ? 'hF : (`MEMC_NUM_RANKS==2) ? 'h3 : 'h1)
`define UMCTL2_REG_DCH1_MSK_MRCTRL3 `UMCTL2_REG_DCH1_MSK_MRCTRL3_MR_RANK_SEL
`define UMCTL2_REG_DCH1_RWONLY_MSK_MRCTRL3 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_MRCTRL3_MR_RANK_SEL  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_MRCTRL3 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_MRCTRL3 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_MRCTRL3 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL3_MR_RANK_SEL) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL3_MR_RANK_SEL)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_MRCTRL3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_MRCTRL3)) : ({^(`UMCTL2_REG_DCH1_DFLT_MRCTRL3 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL3 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL3 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_MRCTRL3 (0+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_1_OR_2_OR_4

// Register MRCTRL0 
`define UMCTL2_REG_DCH1_MRCTRL0_ADDR `SHIFTAPBADDR( 32'h00001b10 )
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_TYPE 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MR_TYPE 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_TYPE 0
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_TYPE 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MPR_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MPR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MPR_EN 1
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MPR_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_PDA_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_PDA_EN 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_PDA_EN 2
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_PDA_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_SW_INIT_INT 32'b00000000000000000000000000001000
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_SW_INIT_INT 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_SW_INIT_INT 3
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_SW_INIT_INT 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_RANK ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MR_RANK `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_RANK 4
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_RANK ((`MEMC_NUM_RANKS==4) ? 'hF :((`MEMC_NUM_RANKS==2) ? 'h3 : 'h1))
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_ADDR 32'b00000000000000001111000000000000
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MR_ADDR 4
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_ADDR 12
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_ADDR 4'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_CID 16
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_CID ('h0)
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_PBA_MODE 32'b01000000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_PBA_MODE 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_PBA_MODE 30
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_PBA_MODE 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_WR 32'b10000000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0_MR_WR 1
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_WR 31
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_WR 1'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL0 ( `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_TYPE | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MPR_EN | `UMCTL2_REG_DCH1_MSK_MRCTRL0_PDA_EN | `UMCTL2_REG_DCH1_MSK_MRCTRL0_SW_INIT_INT | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_RANK | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_ADDR | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_CID | `UMCTL2_REG_DCH1_MSK_MRCTRL0_PBA_MODE | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_WR )
`define UMCTL2_REG_DCH1_RWONLY_MSK_MRCTRL0 ( 32'h0 `ifdef MEMC_LPDDR2_OR_DDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_TYPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MPR_EN `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_PDA_EN `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_SW_INIT_INT `endif `ifdef MEMC_NUM_RANKS_1_OR_2_OR_4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_RANK `endif | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_ADDR `ifdef UMCTL2_CID_EN | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_CID `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_PBA_MODE `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_MRCTRL0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_MRCTRL0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_MRCTRL0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_MRCTRL0_MR_WR  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_MRCTRL0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_MRCTRL0 ( 32'h0 `ifdef MEMC_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_TYPE) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_TYPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MPR_EN) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MPR_EN) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_PDA_EN) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_PDA_EN) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_SW_INIT_INT) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_SW_INIT_INT) `endif `ifdef MEMC_NUM_RANKS_1_OR_2_OR_4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_RANK) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_RANK) `endif | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_ADDR) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_ADDR) `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_CID) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_CID) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_PBA_MODE) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_PBA_MODE) `endif | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL0_MR_WR) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL0_MR_WR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_MRCTRL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_MRCTRL0)) : ({^(`UMCTL2_REG_DCH1_DFLT_MRCTRL0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_MRCTRL0 32

// Register MRCTRL1 
`define UMCTL2_REG_DCH1_MRCTRL1_ADDR `SHIFTAPBADDR( 32'h00001b14 )
`define UMCTL2_REG_DCH1_MSK_MRCTRL1_MR_DATA ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_MRCTRL1_MR_DATA `MEMC_PAGE_BITS
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL1_MR_DATA 0
`define UMCTL2_REG_DCH1_DFLT_MRCTRL1_MR_DATA ('h0)
`define UMCTL2_REG_DCH1_MSK_MRCTRL1 `UMCTL2_REG_DCH1_MSK_MRCTRL1_MR_DATA
`define UMCTL2_REG_DCH1_RWONLY_MSK_MRCTRL1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_MRCTRL1_MR_DATA  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_MRCTRL1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_MRCTRL1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_MRCTRL1 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL1_MR_DATA) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL1_MR_DATA)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_MRCTRL1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_MRCTRL1)) : ({^(`UMCTL2_REG_DCH1_DFLT_MRCTRL1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_MRCTRL1 (0+`MEMC_PAGE_BITS)

// Register MRSTAT 
`define UMCTL2_REG_DCH1_MRSTAT_ADDR `SHIFTAPBADDR( 32'h00001b18 )
`define UMCTL2_REG_DCH1_MSK_MRSTAT_MR_WR_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_MRSTAT_MR_WR_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_MRSTAT_MR_WR_BUSY 0
`define UMCTL2_REG_DCH1_DFLT_MRSTAT_MR_WR_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_MRSTAT_PDA_DONE 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_MRSTAT_PDA_DONE 1
`define UMCTL2_REG_DCH1_OFFSET_MRSTAT_PDA_DONE 8
`define UMCTL2_REG_DCH1_DFLT_MRSTAT_PDA_DONE 1'h0
`define UMCTL2_REG_DCH1_MSK_MRSTAT ( `UMCTL2_REG_DCH1_MSK_MRSTAT_MR_WR_BUSY | `UMCTL2_REG_DCH1_MSK_MRSTAT_PDA_DONE )
`define UMCTL2_REG_DCH1_RWONLY_MSK_MRSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_MRSTAT_MR_WR_BUSY `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRSTAT_PDA_DONE `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_MRSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_MRSTAT_MR_WR_BUSY `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRSTAT_PDA_DONE `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_MRSTAT ( 32'b0 | `UMCTL2_REG_DCH1_MSK_MRSTAT_MR_WR_BUSY  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_MRSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_MRSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_MRSTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_MRSTAT_MR_WR_BUSY) << `UMCTL2_REG_DCH1_OFFSET_MRSTAT_MR_WR_BUSY) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRSTAT_PDA_DONE) << `UMCTL2_REG_DCH1_OFFSET_MRSTAT_PDA_DONE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_MRSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_MRSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_MRSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_MRSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_MRSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_MRSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_MRSTAT 9

`ifdef MEMC_DDR4
// Register MRCTRL2 
`define UMCTL2_REG_DCH1_MRCTRL2_ADDR `SHIFTAPBADDR( 32'h00001b1c )
`define UMCTL2_REG_DCH1_MSK_MRCTRL2_MR_DEVICE_SEL 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_MRCTRL2_MR_DEVICE_SEL 32
`define UMCTL2_REG_DCH1_OFFSET_MRCTRL2_MR_DEVICE_SEL 0
`define UMCTL2_REG_DCH1_DFLT_MRCTRL2_MR_DEVICE_SEL 32'h0
`define UMCTL2_REG_DCH1_MSK_MRCTRL2 `UMCTL2_REG_DCH1_MSK_MRCTRL2_MR_DEVICE_SEL
`define UMCTL2_REG_DCH1_RWONLY_MSK_MRCTRL2 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_MRCTRL2_MR_DEVICE_SEL `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_MRCTRL2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_MRCTRL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_MRCTRL2 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_MRCTRL2_MR_DEVICE_SEL) << `UMCTL2_REG_DCH1_OFFSET_MRCTRL2_MR_DEVICE_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_MRCTRL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_MRCTRL2)) : ({^(`UMCTL2_REG_DCH1_DFLT_MRCTRL2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_MRCTRL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_MRCTRL2 32
`endif //MEMC_DDR4

`ifdef MEMC_LPDDR2
// Register DERATECTL 
`define UMCTL2_REG_DCH1_DERATECTL_ADDR `SHIFTAPBADDR( 32'h00001b2c )
`define UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 0
`define UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1
`define UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 2
`define UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_DERATECTL ( `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN | `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR | `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DERATECTL ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DERATECTL ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DERATECTL ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE `endif  )
`define UMCTL2_REG_DCH1_DFLT_DERATECTL ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DERATECTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DERATECTL)) : ({^(`UMCTL2_REG_DCH1_DFLT_DERATECTL & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DERATECTL & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DERATECTL & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DERATECTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DERATECTL 3
`endif //MEMC_LPDDR2

// Register PWRCTL 
`define UMCTL2_REG_DCH1_PWRCTL_ADDR `SHIFTAPBADDR( 32'h00001b30 )
`define UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_SELFREF_EN 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_SELFREF_EN 0
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_SELFREF_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_POWERDOWN_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_POWERDOWN_EN 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_POWERDOWN_EN 1
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_POWERDOWN_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_DEEPPOWERDOWN_EN 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_DEEPPOWERDOWN_EN 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_DEEPPOWERDOWN_EN 2
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_DEEPPOWERDOWN_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 32'b00000000000000000000000000001000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 3
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_MPSM_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_MPSM_EN 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_MPSM_EN 4
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_MPSM_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_SW 32'b00000000000000000000000000100000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_SELFREF_SW 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_SELFREF_SW 5
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_SELFREF_SW 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_STAY_IN_SELFREF 32'b00000000000000000000000001000000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_STAY_IN_SELFREF 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_STAY_IN_SELFREF 6
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_STAY_IN_SELFREF 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF 32'b00000000000000000000000010000000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_DIS_CAM_DRAIN_SELFREF 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF 7
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL_LPDDR4_SR_ALLOWED 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_PWRCTL_LPDDR4_SR_ALLOWED 1
`define UMCTL2_REG_DCH1_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED 8
`define UMCTL2_REG_DCH1_DFLT_PWRCTL_LPDDR4_SR_ALLOWED 1'h0
`define UMCTL2_REG_DCH1_MSK_PWRCTL ( `UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_EN | `UMCTL2_REG_DCH1_MSK_PWRCTL_POWERDOWN_EN | `UMCTL2_REG_DCH1_MSK_PWRCTL_DEEPPOWERDOWN_EN | `UMCTL2_REG_DCH1_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE | `UMCTL2_REG_DCH1_MSK_PWRCTL_MPSM_EN | `UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_SW | `UMCTL2_REG_DCH1_MSK_PWRCTL_STAY_IN_SELFREF | `UMCTL2_REG_DCH1_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF | `UMCTL2_REG_DCH1_MSK_PWRCTL_LPDDR4_SR_ALLOWED )
`define UMCTL2_REG_DCH1_RWONLY_MSK_PWRCTL ( 32'h0 | `UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_EN | `UMCTL2_REG_DCH1_MSK_PWRCTL_POWERDOWN_EN `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_DCH1_MSK_PWRCTL_DEEPPOWERDOWN_EN `endif | `UMCTL2_REG_DCH1_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_PWRCTL_MPSM_EN `endif | `UMCTL2_REG_DCH1_MSK_PWRCTL_SELFREF_SW `ifdef MEMC_LPDDR4 | `UMCTL2_REG_DCH1_MSK_PWRCTL_STAY_IN_SELFREF `endif | `UMCTL2_REG_DCH1_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF `ifdef MEMC_LPDDR4 | `UMCTL2_REG_DCH1_MSK_PWRCTL_LPDDR4_SR_ALLOWED `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_PWRCTL ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_PWRCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_PWRCTL ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_SELFREF_EN) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_SELFREF_EN) | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_POWERDOWN_EN) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_POWERDOWN_EN) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_DEEPPOWERDOWN_EN) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_DEEPPOWERDOWN_EN) `endif | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_MPSM_EN) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_MPSM_EN) `endif | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_SELFREF_SW) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_SELFREF_SW) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_STAY_IN_SELFREF) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_STAY_IN_SELFREF) `endif | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF) `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DCH1_DFLT_PWRCTL_LPDDR4_SR_ALLOWED) << `UMCTL2_REG_DCH1_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_PWRCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_PWRCTL)) : ({^(`UMCTL2_REG_DCH1_DFLT_PWRCTL & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_PWRCTL & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_PWRCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_PWRCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_PWRCTL 9

// Register HWLPCTL 
`define UMCTL2_REG_DCH1_HWLPCTL_ADDR `SHIFTAPBADDR( 32'h00001b38 )
`define UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_HWLPCTL_HW_LP_EN 1
`define UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_EN 0
`define UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_DCH1_SIZE_HWLPCTL_HW_LP_IDLE_X32 12
`define UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_IDLE_X32 16
`define UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_IDLE_X32 12'h0
`define UMCTL2_REG_DCH1_MSK_HWLPCTL ( `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EN | `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN | `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_IDLE_X32 )
`define UMCTL2_REG_DCH1_RWONLY_MSK_HWLPCTL ( 32'h0 | `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EN | `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN | `UMCTL2_REG_DCH1_MSK_HWLPCTL_HW_LP_IDLE_X32  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_HWLPCTL ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_HWLPCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_HWLPCTL ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_EN) << `UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_EN) | ((`UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN) << `UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN) | ((`UMCTL2_REG_DCH1_DFLT_HWLPCTL_HW_LP_IDLE_X32) << `UMCTL2_REG_DCH1_OFFSET_HWLPCTL_HW_LP_IDLE_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_HWLPCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_HWLPCTL)) : ({^(`UMCTL2_REG_DCH1_DFLT_HWLPCTL & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_HWLPCTL & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_HWLPCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_HWLPCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_HWLPCTL 28

`ifdef UMCTL2_HWFFC_EN
// Register HWFFCSTAT 
`define UMCTL2_REG_DCH1_HWFFCSTAT_ADDR `SHIFTAPBADDR( 32'h00001b40 )
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT_HWFFC_IN_PROGRESS 1
`define UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS 0
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS 1'h0
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE 1'h0
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FREQUENCY ( (`UMCTL2_FREQUENCY_NUM>2) ? 32'b00000000000000000000000000110000 : 32'b00000000000000000000000000010000)
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT_CURRENT_FREQUENCY ((`UMCTL2_FREQUENCY_NUM>2) ? 2 : 1)
`define UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY 4
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_FREQUENCY ('h0)
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FSP 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT_CURRENT_FSP 1
`define UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_FSP 8
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_FSP 1'h1
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_VRCG 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT_CURRENT_VRCG 1
`define UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_VRCG 9
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_VRCG 1'h1
`define UMCTL2_REG_DCH1_MSK_HWFFCSTAT ( `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FREQUENCY | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FSP | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_VRCG )
`define UMCTL2_REG_DCH1_RWONLY_MSK_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FREQUENCY `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FSP `endif `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_VRCG `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FREQUENCY `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_FSP `endif `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_DCH1_MSK_HWFFCSTAT_CURRENT_VRCG `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_HWFFCSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_HWFFCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_HWFFCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_HWFFCSTAT ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS) << `UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE) << `UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_FREQUENCY) << `UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY) `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_FSP) << `UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_FSP) `endif `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT_CURRENT_VRCG) << `UMCTL2_REG_DCH1_OFFSET_HWFFCSTAT_CURRENT_VRCG) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_HWFFCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_HWFFCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_HWFFCSTAT 10
`endif //UMCTL2_HWFFC_EN

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCSTAT 
`define UMCTL2_REG_DCH1_ECCSTAT_ADDR `SHIFTAPBADDR( 32'h00001b78 )
`define UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM 32'b00000000000000000000000001111111
`define UMCTL2_REG_DCH1_SIZE_ECCSTAT_ECC_CORRECTED_BIT_NUM 7
`define UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM 0
`define UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM 7'h0
`define UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1) ? 32'b00000000000000000000000100000000 : (`MEMC_FREQ_RATIO==2) ? 32'b00000000000000000000111100000000 : 32'b00000000000000000000001100000000)
`define UMCTL2_REG_DCH1_SIZE_ECCSTAT_ECC_CORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1) ? 1 : (`MEMC_FREQ_RATIO==2) ? 4 : 2)
`define UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_CORRECTED_ERR 8
`define UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_CORRECTED_ERR ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_UNCORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1) ? 32'b00000000000000010000000000000000 : (`MEMC_FREQ_RATIO==2) ? 32'b00000000000011110000000000000000 : 32'b00000000000000110000000000000000)
`define UMCTL2_REG_DCH1_SIZE_ECCSTAT_ECC_UNCORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1) ? 1 : (`MEMC_FREQ_RATIO==2) ? 4 : 2)
`define UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR 16
`define UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCSTAT ( `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM | `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_ERR | `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_UNCORRECTED_ERR )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCSTAT_ECC_UNCORRECTED_ERR `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM) << `UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_CORRECTED_ERR) << `UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_CORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR) << `UMCTL2_REG_DCH1_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCSTAT 20
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCTL 
`define UMCTL2_REG_DCH1_ECCCTL_ADDR `SHIFTAPBADDR( 32'h00001b7c )
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_CORRECTED_ERR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR 0
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_CORR_ERR_CNT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR 2
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 32'b00000000000000000000000000001000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 3
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_AP_ERR_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR 4
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 8
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 9
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_EN 32'b00000000000000000000010000000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_AP_ERR_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN 10
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 16
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 17
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE 32'b00000000000001000000000000000000
`define UMCTL2_REG_DCH1_SIZE_ECCCTL_ECC_AP_ERR_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE 18
`define UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCCTL ( `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_EN | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_EN `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCTL ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | `UMCTL2_REG_DCH1_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE `endif `endif  )
`define UMCTL2_REG_DCH1_DFLT_ECCCTL ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DCH1_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCTL)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCTL & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCTL & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCTL 19
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCERRCNT 
`define UMCTL2_REG_DCH1_ECCERRCNT_ADDR `SHIFTAPBADDR( 32'h00001b80 )
`define UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_CORR_ERR_CNT 32'b00000000000000001111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCERRCNT_ECC_CORR_ERR_CNT 16
`define UMCTL2_REG_DCH1_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT 0
`define UMCTL2_REG_DCH1_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT 16'h0
`define UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT 32'b11111111111111110000000000000000
`define UMCTL2_REG_DCH1_SIZE_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define UMCTL2_REG_DCH1_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define UMCTL2_REG_DCH1_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT 16'h0
`define UMCTL2_REG_DCH1_MSK_ECCERRCNT ( `UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_CORR_ERR_CNT | `UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCERRCNT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_CORR_ERR_CNT `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCERRCNT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCERRCNT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCERRCNT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT) << `UMCTL2_REG_DCH1_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT) << `UMCTL2_REG_DCH1_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCERRCNT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCERRCNT)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCERRCNT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCERRCNT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCERRCNT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCERRCNT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCERRCNT 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCADDR0 
`define UMCTL2_REG_DCH1_ECCCADDR0_ADDR `SHIFTAPBADDR( 32'h00001b84 )
`define UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR0_ECC_CORR_ROW `MEMC_PAGE_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR0_ECC_CORR_ROW 0
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR0_ECC_CORR_ROW ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR0_ECC_CORR_RANK `MEMC_RANK_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR0_ECC_CORR_RANK 24
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR0_ECC_CORR_RANK ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCCADDR0 ( `UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_ROW | `UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_RANK )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_ROW `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_DCH1_MSK_ECCCADDR0_ECC_CORR_RANK `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCADDR0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR0_ECC_CORR_ROW) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR0_ECC_CORR_ROW) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR0_ECC_CORR_RANK) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR0_ECC_CORR_RANK) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCADDR0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR0 (24+`MEMC_RANK_BITS)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCADDR1 
`define UMCTL2_REG_DCH1_ECCCADDR1_ADDR `SHIFTAPBADDR( 32'h00001b88 )
`define UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_COL 32'b00000000000000000000111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR1_ECC_CORR_COL 12
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_COL 0
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_COL 12'h0
`define UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR1_ECC_CORR_BANK `MEMC_BANK_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_BANK 16
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_BANK ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR1_ECC_CORR_BG `MEMC_BG_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_BG 24
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_BG ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR1_ECC_CORR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_CID 28
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_CID ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCCADDR1 ( `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_COL | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BANK | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BG | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_CID )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_COL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BANK `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_BG `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_DCH1_MSK_ECCCADDR1_ECC_CORR_CID `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCADDR1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCCADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_COL) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_COL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_BANK) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_BANK) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_BG) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_BG) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DCH1_DFLT_ECCCADDR1_ECC_CORR_CID) << `UMCTL2_REG_DCH1_OFFSET_ECCCADDR1_ECC_CORR_CID) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCADDR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCADDR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCADDR1 (28+`UMCTL2_CID_WIDTH)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCSYN0 
`define UMCTL2_REG_DCH1_ECCCSYN0_ADDR `SHIFTAPBADDR( 32'h00001b8c )
`define UMCTL2_REG_DCH1_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32
`define UMCTL2_REG_DCH1_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 0
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCCSYN0 `UMCTL2_REG_DCH1_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCSYN0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) << `UMCTL2_REG_DCH1_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCSYN0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCCSYN1 
`define UMCTL2_REG_DCH1_ECCCSYN1_ADDR `SHIFTAPBADDR( 32'h00001b90 )
`define UMCTL2_REG_DCH1_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32
`define UMCTL2_REG_DCH1_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 0
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCCSYN1 `UMCTL2_REG_DCH1_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCSYN1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) << `UMCTL2_REG_DCH1_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCSYN1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCCSYN2 
`define UMCTL2_REG_DCH1_ECCCSYN2_ADDR `SHIFTAPBADDR( 32'h00001b94 )
`define UMCTL2_REG_DCH1_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8
`define UMCTL2_REG_DCH1_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 0
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8'h0
`define UMCTL2_REG_DCH1_MSK_ECCCSYN2 `UMCTL2_REG_DCH1_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCCSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCCSYN2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCCSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCCSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) << `UMCTL2_REG_DCH1_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCCSYN2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN2)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCCSYN2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCCSYN2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCBITMASK0 
`define UMCTL2_REG_DCH1_ECCBITMASK0_ADDR `SHIFTAPBADDR( 32'h00001b98 )
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32
`define UMCTL2_REG_DCH1_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 0
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK0 `UMCTL2_REG_DCH1_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCBITMASK0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCBITMASK0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCBITMASK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) << `UMCTL2_REG_DCH1_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCBITMASK0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCBITMASK1 
`define UMCTL2_REG_DCH1_ECCBITMASK1_ADDR `SHIFTAPBADDR( 32'h00001b9c )
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32
`define UMCTL2_REG_DCH1_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 0
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK1 `UMCTL2_REG_DCH1_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCBITMASK1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCBITMASK1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCBITMASK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) << `UMCTL2_REG_DCH1_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCBITMASK1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCBITMASK2 
`define UMCTL2_REG_DCH1_ECCBITMASK2_ADDR `SHIFTAPBADDR( 32'h00001ba0 )
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8
`define UMCTL2_REG_DCH1_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 0
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8'h0
`define UMCTL2_REG_DCH1_MSK_ECCBITMASK2 `UMCTL2_REG_DCH1_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCBITMASK2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCBITMASK2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCBITMASK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCBITMASK2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) << `UMCTL2_REG_DCH1_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCBITMASK2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCBITMASK2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCBITMASK2 8
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUADDR0 
`define UMCTL2_REG_DCH1_ECCUADDR0_ADDR `SHIFTAPBADDR( 32'h00001ba4 )
`define UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR0_ECC_UNCORR_ROW `MEMC_PAGE_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR0_ECC_UNCORR_ROW 0
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR0_ECC_UNCORR_ROW ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR0_ECC_UNCORR_RANK `MEMC_RANK_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR0_ECC_UNCORR_RANK 24
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR0_ECC_UNCORR_RANK ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCUADDR0 ( `UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_ROW | `UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_RANK )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCUADDR0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_ROW `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_DCH1_MSK_ECCUADDR0_ECC_UNCORR_RANK `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCUADDR0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCUADDR0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR0 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR0_ECC_UNCORR_ROW) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR0_ECC_UNCORR_ROW) `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR0_ECC_UNCORR_RANK) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR0_ECC_UNCORR_RANK) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCUADDR0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR0 (24+`MEMC_RANK_BITS)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUADDR1 
`define UMCTL2_REG_DCH1_ECCUADDR1_ADDR `SHIFTAPBADDR( 32'h00001ba8 )
`define UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_COL 32'b00000000000000000000111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR1_ECC_UNCORR_COL 12
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_COL 0
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_COL 12'h0
`define UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR1_ECC_UNCORR_BANK `MEMC_BANK_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_BANK 16
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_BANK ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR1_ECC_UNCORR_BG `MEMC_BG_BITS
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_BG 24
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_BG ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR1_ECC_UNCORR_CID `UMCTL2_CID_WIDTH
`define UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_CID 28
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_CID ('h0)
`define UMCTL2_REG_DCH1_MSK_ECCUADDR1 ( `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_COL | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BANK | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BG | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_CID )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCUADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_COL `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BANK `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_BG `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_DCH1_MSK_ECCUADDR1_ECC_UNCORR_CID `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCUADDR1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCUADDR1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCUADDR1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_COL) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_COL) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_BANK) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_BANK) `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_BG) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_BG) `endif `endif `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_DCH1_DFLT_ECCUADDR1_ECC_UNCORR_CID) << `UMCTL2_REG_DCH1_OFFSET_ECCUADDR1_ECC_UNCORR_CID) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCUADDR1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCUADDR1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCUADDR1 (28+`UMCTL2_CID_WIDTH)
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUSYN0 
`define UMCTL2_REG_DCH1_ECCUSYN0_ADDR `SHIFTAPBADDR( 32'h00001bac )
`define UMCTL2_REG_DCH1_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32
`define UMCTL2_REG_DCH1_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 0
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCUSYN0 `UMCTL2_REG_DCH1_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCUSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCUSYN0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCUSYN0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN0 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) << `UMCTL2_REG_DCH1_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCUSYN0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN0 32
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
`ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
// Register ECCUSYN1 
`define UMCTL2_REG_DCH1_ECCUSYN1_ADDR `SHIFTAPBADDR( 32'h00001bb0 )
`define UMCTL2_REG_DCH1_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32
`define UMCTL2_REG_DCH1_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 0
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'h0
`define UMCTL2_REG_DCH1_MSK_ECCUSYN1 `UMCTL2_REG_DCH1_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCUSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 `endif `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCUSYN1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCUSYN1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN1 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 `ifdef MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) << `UMCTL2_REG_DCH1_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCUSYN1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN1 32
`endif //MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
`endif //MEMC_ECC_SUPPORT_GT_0

`ifdef MEMC_ECC_SUPPORT_GT_0
// Register ECCUSYN2 
`define UMCTL2_REG_DCH1_ECCUSYN2_ADDR `SHIFTAPBADDR( 32'h00001bb4 )
`define UMCTL2_REG_DCH1_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8
`define UMCTL2_REG_DCH1_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 0
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8'h0
`define UMCTL2_REG_DCH1_MSK_ECCUSYN2 `UMCTL2_REG_DCH1_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCUSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | `UMCTL2_REG_DCH1_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCUSYN2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCUSYN2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCUSYN2 ( 32'h0 `ifdef MEMC_ECC_SUPPORT_GT_0 | ((`UMCTL2_REG_DCH1_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) << `UMCTL2_REG_DCH1_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCUSYN2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN2)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCUSYN2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCUSYN2 8
`endif //MEMC_ECC_SUPPORT_GT_0

// Register CRCPARCTL0 
`define UMCTL2_REG_DCH1_CRCPARCTL0_ADDR `SHIFTAPBADDR( 32'h00001bc0 )
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 0
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 2
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 4
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 8
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 32'b00000000000000001000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 15
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_RETRY_CTRLUPD_ENABLE 1'h1
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT 32'b00000000000001110000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0_RETRY_CTRLUPD_WAIT 3
`define UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_WAIT 16
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_RETRY_CTRLUPD_WAIT 3'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARCTL0 ( `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_CRCPARCTL0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_ENABLE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_RETRY_CTRLUPD_WAIT `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_CRCPARCTL0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_CRCPARCTL0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_CRCPARCTL0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_CRCPARCTL0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR `endif  )
`define UMCTL2_REG_DCH1_DFLT_CRCPARCTL0 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_EN) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_EN) | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR) | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR) `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_RETRY_CTRLUPD_ENABLE) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_ENABLE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0_RETRY_CTRLUPD_WAIT) << `UMCTL2_REG_DCH1_OFFSET_CRCPARCTL0_RETRY_CTRLUPD_WAIT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_CRCPARCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0)) : ({^(`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_CRCPARCTL0 19

// Register CRCPARSTAT 
`define UMCTL2_REG_DCH1_CRCPARSTAT_ADDR `SHIFTAPBADDR( 32'h00001bcc )
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT 32'b00000000000000001111111111111111
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_CNT 16
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_CNT 0
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_CNT 16'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_INT 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_INT 16
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_INT 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 17
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 32'b00000000000001000000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 18
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 32'b00000000000010000000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 19
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_NO_SW 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ( (`UMCTL2_HWFFC_EN_VAL==1) ? 32'b00000000111100000000000000000000 : 32'b00000000011100000000000000000000)
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ((`UMCTL2_HWFFC_EN_VAL==1) ? 4 : 3)
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE 20
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE ('h0)
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_CURRENT_STATE 32'b00001111000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_RETRY_CURRENT_STATE 4
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_RETRY_CURRENT_STATE 24
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_RETRY_CURRENT_STATE 4'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_OPERATING_MODE 32'b00010000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_RETRY_OPERATING_MODE 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_RETRY_OPERATING_MODE 28
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_RETRY_OPERATING_MODE 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW 32'b00100000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT_CMD_IN_ERR_WINDOW 1
`define UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_CMD_IN_ERR_WINDOW 29
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_CMD_IN_ERR_WINDOW 1'h0
`define UMCTL2_REG_DCH1_MSK_CRCPARSTAT ( `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_CURRENT_STATE | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_OPERATING_MODE | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW )
`define UMCTL2_REG_DCH1_RWONLY_MSK_CRCPARSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_CNT | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_CURRENT_STATE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_OPERATING_MODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_CRCPARSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_INT `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_DFI_ALERT_ERR_NO_SW `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_RETRY_OPERATING_MODE `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_DCH1_MSK_CRCPARSTAT_CMD_IN_ERR_WINDOW `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_CRCPARSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_CRCPARSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_CRCPARSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_CRCPARSTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_CNT) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_CNT) | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_INT) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_INT) `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_NO_SW) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_NO_SW) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_RETRY_CURRENT_STATE) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_RETRY_CURRENT_STATE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_RETRY_OPERATING_MODE) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_RETRY_OPERATING_MODE) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT_CMD_IN_ERR_WINDOW) << `UMCTL2_REG_DCH1_OFFSET_CRCPARSTAT_CMD_IN_ERR_WINDOW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_CRCPARSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_CRCPARSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_CRCPARSTAT 30

`ifdef MEMC_LPDDR2
// Register ZQCTL2 
`define UMCTL2_REG_DCH1_ZQCTL2_ADDR `SHIFTAPBADDR( 32'h00001c88 )
`define UMCTL2_REG_DCH1_MSK_ZQCTL2_ZQ_RESET 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_ZQCTL2_ZQ_RESET 1
`define UMCTL2_REG_DCH1_OFFSET_ZQCTL2_ZQ_RESET 0
`define UMCTL2_REG_DCH1_DFLT_ZQCTL2_ZQ_RESET 1'h0
`define UMCTL2_REG_DCH1_MSK_ZQCTL2 `UMCTL2_REG_DCH1_MSK_ZQCTL2_ZQ_RESET
`define UMCTL2_REG_DCH1_RWONLY_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ZQCTL2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ZQCTL2 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_ZQCTL2_ZQ_RESET `endif  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ZQCTL2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ZQCTL2 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_ZQCTL2_ZQ_RESET) << `UMCTL2_REG_DCH1_OFFSET_ZQCTL2_ZQ_RESET) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ZQCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ZQCTL2)) : ({^(`UMCTL2_REG_DCH1_DFLT_ZQCTL2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ZQCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ZQCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ZQCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ZQCTL2 1
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register ZQSTAT 
`define UMCTL2_REG_DCH1_ZQSTAT_ADDR `SHIFTAPBADDR( 32'h00001c8c )
`define UMCTL2_REG_DCH1_MSK_ZQSTAT_ZQ_RESET_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_ZQSTAT_ZQ_RESET_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_ZQSTAT_ZQ_RESET_BUSY 0
`define UMCTL2_REG_DCH1_DFLT_ZQSTAT_ZQ_RESET_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_ZQSTAT `UMCTL2_REG_DCH1_MSK_ZQSTAT_ZQ_RESET_BUSY
`define UMCTL2_REG_DCH1_RWONLY_MSK_ZQSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ZQSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ZQSTAT ( 32'b0 | `UMCTL2_REG_DCH1_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ZQSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ZQSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ZQSTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ZQSTAT_ZQ_RESET_BUSY) << `UMCTL2_REG_DCH1_OFFSET_ZQSTAT_ZQ_RESET_BUSY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ZQSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ZQSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_ZQSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ZQSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ZQSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ZQSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ZQSTAT 1
`endif //MEMC_LPDDR2

`ifdef UMCTL2_DUAL_CHANNEL
// Register DFISTAT 
`define UMCTL2_REG_DCH1_DFISTAT_ADDR `SHIFTAPBADDR( 32'h00001cbc )
`define UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_INIT_COMPLETE 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DFISTAT_DFI_INIT_COMPLETE 1
`define UMCTL2_REG_DCH1_OFFSET_DFISTAT_DFI_INIT_COMPLETE 0
`define UMCTL2_REG_DCH1_DFLT_DFISTAT_DFI_INIT_COMPLETE 1'h0
`define UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_LP_ACK 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_DFISTAT_DFI_LP_ACK 1
`define UMCTL2_REG_DCH1_OFFSET_DFISTAT_DFI_LP_ACK 1
`define UMCTL2_REG_DCH1_DFLT_DFISTAT_DFI_LP_ACK 1'h0
`define UMCTL2_REG_DCH1_MSK_DFISTAT ( `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_LP_ACK )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DFISTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_LP_ACK  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DFISTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_INIT_COMPLETE | `UMCTL2_REG_DCH1_MSK_DFISTAT_DFI_LP_ACK  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DFISTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DFISTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DFISTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DFISTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_DFISTAT_DFI_INIT_COMPLETE) << `UMCTL2_REG_DCH1_OFFSET_DFISTAT_DFI_INIT_COMPLETE) | ((`UMCTL2_REG_DCH1_DFLT_DFISTAT_DFI_LP_ACK) << `UMCTL2_REG_DCH1_OFFSET_DFISTAT_DFI_LP_ACK)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DFISTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DFISTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_DFISTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DFISTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DFISTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DFISTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DFISTAT 2
`endif //UMCTL2_DUAL_CHANNEL

`ifdef MEMC_NUM_RANKS_1_OR_2_OR_4
// Register ODTMAP 
`define UMCTL2_REG_DCH1_ODTMAP_ADDR `SHIFTAPBADDR( 32'h00001d44 )
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK0_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK0_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK0_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK0_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK0_RD_ODT 4
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK0_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK1_WR_ODT 8
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK1_WR_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {12{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK1_RD_ODT 12
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK1_RD_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK2_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK2_WR_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK2_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {20{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK2_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK2_RD_ODT 20
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK2_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {24{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK3_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK3_WR_ODT 24
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK3_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {28{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAP_RANK3_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK3_RD_ODT 28
`define UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK3_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define UMCTL2_REG_DCH1_MSK_ODTMAP ( `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_RD_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_RD_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_RD_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAP ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK0_RD_ODT `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_WR_ODT `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK1_RD_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_WR_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK2_RD_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_WR_ODT `endif `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_DCH1_MSK_ODTMAP_RANK3_RD_ODT `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAP ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAP ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAP ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK0_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK0_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK0_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK0_RD_ODT) `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK1_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK1_RD_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK2_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK2_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK2_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK2_RD_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK3_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK3_WR_ODT) `endif `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAP_RANK3_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAP_RANK3_RD_ODT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAP ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAP)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAP & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAP & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAP & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAP & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAP (28+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_1_OR_2_OR_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK0 
`define UMCTL2_REG_DCH1_ODTMAPK0_ADDR `SHIFTAPBADDR( 32'h00001da0 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK0_K0_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK0_K0_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK0_K0_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK0_K0_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK0_K0_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK0_K0_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK0 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK0_K0_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK0 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK0 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK0_K0_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK0_K0_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK0_K0_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK0_K0_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK0)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK0 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK1 
`define UMCTL2_REG_DCH1_ODTMAPK1_ADDR `SHIFTAPBADDR( 32'h00001da4 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK1_K1_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK1_K1_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK1_K1_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK1_K1_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK1_K1_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK1_K1_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK1 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK1_K1_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK1 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK1_K1_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK1_K1_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK1_K1_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK1_K1_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK1)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK1 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK2 
`define UMCTL2_REG_DCH1_ODTMAPK2_ADDR `SHIFTAPBADDR( 32'h00001da8 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK2_K2_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK2_K2_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK2_K2_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK2_K2_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK2_K2_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK2_K2_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK2 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK2 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK2_K2_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK2 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK2_K2_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK2_K2_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK2_K2_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK2_K2_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK2)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK2 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK3 
`define UMCTL2_REG_DCH1_ODTMAPK3_ADDR `SHIFTAPBADDR( 32'h00001dac )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK3_K3_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK3_K3_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK3_K3_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK3_K3_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK3_K3_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK3_K3_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK3 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK3 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK3_K3_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK3 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK3 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK3 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK3_K3_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK3_K3_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK3_K3_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK3_K3_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK3)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK3 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK3 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK3 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK3 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK4 
`define UMCTL2_REG_DCH1_ODTMAPK4_ADDR `SHIFTAPBADDR( 32'h00001db0 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK4_K4_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK4_K4_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK4_K4_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK4_K4_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK4_K4_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK4_K4_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK4 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK4 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK4_K4_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK4 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK4 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK4 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK4_K4_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK4_K4_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK4_K4_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK4_K4_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK4)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK4 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK4 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK4 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK4 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK5 
`define UMCTL2_REG_DCH1_ODTMAPK5_ADDR `SHIFTAPBADDR( 32'h00001db4 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK5_K5_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK5_K5_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK5_K5_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK5_K5_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK5_K5_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK5_K5_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK5 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK5 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK5_K5_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK5 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK5 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK5 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK5_K5_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK5_K5_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK5_K5_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK5_K5_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK5)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK5 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK5 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK5 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK5 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK6 
`define UMCTL2_REG_DCH1_ODTMAPK6_ADDR `SHIFTAPBADDR( 32'h00001db8 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK6_K6_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK6_K6_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK6_K6_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK6_K6_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK6_K6_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK6_K6_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK6 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK6 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK6_K6_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK6 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK6 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK6 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK6_K6_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK6_K6_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK6_K6_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK6_K6_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK6)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK6 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK6 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK6 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK6 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_4
// Register ODTMAPK7 
`define UMCTL2_REG_DCH1_ODTMAPK7_ADDR `SHIFTAPBADDR( 32'h00001dbc )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK7_K7_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK7_K7_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK7_K7_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK7_K7_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK7_K7_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK7_K7_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK7 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK7 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK7_K7_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK7 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK7 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK7 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK7_K7_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK7_K7_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK7_K7_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK7_K7_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK7)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK7 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK7 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK7 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK7 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_4

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK8 
`define UMCTL2_REG_DCH1_ODTMAPK8_ADDR `SHIFTAPBADDR( 32'h00001dc0 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK8_K8_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK8_K8_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK8_K8_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK8_K8_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK8_K8_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK8_K8_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK8 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK8 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK8_K8_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK8 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK8 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK8 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK8_K8_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK8_K8_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK8_K8_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK8_K8_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK8)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK8 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK8 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK8 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK8 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK9 
`define UMCTL2_REG_DCH1_ODTMAPK9_ADDR `SHIFTAPBADDR( 32'h00001dc4 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK9_K9_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK9_K9_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK9_K9_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK9_K9_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK9_K9_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK9_K9_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK9 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK9 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK9_K9_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK9 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK9 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK9 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK9_K9_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK9_K9_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK9_K9_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK9_K9_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK9)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK9 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK9 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK9 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK9 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK10 
`define UMCTL2_REG_DCH1_ODTMAPK10_ADDR `SHIFTAPBADDR( 32'h00001dc8 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK10_K10_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK10_K10_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK10_K10_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK10_K10_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK10_K10_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK10_K10_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK10 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK10 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK10_K10_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK10 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK10 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK10 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK10_K10_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK10_K10_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK10_K10_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK10_K10_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK10)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK10 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK10 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK10 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK10 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK11 
`define UMCTL2_REG_DCH1_ODTMAPK11_ADDR `SHIFTAPBADDR( 32'h00001dcc )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK11_K11_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK11_K11_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK11_K11_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK11_K11_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK11_K11_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK11_K11_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK11 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK11 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK11_K11_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK11 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK11 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK11 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK11_K11_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK11_K11_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK11_K11_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK11_K11_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK11)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK11 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK11 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK11 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK11 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK12 
`define UMCTL2_REG_DCH1_ODTMAPK12_ADDR `SHIFTAPBADDR( 32'h00001dd0 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK12_K12_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK12_K12_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK12_K12_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK12_K12_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK12_K12_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK12_K12_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK12 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK12 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK12_K12_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK12 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK12 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK12 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK12_K12_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK12_K12_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK12_K12_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK12_K12_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK12)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK12 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK12 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK12 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK12 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK13 
`define UMCTL2_REG_DCH1_ODTMAPK13_ADDR `SHIFTAPBADDR( 32'h00001dd4 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK13_K13_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK13_K13_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK13_K13_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK13_K13_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK13_K13_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK13_K13_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK13 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK13 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK13_K13_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK13 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK13 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK13 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK13_K13_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK13_K13_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK13_K13_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK13_K13_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK13)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK13 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK13 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK13 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK13 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK14 
`define UMCTL2_REG_DCH1_ODTMAPK14_ADDR `SHIFTAPBADDR( 32'h00001dd8 )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK14_K14_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK14_K14_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK14_K14_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK14_K14_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK14_K14_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK14_K14_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK14 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK14 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK14_K14_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK14 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK14 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK14 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK14_K14_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK14_K14_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK14_K14_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK14_K14_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK14)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK14 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK14 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK14 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK14 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

`ifdef MEMC_NUM_RANKS_GT_8
// Register ODTMAPK15 
`define UMCTL2_REG_DCH1_ODTMAPK15_ADDR `SHIFTAPBADDR( 32'h00001ddc )
`define UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK15_K15_DCH1_WR_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK15_K15_DCH1_WR_ODT 0
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK15_K15_DCH1_WR_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK15_K15_DCH1_RD_ODT `MEMC_NUM_RANKS
`define UMCTL2_REG_DCH1_OFFSET_ODTMAPK15_K15_DCH1_RD_ODT 16
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK15_K15_DCH1_RD_ODT ('h1)
`define UMCTL2_REG_DCH1_MSK_ODTMAPK15 ( `UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_RD_ODT )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ODTMAPK15 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_WR_ODT | `UMCTL2_REG_DCH1_MSK_ODTMAPK15_K15_DCH1_RD_ODT  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ODTMAPK15 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ODTMAPK15 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ODTMAPK15 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK15_K15_DCH1_WR_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK15_K15_DCH1_WR_ODT) | ((`UMCTL2_REG_DCH1_DFLT_ODTMAPK15_K15_DCH1_RD_ODT) << `UMCTL2_REG_DCH1_OFFSET_ODTMAPK15_K15_DCH1_RD_ODT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ODTMAPK15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK15)) : ({^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK15 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK15 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK15 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ODTMAPK15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ODTMAPK15 (16+`MEMC_NUM_RANKS)
`endif //MEMC_NUM_RANKS_GT_8

// Register DBG1 
`define UMCTL2_REG_DCH1_DBG1_ADDR `SHIFTAPBADDR( 32'h00001e04 )
`define UMCTL2_REG_DCH1_MSK_DBG1_DIS_DQ 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DBG1_DIS_DQ 1
`define UMCTL2_REG_DCH1_OFFSET_DBG1_DIS_DQ 0
`define UMCTL2_REG_DCH1_DFLT_DBG1_DIS_DQ 1'h0
`define UMCTL2_REG_DCH1_MSK_DBG1_DIS_HIF 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_DBG1_DIS_HIF 1
`define UMCTL2_REG_DCH1_OFFSET_DBG1_DIS_HIF 1
`define UMCTL2_REG_DCH1_DFLT_DBG1_DIS_HIF 1'h0
`define UMCTL2_REG_DCH1_MSK_DBG1 ( `UMCTL2_REG_DCH1_MSK_DBG1_DIS_DQ | `UMCTL2_REG_DCH1_MSK_DBG1_DIS_HIF )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DBG1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DBG1_DIS_DQ | `UMCTL2_REG_DCH1_MSK_DBG1_DIS_HIF  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DBG1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DBG1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DBG1 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_DBG1_DIS_DQ) << `UMCTL2_REG_DCH1_OFFSET_DBG1_DIS_DQ) | ((`UMCTL2_REG_DCH1_DFLT_DBG1_DIS_HIF) << `UMCTL2_REG_DCH1_OFFSET_DBG1_DIS_HIF)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DBG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DBG1)) : ({^(`UMCTL2_REG_DCH1_DFLT_DBG1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DBG1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DBG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DBG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DBG1 2

// Register DBGCAM 
`define UMCTL2_REG_DCH1_DBGCAM_ADDR `SHIFTAPBADDR( 32'h00001e08 )
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_HPR_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_HPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_HPR_Q_DEPTH 0
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_HPR_Q_DEPTH ('h0)
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_LPR_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}}, {8{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_LPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_LPR_Q_DEPTH 8
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_LPR_Q_DEPTH ('h0)
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_W_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}}, {16{1'b0}} } )
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_W_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_W_Q_DEPTH 16
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_W_Q_DEPTH ('h0)
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL 32'b00000001000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_STALL 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL 24
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_RD_Q_EMPTY 32'b00000010000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_RD_Q_EMPTY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_RD_Q_EMPTY 25
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_RD_Q_EMPTY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_WR_Q_EMPTY 32'b00000100000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_WR_Q_EMPTY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_WR_Q_EMPTY 26
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_WR_Q_EMPTY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY 32'b00010000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_RD_DATA_PIPELINE_EMPTY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_RD_DATA_PIPELINE_EMPTY 28
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_RD_DATA_PIPELINE_EMPTY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY 32'b00100000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_WR_DATA_PIPELINE_EMPTY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_WR_DATA_PIPELINE_EMPTY 29
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_WR_DATA_PIPELINE_EMPTY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_WR 32'b01000000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_STALL_WR 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL_WR 30
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL_WR 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_RD 32'b10000000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCAM_DBG_STALL_RD 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL_RD 31
`define UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL_RD 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCAM ( `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_HPR_Q_DEPTH | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_LPR_Q_DEPTH | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_W_Q_DEPTH | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_WR | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_RD )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DBGCAM ( 32'h0 `ifndef UPCTL2_EN_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_HPR_Q_DEPTH `endif | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_LPR_Q_DEPTH | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_W_Q_DEPTH `ifndef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL `endif | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_WR `endif `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_RD `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DBGCAM ( 32'h0 `ifndef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL `endif | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_RD_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_WR_Q_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_RD_DATA_PIPELINE_EMPTY | `UMCTL2_REG_DCH1_MSK_DBGCAM_WR_DATA_PIPELINE_EMPTY `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_WR `endif `ifdef UMCTL2_DUAL_HIF_1 | `UMCTL2_REG_DCH1_MSK_DBGCAM_DBG_STALL_RD `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DBGCAM ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DBGCAM ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DBGCAM ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DBGCAM ( 32'h0 `ifndef UPCTL2_EN_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_HPR_Q_DEPTH) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_HPR_Q_DEPTH) `endif | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_LPR_Q_DEPTH) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_LPR_Q_DEPTH) | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_W_Q_DEPTH) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_W_Q_DEPTH) `ifndef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL) `endif | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_RD_Q_EMPTY) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_RD_Q_EMPTY) | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_WR_Q_EMPTY) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_WR_Q_EMPTY) | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_RD_DATA_PIPELINE_EMPTY) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_RD_DATA_PIPELINE_EMPTY) | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_WR_DATA_PIPELINE_EMPTY) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_WR_DATA_PIPELINE_EMPTY) `ifdef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL_WR) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL_WR) `endif `ifdef UMCTL2_DUAL_HIF_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM_DBG_STALL_RD) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM_DBG_STALL_RD) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DBGCAM ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DBGCAM)) : ({^(`UMCTL2_REG_DCH1_DFLT_DBGCAM & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DBGCAM 32

// Register DBGCMD 
`define UMCTL2_REG_DCH1_DBGCMD_ADDR `SHIFTAPBADDR( 32'h00001e0c )
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK0_REFRESH 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK0_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK0_REFRESH 0
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK0_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK1_REFRESH 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK1_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK1_REFRESH 1
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK1_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK2_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK2_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK2_REFRESH 2
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK2_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK3_REFRESH 32'b00000000000000000000000000001000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK3_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK3_REFRESH 3
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK3_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_ZQ_CALIB_SHORT 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_ZQ_CALIB_SHORT 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_ZQ_CALIB_SHORT 4
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_ZQ_CALIB_SHORT 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_CTRLUPD 32'b00000000000000000000000000100000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_CTRLUPD 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_CTRLUPD 5
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_CTRLUPD 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK4_REFRESH 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK4_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK4_REFRESH 8
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK4_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK5_REFRESH 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK5_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK5_REFRESH 9
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK5_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK6_REFRESH 32'b00000000000000000000010000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK6_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK6_REFRESH 10
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK6_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK7_REFRESH 32'b00000000000000000000100000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK7_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK7_REFRESH 11
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK7_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK8_REFRESH 32'b00000000000000000001000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK8_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK8_REFRESH 12
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK8_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK9_REFRESH 32'b00000000000000000010000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK9_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK9_REFRESH 13
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK9_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK10_REFRESH 32'b00000000000000000100000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK10_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK10_REFRESH 14
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK10_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK11_REFRESH 32'b00000000000000001000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK11_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK11_REFRESH 15
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK11_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK12_REFRESH 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK12_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK12_REFRESH 16
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK12_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK13_REFRESH 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK13_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK13_REFRESH 17
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK13_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK14_REFRESH 32'b00000000000001000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK14_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK14_REFRESH 18
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK14_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_RANK15_REFRESH 32'b00000000000010000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_RANK15_REFRESH 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK15_REFRESH 19
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK15_REFRESH 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD_HW_REF_ZQ_EN 32'b10000000000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGCMD_HW_REF_ZQ_EN 1
`define UMCTL2_REG_DCH1_OFFSET_DBGCMD_HW_REF_ZQ_EN 31
`define UMCTL2_REG_DCH1_DFLT_DBGCMD_HW_REF_ZQ_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGCMD ( `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK0_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK1_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK2_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK3_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_ZQ_CALIB_SHORT | `UMCTL2_REG_DCH1_MSK_DBGCMD_CTRLUPD | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK4_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK5_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK6_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK7_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK8_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK9_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK10_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK11_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK12_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK13_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK14_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK15_REFRESH | `UMCTL2_REG_DCH1_MSK_DBGCMD_HW_REF_ZQ_EN )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DBGCMD ( 32'h0 `ifdef UMCTL2_REF_ZQ_IO | `UMCTL2_REG_DCH1_MSK_DBGCMD_HW_REF_ZQ_EN `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DBGCMD ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DBGCMD ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DBGCMD ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK0_REFRESH `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK1_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK2_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK3_REFRESH `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DBGCMD_ZQ_CALIB_SHORT `endif | `UMCTL2_REG_DCH1_MSK_DBGCMD_CTRLUPD `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK4_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK5_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK6_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK7_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK8_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK9_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK10_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK11_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK12_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK13_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK14_REFRESH `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGCMD_RANK15_REFRESH `endif  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DBGCMD ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DBGCMD ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK0_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK0_REFRESH) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK1_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK1_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK2_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK2_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK3_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK3_REFRESH) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_ZQ_CALIB_SHORT) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_ZQ_CALIB_SHORT) `endif | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_CTRLUPD) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_CTRLUPD) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK4_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK4_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK5_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK5_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK6_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK6_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK7_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK7_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK8_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK8_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK9_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK9_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK10_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK10_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK11_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK11_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK12_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK12_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK13_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK13_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK14_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK14_REFRESH) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_RANK15_REFRESH) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_RANK15_REFRESH) `endif `ifdef UMCTL2_REF_ZQ_IO | ((`UMCTL2_REG_DCH1_DFLT_DBGCMD_HW_REF_ZQ_EN) << `UMCTL2_REG_DCH1_OFFSET_DBGCMD_HW_REF_ZQ_EN) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DBGCMD ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DBGCMD)) : ({^(`UMCTL2_REG_DCH1_DFLT_DBGCMD & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCMD & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCMD & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DBGCMD & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DBGCMD 32

// Register DBGSTAT 
`define UMCTL2_REG_DCH1_DBGSTAT_ADDR `SHIFTAPBADDR( 32'h00001e10 )
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK0_REFRESH_BUSY 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK0_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK0_REFRESH_BUSY 0
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK0_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK1_REFRESH_BUSY 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK1_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK1_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK1_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK2_REFRESH_BUSY 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK2_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK2_REFRESH_BUSY 2
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK2_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK3_REFRESH_BUSY 32'b00000000000000000000000000001000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK3_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK3_REFRESH_BUSY 3
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK3_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_ZQ_CALIB_SHORT_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_ZQ_CALIB_SHORT_BUSY 4
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_ZQ_CALIB_SHORT_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_CTRLUPD_BUSY 32'b00000000000000000000000000100000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_CTRLUPD_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_CTRLUPD_BUSY 5
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_CTRLUPD_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK4_REFRESH_BUSY 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK4_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK4_REFRESH_BUSY 8
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK4_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK5_REFRESH_BUSY 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK5_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK5_REFRESH_BUSY 9
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK5_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK6_REFRESH_BUSY 32'b00000000000000000000010000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK6_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK6_REFRESH_BUSY 10
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK6_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK7_REFRESH_BUSY 32'b00000000000000000000100000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK7_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK7_REFRESH_BUSY 11
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK7_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK8_REFRESH_BUSY 32'b00000000000000000001000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK8_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK8_REFRESH_BUSY 12
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK8_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK9_REFRESH_BUSY 32'b00000000000000000010000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK9_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK9_REFRESH_BUSY 13
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK9_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK10_REFRESH_BUSY 32'b00000000000000000100000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK10_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK10_REFRESH_BUSY 14
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK10_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK11_REFRESH_BUSY 32'b00000000000000001000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK11_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK11_REFRESH_BUSY 15
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK11_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK12_REFRESH_BUSY 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK12_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK12_REFRESH_BUSY 16
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK12_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK13_REFRESH_BUSY 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK13_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK13_REFRESH_BUSY 17
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK13_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK14_REFRESH_BUSY 32'b00000000000001000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK14_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK14_REFRESH_BUSY 18
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK14_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK15_REFRESH_BUSY 32'b00000000000010000000000000000000
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT_RANK15_REFRESH_BUSY 1
`define UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK15_REFRESH_BUSY 19
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK15_REFRESH_BUSY 1'h0
`define UMCTL2_REG_DCH1_MSK_DBGSTAT ( `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK0_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK1_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK2_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK3_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_CTRLUPD_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK4_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK5_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK6_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK7_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK8_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK9_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK10_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK11_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK12_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK13_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK14_REFRESH_BUSY | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK15_REFRESH_BUSY )
`define UMCTL2_REG_DCH1_RWONLY_MSK_DBGSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_DCH1_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DBGSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_DCH1_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DBGSTAT ( 32'b0 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK0_REFRESH_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK1_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK2_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK3_REFRESH_BUSY `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_ZQ_CALIB_SHORT_BUSY `endif | `UMCTL2_REG_DCH1_MSK_DBGSTAT_CTRLUPD_BUSY `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK4_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK5_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK6_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK7_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK8_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK9_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK10_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK11_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK12_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK13_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK14_REFRESH_BUSY `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | `UMCTL2_REG_DCH1_MSK_DBGSTAT_RANK15_REFRESH_BUSY `endif  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DBGSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DBGSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DBGSTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK0_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK0_REFRESH_BUSY) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK1_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK1_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK2_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK2_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK3_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK3_REFRESH_BUSY) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_ZQ_CALIB_SHORT_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_ZQ_CALIB_SHORT_BUSY) `endif | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_CTRLUPD_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_CTRLUPD_BUSY) `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK4_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK4_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK5_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK5_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK6_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK6_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK7_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK7_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK8_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK8_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK9_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK9_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK10_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK10_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK11_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK11_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK12_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK12_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK13_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK13_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK14_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK14_REFRESH_BUSY) `endif `ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8 | ((`UMCTL2_REG_DCH1_DFLT_DBGSTAT_RANK15_REFRESH_BUSY) << `UMCTL2_REG_DCH1_OFFSET_DBGSTAT_RANK15_REFRESH_BUSY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DBGSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DBGSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_DBGSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DBGSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DBGSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DBGSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DBGSTAT 20

`ifdef MEMC_INLINE_ECC
// Register DBGCAM1 
`define UMCTL2_REG_DCH1_DBGCAM1_ADDR `SHIFTAPBADDR( 32'h00001e18 )
`define UMCTL2_REG_DCH1_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_DBGCAM1_DBG_WRECC_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define UMCTL2_REG_DCH1_OFFSET_DBGCAM1_DBG_WRECC_Q_DEPTH 0
`define UMCTL2_REG_DCH1_DFLT_DBGCAM1_DBG_WRECC_Q_DEPTH ('h0)
`define UMCTL2_REG_DCH1_MSK_DBGCAM1 `UMCTL2_REG_DCH1_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH
`define UMCTL2_REG_DCH1_RWONLY_MSK_DBGCAM1 ( 32'h0 `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_DBGCAM1_DBG_WRECC_Q_DEPTH `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DBGCAM1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DBGCAM1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DBGCAM1 ( 32'h0 `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_DBGCAM1_DBG_WRECC_Q_DEPTH) << `UMCTL2_REG_DCH1_OFFSET_DBGCAM1_DBG_WRECC_Q_DEPTH) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DBGCAM1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DBGCAM1)) : ({^(`UMCTL2_REG_DCH1_DFLT_DBGCAM1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DBGCAM1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DBGCAM1 (0+`MEMC_WRCMD_ENTRY_BITS+1)
`endif //MEMC_INLINE_ECC

`ifdef UMCTL2_OCPAR_EN_1
// Register OCPARCFG0 
`define UMCTL2_REG_DCH1_OCPARCFG0_ADDR `SHIFTAPBADDR( 32'h00001e30 )
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 4
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 32'b00000000000000000000000001000000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 6
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 32'b00000000000000000000000010000000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 7
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 32'b00000000000000000010000000000000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 13
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 32'b00000000000000000100000000000000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 14
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 32'b00000000000000001000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 15
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCPARCFG0 ( `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE )
`define UMCTL2_REG_DCH1_RWONLY_MSK_OCPARCFG0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_EN `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_EN `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_OCPARCFG0 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_OCPARCFG0 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_OCPARCFG0 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_OCPARCFG0 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR `endif `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE `endif  )
`define UMCTL2_REG_DCH1_DFLT_OCPARCFG0 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_EN) | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR) | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE) `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_EN) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR) `endif `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_OCPARCFG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_OCPARCFG0)) : ({^(`UMCTL2_REG_DCH1_DFLT_OCPARCFG0 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_OCPARCFG0 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_OCPARCFG0 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_OCPARCFG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_OCPARCFG0 16
`endif //UMCTL2_OCPAR_EN_1

`ifdef UMCTL2_OCPAR_EN_1
// Register OCPARSTAT2 
`define UMCTL2_REG_DCH1_OCPARSTAT2_ADDR `SHIFTAPBADDR( 32'h00001e40 )
`define UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR ( 32'hFFFFFFFF & {`UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH
`define UMCTL2_REG_DCH1_OFFSET_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR 0
`define UMCTL2_REG_DCH1_DFLT_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR ('h0)
`define UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 32'b00000000000000000000000000010000
`define UMCTL2_REG_DCH1_SIZE_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 1
`define UMCTL2_REG_DCH1_OFFSET_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 4
`define UMCTL2_REG_DCH1_DFLT_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCPARSTAT2 ( `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR )
`define UMCTL2_REG_DCH1_RWONLY_MSK_OCPARSTAT2 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_OCPARSTAT2 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR `ifdef MEMC_INLINE_ECC | `UMCTL2_REG_DCH1_MSK_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_OCPARSTAT2 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_OCPARSTAT2 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_OCPARSTAT2 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_OCPARSTAT2 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR) << `UMCTL2_REG_DCH1_OFFSET_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR) `ifdef MEMC_INLINE_ECC | ((`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR) << `UMCTL2_REG_DCH1_OFFSET_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_OCPARSTAT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2)) : ({^(`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_OCPARSTAT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_OCPARSTAT2 5
`endif //UMCTL2_OCPAR_EN_1

`ifdef MEMC_ECC_SUPPORT_2
// Register ADVECCSTAT 
`define UMCTL2_REG_DCH1_ADVECCSTAT_ADDR `SHIFTAPBADDR( 32'h00001e78 )
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT_ADVECC_CORRECTED_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_CORRECTED_ERR 0
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_CORRECTED_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_UNCORRECTED_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 32'b00000000000000000000000000011100
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 3
`define UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 2
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL 3'h0
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 32'b00000000000000000000011111100000
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 6
`define UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 5
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS 6'h0
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 32'b00000000111111110000000000000000
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 8
`define UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 16
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS 8'h0
`define UMCTL2_REG_DCH1_MSK_ADVECCSTAT ( `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS )
`define UMCTL2_REG_DCH1_RWONLY_MSK_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_CORRECTED_ERR `endif `ifdef MEMC_ECC_SUPPORT_2 | `UMCTL2_REG_DCH1_MSK_ADVECCSTAT_ADVECC_UNCORRECTED_ERR `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ADVECCSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ADVECCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ADVECCSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ADVECCSTAT ( 32'h0 `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_CORRECTED_ERR) << `UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_CORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_UNCORRECTED_ERR) << `UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_UNCORRECTED_ERR) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL) << `UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_NUM_ERR_SYMBOL) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS) << `UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_POS) `endif `ifdef MEMC_ECC_SUPPORT_2 | ((`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS) << `UMCTL2_REG_DCH1_OFFSET_ADVECCSTAT_ADVECC_ERR_SYMBOL_BITS) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ADVECCSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ADVECCSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ADVECCSTAT 24
`endif //MEMC_ECC_SUPPORT_2

`ifdef MEMC_ECCAP
// Register ECCAPSTAT 
`define UMCTL2_REG_DCH1_ECCAPSTAT_ADDR `SHIFTAPBADDR( 32'h00001e88 )
`define UMCTL2_REG_DCH1_MSK_ECCAPSTAT_ECC_AP_ERR 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_ECCAPSTAT_ECC_AP_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_ECCAPSTAT_ECC_AP_ERR 0
`define UMCTL2_REG_DCH1_DFLT_ECCAPSTAT_ECC_AP_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_ECCAPSTAT `UMCTL2_REG_DCH1_MSK_ECCAPSTAT_ECC_AP_ERR
`define UMCTL2_REG_DCH1_RWONLY_MSK_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | `UMCTL2_REG_DCH1_MSK_ECCAPSTAT_ECC_AP_ERR `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | `UMCTL2_REG_DCH1_MSK_ECCAPSTAT_ECC_AP_ERR `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_ECCAPSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_ECCAPSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_ECCAPSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_ECCAPSTAT ( 32'h0 `ifdef MEMC_ECCAP | ((`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT_ECC_AP_ERR) << `UMCTL2_REG_DCH1_OFFSET_ECCAPSTAT_ECC_AP_ERR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_ECCAPSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_ECCAPSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_ECCAPSTAT 1
`endif //MEMC_ECCAP

`ifdef MEMC_DDR4
`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CAPARPOISONCTL 
`define UMCTL2_REG_DCH1_CAPARPOISONCTL_ADDR `SHIFTAPBADDR( 32'h00001ea0 )
`define UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 1
`define UMCTL2_REG_DCH1_OFFSET_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 0
`define UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN 1'h0
`define UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 32'b00000000000000000000001100000000
`define UMCTL2_REG_DCH1_SIZE_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 2
`define UMCTL2_REG_DCH1_OFFSET_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 8
`define UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE 2'h0
`define UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL ( `UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN | `UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE )
`define UMCTL2_REG_DCH1_RWONLY_MSK_CAPARPOISONCTL ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN | `UMCTL2_REG_DCH1_MSK_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_CAPARPOISONCTL ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_CAPARPOISONCTL ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN) << `UMCTL2_REG_DCH1_OFFSET_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN) | ((`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE) << `UMCTL2_REG_DCH1_OFFSET_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_CAPARPOISONCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL)) : ({^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_CAPARPOISONCTL 10
`endif //UMCTL2_CRC_PARITY_RETRY
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CAPARPOISONSTAT 
`define UMCTL2_REG_DCH1_CAPARPOISONSTAT_ADDR `SHIFTAPBADDR( 32'h00001ea4 )
`define UMCTL2_REG_DCH1_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 1
`define UMCTL2_REG_DCH1_OFFSET_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 0
`define UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE 1'h0
`define UMCTL2_REG_DCH1_MSK_CAPARPOISONSTAT `UMCTL2_REG_DCH1_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE
`define UMCTL2_REG_DCH1_RWONLY_MSK_CAPARPOISONSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_CAPARPOISONSTAT ( 32'h0 | `UMCTL2_REG_DCH1_MSK_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_CAPARPOISONSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_CAPARPOISONSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_CAPARPOISONSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE) << `UMCTL2_REG_DCH1_OFFSET_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_CAPARPOISONSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_CAPARPOISONSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_CAPARPOISONSTAT 1
`endif //UMCTL2_CRC_PARITY_RETRY
`endif //MEMC_DDR4

`ifdef UMCTL2_DYN_BSM
// Register DYNBSMSTAT 
`define UMCTL2_REG_DCH1_DYNBSMSTAT_ADDR `SHIFTAPBADDR( 32'h00001eb0 )
`define UMCTL2_REG_DCH1_MSK_DYNBSMSTAT_NUM_ALLOC_BSM ( 32'hFFFFFFFF & {`UMCTL2_BSM_BITS+1{1'b1}})
`define UMCTL2_REG_DCH1_SIZE_DYNBSMSTAT_NUM_ALLOC_BSM `UMCTL2_BSM_BITS+1
`define UMCTL2_REG_DCH1_OFFSET_DYNBSMSTAT_NUM_ALLOC_BSM 0
`define UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT_NUM_ALLOC_BSM ('h0)
`define UMCTL2_REG_DCH1_MSK_DYNBSMSTAT `UMCTL2_REG_DCH1_MSK_DYNBSMSTAT_NUM_ALLOC_BSM
`define UMCTL2_REG_DCH1_RWONLY_MSK_DYNBSMSTAT ( 32'h0 `ifdef UMCTL2_DYN_BSM | `UMCTL2_REG_DCH1_MSK_DYNBSMSTAT_NUM_ALLOC_BSM `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DYNBSMSTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DYNBSMSTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT ( 32'h0 `ifdef UMCTL2_DYN_BSM | ((`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT_NUM_ALLOC_BSM) << `UMCTL2_REG_DCH1_OFFSET_DYNBSMSTAT_NUM_ALLOC_BSM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DYNBSMSTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DYNBSMSTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DYNBSMSTAT (0+`UMCTL2_BSM_BITS+1)
`endif //UMCTL2_DYN_BSM

`ifdef UMCTL2_OCCAP_EN_1
// Register OCCAPCFG1 
`define UMCTL2_REG_DCH1_OCCAPCFG1_ADDR `SHIFTAPBADDR( 32'h00001ee8 )
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 0
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 32'b00000000000000000000000000000100
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 2
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 8
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 9
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 32'b00000000000000000000010000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 10
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 16
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN 1'h1
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 17
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 32'b00000000000001000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 18
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 32'b00000001000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 24
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 32'b00000010000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 25
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 32'b00000100000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 26
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPCFG1 ( `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ )
`define UMCTL2_REG_DCH1_RWONLY_MSK_OCCAPCFG1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_OCCAPCFG1 ( 32'h0  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_OCCAPCFG1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_OCCAPCFG1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_OCCAPCFG1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ | `UMCTL2_REG_DCH1_MSK_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL  )
`define UMCTL2_REG_DCH1_DFLT_OCCAPCFG1 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ) << `UMCTL2_REG_DCH1_OFFSET_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_OCCAPCFG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1)) : ({^(`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPCFG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_OCCAPCFG1 27
`endif //UMCTL2_OCCAP_EN_1

`ifdef UMCTL2_OCCAP_EN_1
// Register OCCAPSTAT1 
`define UMCTL2_REG_DCH1_OCCAPSTAT1_ADDR `SHIFTAPBADDR( 32'h00001eec )
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 0
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 32'b00000000000000000000000000000010
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 32'b00000000000000000000000100000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 8
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 32'b00000000000000000000001000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 9
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 32'b00000000000000010000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 16
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 32'b00000000000000100000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 17
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 32'b00000001000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 24
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 32'b00000010000000000000000000000000
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 1
`define UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 25
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR 1'h0
`define UMCTL2_REG_DCH1_MSK_OCCAPSTAT1 ( `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR )
`define UMCTL2_REG_DCH1_RWONLY_MSK_OCCAPSTAT1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_OCCAPSTAT1 ( 32'h0 | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR | `UMCTL2_REG_DCH1_MSK_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_OCCAPSTAT1 ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_OCCAPSTAT1 ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_OCCAPSTAT1 ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1 ( 32'h0 | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR) | ((`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR) << `UMCTL2_REG_DCH1_OFFSET_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_OCCAPSTAT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1)) : ({^(`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1 & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1 & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1 & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_OCCAPSTAT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_OCCAPSTAT1 26
`endif //UMCTL2_OCCAP_EN_1

`ifdef MEMC_LPDDR2
// Register DERATESTAT 
`define UMCTL2_REG_DCH1_DERATESTAT_ADDR `SHIFTAPBADDR( 32'h00001ef0 )
`define UMCTL2_REG_DCH1_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR 32'b00000000000000000000000000000001
`define UMCTL2_REG_DCH1_SIZE_DERATESTAT_DERATE_TEMP_LIMIT_INTR 1
`define UMCTL2_REG_DCH1_OFFSET_DERATESTAT_DERATE_TEMP_LIMIT_INTR 0
`define UMCTL2_REG_DCH1_DFLT_DERATESTAT_DERATE_TEMP_LIMIT_INTR 1'h0
`define UMCTL2_REG_DCH1_MSK_DERATESTAT `UMCTL2_REG_DCH1_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR
`define UMCTL2_REG_DCH1_RWONLY_MSK_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR `endif  )
`define UMCTL2_REG_DCH1_ONEBITRO_MSK_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_DCH1_MSK_DERATESTAT_DERATE_TEMP_LIMIT_INTR `endif  )
`define UMCTL2_REG_DCH1_COMPANION_MSK_DERATESTAT ( 32'b0  )
`define UMCTL2_REG_DCH1_ONETOSET_MSK_DERATESTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_ONETOCLR_MSK_DERATESTAT ( 32'h0  )
`define UMCTL2_REG_DCH1_DFLT_DERATESTAT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_DCH1_DFLT_DERATESTAT_DERATE_TEMP_LIMIT_INTR) << `UMCTL2_REG_DCH1_OFFSET_DERATESTAT_DERATE_TEMP_LIMIT_INTR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DCH1_DFLT_REGPAR_DERATESTAT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DCH1_DFLT_DERATESTAT)) : ({^(`UMCTL2_REG_DCH1_DFLT_DERATESTAT & 32'hFF000000), ^(`UMCTL2_REG_DCH1_DFLT_DERATESTAT & 32'h00FF0000), ^(`UMCTL2_REG_DCH1_DFLT_DERATESTAT & 32'hFF00FF00), ^(`UMCTL2_REG_DCH1_DFLT_DERATESTAT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_DCH1_SIZE_DERATESTAT 1
`endif //MEMC_LPDDR2

`endif //UMCTL2_DUAL_DATA_CHANNEL

`ifdef UMCTL2_FAST_FREQUENCY_CHANGE

`ifdef MEMC_LPDDR2
// Register DERATEEN 
`define UMCTL2_REG_FREQ1_DERATEEN_ADDR `SHIFTAPBADDR( 32'h00002020 )
`define UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_ENABLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN_DERATE_ENABLE 1
`define UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_ENABLE 0
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_ENABLE 1'h0
`define UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_VALUE 32'b00000000000000000000000000000110
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN_DERATE_VALUE 2
`define UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_VALUE 1
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_VALUE 2'h0
`define UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_BYTE 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_BYTE 4'h0
`define UMCTL2_REG_FREQ1_MSK_DERATEEN_RC_DERATE_VALUE 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN_RC_DERATE_VALUE 3
`define UMCTL2_REG_FREQ1_OFFSET_DERATEEN_RC_DERATE_VALUE 8
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN_RC_DERATE_VALUE 3'h0
`define UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_MR4_TUF_DIS 32'b00000000000000000001000000000000
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN_DERATE_MR4_TUF_DIS 1
`define UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS 12
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_MR4_TUF_DIS 1'h0
`define UMCTL2_REG_FREQ1_MSK_DERATEEN ( `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_ENABLE | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_VALUE | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_BYTE | `UMCTL2_REG_FREQ1_MSK_DERATEEN_RC_DERATE_VALUE | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_MR4_TUF_DIS )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_ENABLE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_VALUE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_BYTE `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_DERATEEN_RC_DERATE_VALUE `endif | `UMCTL2_REG_FREQ1_MSK_DERATEEN_DERATE_MR4_TUF_DIS  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DERATEEN ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_ENABLE) << `UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_ENABLE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_VALUE) << `UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_VALUE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_BYTE) << `UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_BYTE) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DERATEEN_RC_DERATE_VALUE) << `UMCTL2_REG_FREQ1_OFFSET_DERATEEN_RC_DERATE_VALUE) `endif | ((`UMCTL2_REG_FREQ1_DFLT_DERATEEN_DERATE_MR4_TUF_DIS) << `UMCTL2_REG_FREQ1_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DERATEEN ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DERATEEN)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DERATEEN & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEEN & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEEN & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEEN & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DERATEEN 13
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register DERATEINT 
`define UMCTL2_REG_FREQ1_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00002024 )
`define UMCTL2_REG_FREQ1_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define UMCTL2_REG_FREQ1_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define UMCTL2_REG_FREQ1_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define UMCTL2_REG_FREQ1_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define UMCTL2_REG_FREQ1_MSK_DERATEINT `UMCTL2_REG_FREQ1_MSK_DERATEINT_MR4_READ_INTERVAL
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DERATEINT_MR4_READ_INTERVAL `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DERATEINT ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DERATEINT_MR4_READ_INTERVAL) << `UMCTL2_REG_FREQ1_OFFSET_DERATEINT_MR4_READ_INTERVAL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DERATEINT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DERATEINT)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DERATEINT & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEINT & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEINT & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DERATEINT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DERATEINT 32
`endif //MEMC_LPDDR2

// Register PWRTMG 
`define UMCTL2_REG_FREQ1_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00002034 )
`define UMCTL2_REG_FREQ1_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_PWRTMG_POWERDOWN_TO_X32 5
`define UMCTL2_REG_FREQ1_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define UMCTL2_REG_FREQ1_DFLT_PWRTMG_POWERDOWN_TO_X32 5'h10
`define UMCTL2_REG_FREQ1_MSK_PWRTMG_T_DPD_X4096 32'b00000000000000001111111100000000
`define UMCTL2_REG_FREQ1_SIZE_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ1_OFFSET_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ1_DFLT_PWRTMG_T_DPD_X4096 (`MEMC_MOBILE_OR_LPDDR2_EN) ? 8'h20 : 8'h0
`define UMCTL2_REG_FREQ1_MSK_PWRTMG_SELFREF_TO_X32 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_PWRTMG_SELFREF_TO_X32 8
`define UMCTL2_REG_FREQ1_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define UMCTL2_REG_FREQ1_DFLT_PWRTMG_SELFREF_TO_X32 8'h40
`define UMCTL2_REG_FREQ1_MSK_PWRTMG ( `UMCTL2_REG_FREQ1_MSK_PWRTMG_POWERDOWN_TO_X32 | `UMCTL2_REG_FREQ1_MSK_PWRTMG_T_DPD_X4096 | `UMCTL2_REG_FREQ1_MSK_PWRTMG_SELFREF_TO_X32 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_PWRTMG ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_PWRTMG_POWERDOWN_TO_X32 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_PWRTMG_T_DPD_X4096 `endif | `UMCTL2_REG_FREQ1_MSK_PWRTMG_SELFREF_TO_X32  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_PWRTMG ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_PWRTMG ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_PWRTMG_POWERDOWN_TO_X32) << `UMCTL2_REG_FREQ1_OFFSET_PWRTMG_POWERDOWN_TO_X32) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_PWRTMG_T_DPD_X4096) << `UMCTL2_REG_FREQ1_OFFSET_PWRTMG_T_DPD_X4096) `endif | ((`UMCTL2_REG_FREQ1_DFLT_PWRTMG_SELFREF_TO_X32) << `UMCTL2_REG_FREQ1_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_PWRTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_PWRTMG)) : ({^(`UMCTL2_REG_FREQ1_DFLT_PWRTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_PWRTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_PWRTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_PWRTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_PWRTMG 24

// Register RFSHCTL0 
`define UMCTL2_REG_FREQ1_RFSHCTL0_ADDR `SHIFTAPBADDR( 32'h00002050 )
`define UMCTL2_REG_FREQ1_MSK_RFSHCTL0_PER_BANK_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_FREQ1_SIZE_RFSHCTL0_PER_BANK_REFRESH 1
`define UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_PER_BANK_REFRESH 2
`define UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_PER_BANK_REFRESH 1'h0
`define UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_BURST 32'b00000000000000000000001111110000
`define UMCTL2_REG_FREQ1_SIZE_RFSHCTL0_REFRESH_BURST 6
`define UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_BURST 4
`define UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_BURST 6'h0
`define UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_TO_X1_X32 32'b00000000000000011111000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHCTL0_REFRESH_TO_X1_X32 5
`define UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32 12
`define UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_TO_X1_X32 5'h10
`define UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_MARGIN 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHCTL0_REFRESH_MARGIN 4
`define UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_MARGIN 20
`define UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_MARGIN 4'h2
`define UMCTL2_REG_FREQ1_MSK_RFSHCTL0 ( `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_PER_BANK_REFRESH | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_MARGIN )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_PER_BANK_REFRESH `endif | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ1_MSK_RFSHCTL0_REFRESH_MARGIN  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RFSHCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_PER_BANK_REFRESH) << `UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_PER_BANK_REFRESH) `endif | ((`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_BURST) << `UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_BURST) | ((`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_TO_X1_X32) << `UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32) | ((`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0_REFRESH_MARGIN) << `UMCTL2_REG_FREQ1_OFFSET_RFSHCTL0_REFRESH_MARGIN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RFSHCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RFSHCTL0 24

// Register RFSHTMG 
`define UMCTL2_REG_FREQ1_RFSHTMG_ADDR `SHIFTAPBADDR( 32'h00002064 )
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_MIN 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_T_RFC_MIN 10
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_MIN 0
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_MIN 10'h8c
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_LPDDR3_TREFBW_EN 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_LPDDR3_TREFBW_EN 1
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN 15
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_LPDDR3_TREFBW_EN 1'h0
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_T_RFC_NOM_X1_X32 12
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32 16
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_NOM_X1_X32 12'h62
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_SEL 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_T_RFC_NOM_X1_SEL 1
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL 31
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL 1'h0
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG ( `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_MIN | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_LPDDR3_TREFBW_EN | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_X32 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_SEL )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RFSHTMG ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_MIN `ifdef MEMC_LPDDR3 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_LPDDR3_TREFBW_EN `endif | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_X32 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_T_RFC_NOM_X1_SEL `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RFSHTMG ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_MIN) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_MIN) `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_LPDDR3_TREFBW_EN) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN) `endif | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_NOM_X1_X32) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RFSHTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG 32

`ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
// Register RFSHTMG1 
`define UMCTL2_REG_FREQ1_RFSHTMG1_ADDR `SHIFTAPBADDR( 32'h00002068 )
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_RFC_MIN_DLR 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG1_T_RFC_MIN_DLR 8
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG1_T_RFC_MIN_DLR 0
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG1_T_RFC_MIN_DLR 8'h8c
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_PBR2PBR 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG1_T_PBR2PBR 8
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG1_T_PBR2PBR 16
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG1_T_PBR2PBR 8'h8c
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG1 ( `UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_RFC_MIN_DLR | `UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_PBR2PBR )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_RFC_MIN_DLR `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG1_T_PBR2PBR `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RFSHTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1_T_RFC_MIN_DLR) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG1_T_RFC_MIN_DLR) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1_T_PBR2PBR) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG1_T_PBR2PBR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RFSHTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG1 24
`endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CRCPARCTL2 
`define UMCTL2_REG_FREQ1_CRCPARCTL2_ADDR `SHIFTAPBADDR( 32'h000020c8 )
`define UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6
`define UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 0
`define UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6'hc
`define UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ1_SIZE_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5
`define UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX 8
`define UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5'h5
`define UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX 32'b00000001111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9
`define UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX 16
`define UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9'h30
`define UMCTL2_REG_FREQ1_MSK_CRCPARCTL2 ( `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 | `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX | `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ1_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_CRCPARCTL2 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) << `UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX) << `UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX) << `UMCTL2_REG_FREQ1_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_CRCPARCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2)) : ({^(`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_CRCPARCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_CRCPARCTL2 25
`endif //UMCTL2_CRC_PARITY_RETRY

// Register INIT3 
`define UMCTL2_REG_FREQ1_INIT3_ADDR `SHIFTAPBADDR( 32'h000020dc )
`define UMCTL2_REG_FREQ1_MSK_INIT3_EMR 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ1_SIZE_INIT3_EMR 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT3_EMR 0
`define UMCTL2_REG_FREQ1_DFLT_INIT3_EMR 16'h510
`define UMCTL2_REG_FREQ1_MSK_INIT3_MR 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_INIT3_MR 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT3_MR 16
`define UMCTL2_REG_FREQ1_DFLT_INIT3_MR 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT3 ( `UMCTL2_REG_FREQ1_MSK_INIT3_EMR | `UMCTL2_REG_FREQ1_MSK_INIT3_MR )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_INIT3 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_INIT3_EMR | `UMCTL2_REG_FREQ1_MSK_INIT3_MR  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_INIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_INIT3 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_INIT3_EMR) << `UMCTL2_REG_FREQ1_OFFSET_INIT3_EMR) | ((`UMCTL2_REG_FREQ1_DFLT_INIT3_MR) << `UMCTL2_REG_FREQ1_OFFSET_INIT3_MR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_INIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_INIT3)) : ({^(`UMCTL2_REG_FREQ1_DFLT_INIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_INIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_INIT3 32

// Register INIT4 
`define UMCTL2_REG_FREQ1_INIT4_ADDR `SHIFTAPBADDR( 32'h000020e0 )
`define UMCTL2_REG_FREQ1_MSK_INIT4_EMR3 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ1_SIZE_INIT4_EMR3 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT4_EMR3 0
`define UMCTL2_REG_FREQ1_DFLT_INIT4_EMR3 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT4_EMR2 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_INIT4_EMR2 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT4_EMR2 16
`define UMCTL2_REG_FREQ1_DFLT_INIT4_EMR2 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT4 ( `UMCTL2_REG_FREQ1_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ1_MSK_INIT4_EMR2 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_INIT4 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ1_MSK_INIT4_EMR2  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_INIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_INIT4 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_INIT4_EMR3) << `UMCTL2_REG_FREQ1_OFFSET_INIT4_EMR3) | ((`UMCTL2_REG_FREQ1_DFLT_INIT4_EMR2) << `UMCTL2_REG_FREQ1_OFFSET_INIT4_EMR2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_INIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_INIT4)) : ({^(`UMCTL2_REG_FREQ1_DFLT_INIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_INIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_INIT4 32

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT6 
`define UMCTL2_REG_FREQ1_INIT6_ADDR `SHIFTAPBADDR( 32'h000020e8 )
`define UMCTL2_REG_FREQ1_MSK_INIT6_MR5 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ1_SIZE_INIT6_MR5 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT6_MR5 0
`define UMCTL2_REG_FREQ1_DFLT_INIT6_MR5 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT6_MR4 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_INIT6_MR4 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT6_MR4 16
`define UMCTL2_REG_FREQ1_DFLT_INIT6_MR4 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT6 ( `UMCTL2_REG_FREQ1_MSK_INIT6_MR5 | `UMCTL2_REG_FREQ1_MSK_INIT6_MR4 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_INIT6_MR5 `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_INIT6_MR4 `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_INIT6 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_INIT6_MR5) << `UMCTL2_REG_FREQ1_OFFSET_INIT6_MR5) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_INIT6_MR4) << `UMCTL2_REG_FREQ1_OFFSET_INIT6_MR4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_INIT6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_INIT6)) : ({^(`UMCTL2_REG_FREQ1_DFLT_INIT6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_INIT6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_INIT6 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT7 
`define UMCTL2_REG_FREQ1_INIT7_ADDR `SHIFTAPBADDR( 32'h000020ec )
`define UMCTL2_REG_FREQ1_MSK_INIT7_MR6 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ1_SIZE_INIT7_MR6 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT7_MR6 0
`define UMCTL2_REG_FREQ1_DFLT_INIT7_MR6 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT7_MR22 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_INIT7_MR22 16
`define UMCTL2_REG_FREQ1_OFFSET_INIT7_MR22 16
`define UMCTL2_REG_FREQ1_DFLT_INIT7_MR22 16'h0
`define UMCTL2_REG_FREQ1_MSK_INIT7 ( `UMCTL2_REG_FREQ1_MSK_INIT7_MR6 | `UMCTL2_REG_FREQ1_MSK_INIT7_MR22 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_INIT7_MR6 `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_INIT7_MR22 `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_INIT7 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_INIT7_MR6) << `UMCTL2_REG_FREQ1_OFFSET_INIT7_MR6) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_INIT7_MR22) << `UMCTL2_REG_FREQ1_OFFSET_INIT7_MR22) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_INIT7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_INIT7)) : ({^(`UMCTL2_REG_FREQ1_DFLT_INIT7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_INIT7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_INIT7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_INIT7 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
// Register RANKCTL 
`define UMCTL2_REG_FREQ1_RANKCTL_ADDR `SHIFTAPBADDR( 32'h000020f4 )
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_RD 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_MAX_RANK_RD 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_RANK_RD 0
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_RD_GAP 4'h6
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_DIFF_RANK_WR_GAP 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_WR_GAP 8
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_WR_GAP 4'h6
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_WR 32'b00000000000000001111000000000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_MAX_RANK_WR 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_RANK_WR 12
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_RANK_WR 4'h0
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_RD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_MAX_LOGICAL_RANK_RD 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD 16
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_WR 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_MAX_LOGICAL_RANK_WR 4
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR 20
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR 4'h0
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_DIFF_RANK_RD_GAP_MSB 1
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB 24
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB 32'b00000100000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL_DIFF_RANK_WR_GAP_MSB 1
`define UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB 26
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ1_MSK_RANKCTL ( `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_RD | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_WR | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_RD | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_WR | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_RD `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_RANK_WR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_RD `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_RANKCTL_MAX_LOGICAL_RANK_WR `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ1_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RANKCTL ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_RANK_RD) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_RANK_RD) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_RD_GAP) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_RD_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_WR_GAP) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_WR_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_RANK_WR) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_RANK_WR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ1_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB) << `UMCTL2_REG_FREQ1_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RANKCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RANKCTL)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RANKCTL & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RANKCTL & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RANKCTL & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RANKCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RANKCTL 27
`endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1

// Register DRAMTMG0 
`define UMCTL2_REG_FREQ1_DRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00002100 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MIN 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG0_T_RAS_MIN 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_RAS_MIN 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_RAS_MIN 6'hf
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MAX 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG0_T_RAS_MAX 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_RAS_MAX 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_RAS_MAX 7'h1b
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_FAW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG0_T_FAW 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_FAW 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_FAW 6'h10
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG0_WR2PRE 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG0_WR2PRE 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_WR2PRE 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_WR2PRE 7'hf
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG0 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_WR2PRE )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG0 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ1_MSK_DRAMTMG0_WR2PRE  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_RAS_MIN) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_RAS_MIN) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_RAS_MAX) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_RAS_MAX) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_T_FAW) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_T_FAW) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0_WR2PRE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG0_WR2PRE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG0 31

// Register DRAMTMG1 
`define UMCTL2_REG_FREQ1_DRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00002104 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_RC 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG1_T_RC 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_T_RC 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_T_RC 7'h14
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG1_RD2PRE 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG1_RD2PRE 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_RD2PRE 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_RD2PRE 6'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_XP 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG1_T_XP 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_T_XP 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_T_XP 5'h8
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG1 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_XP )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG1 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG1_T_XP  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_T_RC) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_T_RC) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_RD2PRE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_RD2PRE) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1_T_XP) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG1_T_XP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG1 21

// Register DRAMTMG2 
`define UMCTL2_REG_FREQ1_DRAMTMG2_ADDR `SHIFTAPBADDR( 32'h00002108 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WR2RD 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG2_WR2RD 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_WR2RD 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_WR2RD 6'hd
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG2_RD2WR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG2_RD2WR 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_RD2WR 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_RD2WR 6'h6
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG2_READ_LATENCY 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG2_READ_LATENCY 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_READ_LATENCY 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_READ_LATENCY 6'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WRITE_LATENCY 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG2_WRITE_LATENCY 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_WRITE_LATENCY 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_WRITE_LATENCY 6'h3
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG2 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_RD2WR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_READ_LATENCY | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WRITE_LATENCY )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG2 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_RD2WR `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_READ_LATENCY `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG2_WRITE_LATENCY `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_WR2RD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_WR2RD) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_RD2WR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_RD2WR) `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_READ_LATENCY) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_READ_LATENCY) `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2_WRITE_LATENCY) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG2_WRITE_LATENCY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG2 30

// Register DRAMTMG3 
`define UMCTL2_REG_FREQ1_DRAMTMG3_ADDR `SHIFTAPBADDR( 32'h0000210c )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MOD 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG3_T_MOD 10
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MOD 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MOD (`MEMC_DDR3_EN==1 || `MEMC_DDR4_EN==1 ) ? 10'hc : 10'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRD 32'b00000000000000111111000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG3_T_MRD 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MRD 12
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MRD 6'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRW 32'b00111111111100000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG3_T_MRW 10
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MRW 20
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MRW (`MEMC_LPDDR2_EN==1) ? 10'h5 : 10'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG3 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MOD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRW )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MOD `endif | `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRD `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG3_T_MRW `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MOD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MOD) `endif | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MRD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MRD) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3_T_MRW) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG3_T_MRW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG3 30

// Register DRAMTMG4 
`define UMCTL2_REG_FREQ1_DRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00002110 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RP 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG4_T_RP 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RP 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RP 5'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RRD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG4_T_RRD 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RRD 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RRD 4'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_CCD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG4_T_CCD 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_CCD 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_CCD 4'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RCD 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG4_T_RCD 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RCD 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RCD 5'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG4 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RCD )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG4 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG4_T_RCD  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG4 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RP) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RP) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RRD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RRD) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_CCD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_CCD) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4_T_RCD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG4_T_RCD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG4 29

// Register DRAMTMG5 
`define UMCTL2_REG_FREQ1_DRAMTMG5_ADDR `SHIFTAPBADDR( 32'h00002114 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG5_T_CKE 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKE 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKE 5'h3
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKESR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG5_T_CKESR 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKESR 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKESR 6'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRE 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG5_T_CKSRE 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKSRE 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKSRE 4'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRX 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG5_T_CKSRX 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKSRX 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKSRX 4'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG5 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRX )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG5 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG5_T_CKSRX  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG5 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG5 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKE) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKESR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKESR) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKSRE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKSRE) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5_T_CKSRX) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG5_T_CKSRX)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG5 28

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG6 
`define UMCTL2_REG_FREQ1_DRAMTMG6_ADDR `SHIFTAPBADDR( 32'h00002118 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKCSX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG6_T_CKCSX 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKCSX 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKCSX 4'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDX 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG6_T_CKDPDX 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKDPDX 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKDPDX 4'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDE 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG6_T_CKDPDE 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKDPDE 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKDPDE 4'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG6 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKCSX | `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDX | `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDE )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKCSX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG6_T_CKDPDE `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG6 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKCSX) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKCSX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKDPDX) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKDPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6_T_CKDPDE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG6_T_CKDPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG6 28
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG7 
`define UMCTL2_REG_FREQ1_DRAMTMG7_ADDR `SHIFTAPBADDR( 32'h0000211c )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG7_T_CKPDX 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG7_T_CKPDX 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG7_T_CKPDX 4'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDE 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG7_T_CKPDE 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG7_T_CKPDE 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG7_T_CKPDE 4'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG7 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDX | `UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDE )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG7_T_CKPDE `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG7 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7_T_CKPDX) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG7_T_CKPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7_T_CKPDE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG7_T_CKPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG7 12
`endif //MEMC_MOBILE_OR_LPDDR2

// Register DRAMTMG8 
`define UMCTL2_REG_FREQ1_DRAMTMG8_ADDR `SHIFTAPBADDR( 32'h00002120 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_X32 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG8_T_XS_X32 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_X32 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_X32 7'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_DLL_X32 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG8_T_XS_DLL_X32 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_DLL_X32 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_DLL_X32 7'h44
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_ABORT_X32 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG8_T_XS_ABORT_X32 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_ABORT_X32 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_ABORT_X32 7'h3
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_FAST_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG8_T_XS_FAST_X32 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_FAST_X32 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_FAST_X32 7'h3
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG8 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_DLL_X32 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_ABORT_X32 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_FAST_X32 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG8 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_DLL_X32 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_ABORT_X32 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG8_T_XS_FAST_X32 `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG8 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG8 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_X32) | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_DLL_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_DLL_X32) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_ABORT_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_ABORT_X32) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8_T_XS_FAST_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG8_T_XS_FAST_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG8 31

`ifdef MEMC_DDR4
// Register DRAMTMG9 
`define UMCTL2_REG_FREQ1_DRAMTMG9_ADDR `SHIFTAPBADDR( 32'h00002124 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG9_WR2RD_S 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG9_WR2RD_S 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_WR2RD_S 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_WR2RD_S 6'hd
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_RRD_S 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG9_T_RRD_S 4
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_T_RRD_S 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_T_RRD_S 4'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_CCD_S 32'b00000000000001110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG9_T_CCD_S 3
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_T_CCD_S 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_T_CCD_S 3'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG9_DDR4_WR_PREAMBLE 1
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE 30
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE 1'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG9 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_WR2RD_S | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_RRD_S | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_CCD_S | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_DDR4_WR_PREAMBLE )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_WR2RD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_RRD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_T_CCD_S `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG9_DDR4_WR_PREAMBLE `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_WR2RD_S) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_WR2RD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_T_RRD_S) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_T_RRD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_T_CCD_S) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_T_CCD_S) `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG9 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DRAMTMG10 
`define UMCTL2_REG_FREQ1_DRAMTMG10_ADDR `SHIFTAPBADDR( 32'h00002128 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_HOLD 32'b00000000000000000000000000000011
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG10_T_GEAR_HOLD 2
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_GEAR_HOLD 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_GEAR_HOLD 2'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_SETUP 32'b00000000000000000000000000001100
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_GEAR_SETUP 2'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_CMD_GEAR 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG10_T_CMD_GEAR 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_CMD_GEAR 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_CMD_GEAR 5'h18
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_SYNC_GEAR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG10_T_SYNC_GEAR 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_SYNC_GEAR 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_SYNC_GEAR 5'h1c
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG10 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_HOLD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_SETUP | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_CMD_GEAR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_SYNC_GEAR )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_HOLD `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_GEAR_SETUP `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_CMD_GEAR `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG10_T_SYNC_GEAR `endif `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG10 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_GEAR_HOLD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_GEAR_HOLD) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_GEAR_SETUP) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_GEAR_SETUP) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_CMD_GEAR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_CMD_GEAR) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10_T_SYNC_GEAR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG10_T_SYNC_GEAR) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG10 21
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
// Register DRAMTMG11 
`define UMCTL2_REG_FREQ1_DRAMTMG11_ADDR `SHIFTAPBADDR( 32'h0000212c )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_CKMPE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG11_T_CKMPE 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_CKMPE 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_CKMPE 5'h1c
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_S 32'b00000000000000000000001100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG11_T_MPX_S 2
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_MPX_S 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_MPX_S 2'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_LH 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG11_T_MPX_LH 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_MPX_LH 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_MPX_LH 5'hc
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG11_POST_MPSM_GAP_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG11_POST_MPSM_GAP_X32 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_POST_MPSM_GAP_X32 7'h44
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG11 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_CKMPE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_S | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_LH | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_POST_MPSM_GAP_X32 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_CKMPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_T_MPX_LH `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG11_POST_MPSM_GAP_X32 `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG11 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_CKMPE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_CKMPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_MPX_S) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_MPX_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_T_MPX_LH) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_T_MPX_LH) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11_POST_MPSM_GAP_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG11 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register DRAMTMG12 
`define UMCTL2_REG_FREQ1_DRAMTMG12_ADDR `SHIFTAPBADDR( 32'h00002130 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_MRD_PDA 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG12_T_MRD_PDA 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_MRD_PDA 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_MRD_PDA 5'h10
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_CMDCKE 32'b00000000000000110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG12_T_CMDCKE 2
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_CMDCKE 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_CMDCKE 2'h2
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_WR_MPR 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG12_T_WR_MPR 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_WR_MPR 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_WR_MPR 6'h1a
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG12 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_MRD_PDA | `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_CMDCKE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_WR_MPR )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_MRD_PDA `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_CMDCKE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG12_T_WR_MPR `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG12 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_MRD_PDA) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_MRD_PDA) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_CMDCKE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_CMDCKE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12_T_WR_MPR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG12_T_WR_MPR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG12 30
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_LPDDR4
// Register DRAMTMG13 
`define UMCTL2_REG_FREQ1_DRAMTMG13_ADDR `SHIFTAPBADDR( 32'h00002134 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_PPD 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG13_T_PPD 3
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_T_PPD 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_T_PPD 3'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_CCD_MW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG13_T_CCD_MW 6
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_T_CCD_MW 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_T_CCD_MW 6'h20
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG13_ODTLOFF 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG13_ODTLOFF 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_ODTLOFF 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_ODTLOFF 7'h1c
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG13 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_PPD | `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_CCD_MW | `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_ODTLOFF )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_PPD `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_T_CCD_MW `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG13_ODTLOFF `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG13 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_T_PPD) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_T_PPD) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_T_CCD_MW) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_T_CCD_MW) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13_ODTLOFF) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG13_ODTLOFF) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG13 31
`endif //MEMC_LPDDR4

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG14 
`define UMCTL2_REG_FREQ1_DRAMTMG14_ADDR `SHIFTAPBADDR( 32'h00002138 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG14_T_XSR 32'b00000000000000000000111111111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG14_T_XSR 12
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG14_T_XSR 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG14_T_XSR 12'ha0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG14 `UMCTL2_REG_FREQ1_MSK_DRAMTMG14_T_XSR
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG14_T_XSR `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG14 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14_T_XSR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG14_T_XSR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG14 12
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_DDR3_OR_4
// Register DRAMTMG15 
`define UMCTL2_REG_FREQ1_DRAMTMG15_ADDR `SHIFTAPBADDR( 32'h0000213c )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG15_T_STAB_X32 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG15_T_STAB_X32 8
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_T_STAB_X32 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_T_STAB_X32 8'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_HWFFC_T_STAB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG15_EN_HWFFC_T_STAB 1
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_EN_HWFFC_T_STAB 1'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_DFI_LP_T_STAB 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG15_EN_DFI_LP_T_STAB 1
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB 31
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB 1'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG15 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_T_STAB_X32 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_HWFFC_T_STAB | `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_DFI_LP_T_STAB )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_T_STAB_X32 `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_HWFFC_T_STAB `endif `endif `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ1_MSK_DRAMTMG15_EN_DFI_LP_T_STAB `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG15 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_T_STAB_X32) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_T_STAB_X32) `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_EN_HWFFC_T_STAB) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB) `endif `endif `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG15 32
`endif //MEMC_DDR3_OR_4

`ifdef UMCTL2_CID_EN
// Register DRAMTMG16 
`define UMCTL2_REG_FREQ1_DRAMTMG16_ADDR `SHIFTAPBADDR( 32'h00002140 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_CCD_DLR 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG16_T_CCD_DLR 3
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_CCD_DLR 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_CCD_DLR 3'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RRD_DLR 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG16_T_RRD_DLR 3
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_RRD_DLR 8
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_RRD_DLR 3'h4
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_FAW_DLR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG16_T_FAW_DLR 5
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_FAW_DLR 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_FAW_DLR 5'h10
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RP_CA_PARITY 32'b11111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG16_T_RP_CA_PARITY 8
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_RP_CA_PARITY 24
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_RP_CA_PARITY 8'h5
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG16 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_CCD_DLR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RRD_DLR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_FAW_DLR | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RP_CA_PARITY )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_CCD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RRD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_FAW_DLR `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ1_MSK_DRAMTMG16_T_RP_CA_PARITY `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG16 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_CCD_DLR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_CCD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_RRD_DLR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_RRD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_FAW_DLR) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_FAW_DLR) `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16_T_RP_CA_PARITY) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG16_T_RP_CA_PARITY) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG16 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG16 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG16 32
`endif //UMCTL2_CID_EN

`ifdef UMCTL2_HWFFC_EN
// Register DRAMTMG17 
`define UMCTL2_REG_FREQ1_DRAMTMG17_ADDR `SHIFTAPBADDR( 32'h00002144 )
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_DISABLE 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG17_T_VRCG_DISABLE 7
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG17_T_VRCG_DISABLE 0
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG17_T_VRCG_DISABLE 7'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_ENABLE 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG17_T_VRCG_ENABLE 8
`define UMCTL2_REG_FREQ1_OFFSET_DRAMTMG17_T_VRCG_ENABLE 16
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG17_T_VRCG_ENABLE 8'h0
`define UMCTL2_REG_FREQ1_MSK_DRAMTMG17 ( `UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_DISABLE | `UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_ENABLE )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_DISABLE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ1_MSK_DRAMTMG17_T_VRCG_ENABLE `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DRAMTMG17 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17_T_VRCG_DISABLE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG17_T_VRCG_DISABLE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17_T_VRCG_ENABLE) << `UMCTL2_REG_FREQ1_OFFSET_DRAMTMG17_T_VRCG_ENABLE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DRAMTMG17 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DRAMTMG17 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DRAMTMG17 24
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HET_RANK_RFC
// Register RFSHTMG_HET 
`define UMCTL2_REG_FREQ1_RFSHTMG_HET_ADDR `SHIFTAPBADDR( 32'h00002150 )
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_HET_T_RFC_MIN_HET 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_HET_T_RFC_MIN_HET 10
`define UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET 0
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET_T_RFC_MIN_HET 10'h8c
`define UMCTL2_REG_FREQ1_MSK_RFSHTMG_HET `UMCTL2_REG_FREQ1_MSK_RFSHTMG_HET_T_RFC_MIN_HET
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RFSHTMG_HET ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_RFSHTMG_HET_T_RFC_MIN_HET  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RFSHTMG_HET ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET_T_RFC_MIN_HET) << `UMCTL2_REG_FREQ1_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RFSHTMG_HET ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RFSHTMG_HET & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RFSHTMG_HET 10
`endif //UMCTL2_HET_RANK_RFC

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG0 
`define UMCTL2_REG_FREQ1_MRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00002170 )
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_RAS_MIN_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG0_T_RAS_MIN_MRAM 7
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM 0
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG0_T_RAS_MIN_MRAM 7'hf
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_FAW_MRAM 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG0_T_FAW_MRAM 8
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG0_T_FAW_MRAM 16
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG0_T_FAW_MRAM 8'h10
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG0 ( `UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_RAS_MIN_MRAM | `UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_FAW_MRAM )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_RAS_MIN_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG0_T_FAW_MRAM `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_MRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0_T_RAS_MIN_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0_T_FAW_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG0_T_FAW_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_MRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0)) : ({^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG0 24
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG1 
`define UMCTL2_REG_FREQ1_MRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00002174 )
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG1_T_RC_MRAM 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG1_T_RC_MRAM 8
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG1_T_RC_MRAM 0
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG1_T_RC_MRAM 8'h14
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG1 `UMCTL2_REG_FREQ1_MSK_MRAMTMG1_T_RC_MRAM
`define UMCTL2_REG_FREQ1_RWONLY_MSK_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG1_T_RC_MRAM `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_MRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1_T_RC_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG1_T_RC_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_MRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1)) : ({^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG1 8
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG4 
`define UMCTL2_REG_FREQ1_MRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00002178 )
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RP_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG4_T_RP_MRAM 7
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RP_MRAM 0
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RP_MRAM 7'h5
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RRD_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG4_T_RRD_MRAM 6
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RRD_MRAM 8
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RRD_MRAM 6'h4
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RCD_MRAM 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG4_T_RCD_MRAM 7
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RCD_MRAM 24
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RCD_MRAM 7'h5
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG4 ( `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RP_MRAM | `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RRD_MRAM | `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RCD_MRAM )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RP_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RRD_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG4_T_RCD_MRAM `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_MRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RP_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RP_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RRD_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RRD_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4_T_RCD_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG4_T_RCD_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_MRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4)) : ({^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG4 31
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG9 
`define UMCTL2_REG_FREQ1_MRAMTMG9_ADDR `SHIFTAPBADDR( 32'h0000217c )
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG9_T_RRD_S_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG9_T_RRD_S_MRAM 6
`define UMCTL2_REG_FREQ1_OFFSET_MRAMTMG9_T_RRD_S_MRAM 8
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG9_T_RRD_S_MRAM 6'h4
`define UMCTL2_REG_FREQ1_MSK_MRAMTMG9 `UMCTL2_REG_FREQ1_MSK_MRAMTMG9_T_RRD_S_MRAM
`define UMCTL2_REG_FREQ1_RWONLY_MSK_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ1_MSK_MRAMTMG9_T_RRD_S_MRAM `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_MRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9_T_RRD_S_MRAM) << `UMCTL2_REG_FREQ1_OFFSET_MRAMTMG9_T_RRD_S_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_MRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9)) : ({^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_MRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_MRAMTMG9 14
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register ZQCTL0 
`define UMCTL2_REG_FREQ1_ZQCTL0_ADDR `SHIFTAPBADDR( 32'h00002180 )
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_SHORT_NOP 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_T_ZQ_SHORT_NOP 10
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP 0
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_T_ZQ_SHORT_NOP 10'h40
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_LONG_NOP 32'b00000111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_T_ZQ_LONG_NOP 11
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_T_ZQ_LONG_NOP 16
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_T_ZQ_LONG_NOP 11'h200
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_MPSMX_ZQCL 32'b00010000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_DIS_MPSMX_ZQCL 1
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL 28
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_MPSMX_ZQCL 1'h0
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_ZQ_RESISTOR_SHARED 32'b00100000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_ZQ_RESISTOR_SHARED 1
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED 29
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED 1'h0
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_SRX_ZQCL 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_DIS_SRX_ZQCL 1
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_SRX_ZQCL 30
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_SRX_ZQCL 1'h0
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_AUTO_ZQ 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0_DIS_AUTO_ZQ 1
`define UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_AUTO_ZQ 31
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_AUTO_ZQ 1'h0
`define UMCTL2_REG_FREQ1_MSK_ZQCTL0 ( `UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_SHORT_NOP | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_LONG_NOP | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_MPSMX_ZQCL | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_SRX_ZQCL | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_AUTO_ZQ )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_SHORT_NOP `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_T_ZQ_LONG_NOP `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_MPSMX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_ZQ_RESISTOR_SHARED `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_SRX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ1_MSK_ZQCTL0_DIS_AUTO_ZQ `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_ZQCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_T_ZQ_SHORT_NOP) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_T_ZQ_LONG_NOP) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_T_ZQ_LONG_NOP) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_MPSMX_ZQCL) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_SRX_ZQCL) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_SRX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ1_DFLT_ZQCTL0_DIS_AUTO_ZQ) << `UMCTL2_REG_FREQ1_OFFSET_ZQCTL0_DIS_AUTO_ZQ) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_ZQCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_ZQCTL0)) : ({^(`UMCTL2_REG_FREQ1_DFLT_ZQCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_ZQCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_ZQCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_ZQCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_ZQCTL0 32
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

// Register DFITMG0 
`define UMCTL2_REG_FREQ1_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00002190 )
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_TPHY_WRLAT 6
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_TPHY_WRLAT 6'h2
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 15
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 32'b00000000100000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 23
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define UMCTL2_REG_FREQ1_MSK_DFITMG0 ( `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRDATA | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_RDDATA_EN | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DFITMG0 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_TPHY_WRDATA `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_RDDATA_EN `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ1_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DFITMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_TPHY_WRDATA) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_T_RDDATA_EN) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DFITMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DFITMG0)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DFITMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DFITMG0 29

// Register DFITMG1 
`define UMCTL2_REG_FREQ1_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00002194 )
`define UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG1 ( `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_PARIN_LAT | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_CMD_LAT )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DFITMG1 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_WRDATA_DELAY `ifdef MEMC_DDR3 | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_PARIN_LAT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_DFITMG1_DFI_T_CMD_LAT `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DFITMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY) `ifdef MEMC_DDR3 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_PARIN_LAT) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_PARIN_LAT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG1_DFI_T_CMD_LAT) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG1_DFI_T_CMD_LAT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DFITMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DFITMG1)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DFITMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DFITMG1 32

`ifdef UMCTL2_DFI_DATA_CS_EN
// Register DFITMG2 
`define UMCTL2_REG_FREQ1_DFITMG2_ADDR `SHIFTAPBADDR( 32'h000021b4 )
`define UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ1_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 6
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define UMCTL2_REG_FREQ1_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 6'h2
`define UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ1_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define UMCTL2_REG_FREQ1_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define UMCTL2_REG_FREQ1_MSK_DFITMG2 ( `UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_RDCSLAT )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DFITMG2 ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ1_MSK_DFITMG2_DFI_TPHY_RDCSLAT  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DFITMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DFITMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DFITMG2)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DFITMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DFITMG2 15
`endif //UMCTL2_DFI_DATA_CS_EN

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DFITMG3 
`define UMCTL2_REG_FREQ1_DFITMG3_ADDR `SHIFTAPBADDR( 32'h000021b8 )
`define UMCTL2_REG_FREQ1_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ1_SIZE_DFITMG3_DFI_T_GEARDOWN_DELAY 5
`define UMCTL2_REG_FREQ1_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY 0
`define UMCTL2_REG_FREQ1_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY 5'h0
`define UMCTL2_REG_FREQ1_MSK_DFITMG3 `UMCTL2_REG_FREQ1_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY
`define UMCTL2_REG_FREQ1_RWONLY_MSK_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ1_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY `endif `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_DFITMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ1_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY) << `UMCTL2_REG_FREQ1_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_DFITMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_DFITMG3)) : ({^(`UMCTL2_REG_FREQ1_DFLT_DFITMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_DFITMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_DFITMG3 5
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

// Register ODTCFG 
`define UMCTL2_REG_FREQ1_ODTCFG_ADDR `SHIFTAPBADDR( 32'h00002240 )
`define UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_DELAY 32'b00000000000000000000000001111100
`define UMCTL2_REG_FREQ1_SIZE_ODTCFG_RD_ODT_DELAY 5
`define UMCTL2_REG_FREQ1_OFFSET_ODTCFG_RD_ODT_DELAY 2
`define UMCTL2_REG_FREQ1_DFLT_ODTCFG_RD_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_HOLD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ1_SIZE_ODTCFG_RD_ODT_HOLD 4
`define UMCTL2_REG_FREQ1_OFFSET_ODTCFG_RD_ODT_HOLD 8
`define UMCTL2_REG_FREQ1_DFLT_ODTCFG_RD_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ODTCFG_WR_ODT_DELAY 5
`define UMCTL2_REG_FREQ1_OFFSET_ODTCFG_WR_ODT_DELAY 16
`define UMCTL2_REG_FREQ1_DFLT_ODTCFG_WR_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_HOLD 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ1_SIZE_ODTCFG_WR_ODT_HOLD 4
`define UMCTL2_REG_FREQ1_OFFSET_ODTCFG_WR_ODT_HOLD 24
`define UMCTL2_REG_FREQ1_DFLT_ODTCFG_WR_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ1_MSK_ODTCFG ( `UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_HOLD )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_ODTCFG ( 32'h0 | `UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ1_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ1_MSK_ODTCFG_WR_ODT_HOLD  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_ODTCFG ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_ODTCFG ( 32'h0 | ((`UMCTL2_REG_FREQ1_DFLT_ODTCFG_RD_ODT_DELAY) << `UMCTL2_REG_FREQ1_OFFSET_ODTCFG_RD_ODT_DELAY) | ((`UMCTL2_REG_FREQ1_DFLT_ODTCFG_RD_ODT_HOLD) << `UMCTL2_REG_FREQ1_OFFSET_ODTCFG_RD_ODT_HOLD) | ((`UMCTL2_REG_FREQ1_DFLT_ODTCFG_WR_ODT_DELAY) << `UMCTL2_REG_FREQ1_OFFSET_ODTCFG_WR_ODT_DELAY) | ((`UMCTL2_REG_FREQ1_DFLT_ODTCFG_WR_ODT_HOLD) << `UMCTL2_REG_FREQ1_OFFSET_ODTCFG_WR_ODT_HOLD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_ODTCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_ODTCFG)) : ({^(`UMCTL2_REG_FREQ1_DFLT_ODTCFG & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_ODTCFG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_ODTCFG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_ODTCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_ODTCFG 28

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT1 
`define UMCTL2_REG_FREQ1_RCDINIT1_ADDR `SHIFTAPBADDR( 32'h000023d0 )
`define UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_1 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT1_CTRL_WORD_1 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT1_CTRL_WORD_1 0
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT1_CTRL_WORD_1 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_2 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT1_CTRL_WORD_2 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT1_CTRL_WORD_2 16
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT1_CTRL_WORD_2 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT1 ( `UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_1 | `UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_2 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_1 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT1_CTRL_WORD_2 `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RCDINIT1 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT1_CTRL_WORD_1) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT1_CTRL_WORD_1) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT1_CTRL_WORD_2) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT1_CTRL_WORD_2) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RCDINIT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT1)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT1 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT2 
`define UMCTL2_REG_FREQ1_RCDINIT2_ADDR `SHIFTAPBADDR( 32'h000023d4 )
`define UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_3 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT2_CTRL_WORD_3 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT2_CTRL_WORD_3 0
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT2_CTRL_WORD_3 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_4 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT2_CTRL_WORD_4 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT2_CTRL_WORD_4 16
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT2_CTRL_WORD_4 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT2 ( `UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_3 | `UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_4 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_3 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT2_CTRL_WORD_4 `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RCDINIT2 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT2_CTRL_WORD_3) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT2_CTRL_WORD_3) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT2_CTRL_WORD_4) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT2_CTRL_WORD_4) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RCDINIT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT2)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT2 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT3 
`define UMCTL2_REG_FREQ1_RCDINIT3_ADDR `SHIFTAPBADDR( 32'h000023d8 )
`define UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_5 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT3_CTRL_WORD_5 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT3_CTRL_WORD_5 0
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT3_CTRL_WORD_5 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_6 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT3_CTRL_WORD_6 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT3_CTRL_WORD_6 16
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT3_CTRL_WORD_6 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT3 ( `UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_5 | `UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_6 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_5 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT3_CTRL_WORD_6 `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RCDINIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT3_CTRL_WORD_5) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT3_CTRL_WORD_5) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT3_CTRL_WORD_6) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT3_CTRL_WORD_6) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RCDINIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT3)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT3 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT4 
`define UMCTL2_REG_FREQ1_RCDINIT4_ADDR `SHIFTAPBADDR( 32'h000023dc )
`define UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_7 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT4_CTRL_WORD_7 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT4_CTRL_WORD_7 0
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT4_CTRL_WORD_7 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_8 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT4_CTRL_WORD_8 13
`define UMCTL2_REG_FREQ1_OFFSET_RCDINIT4_CTRL_WORD_8 16
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT4_CTRL_WORD_8 13'h0
`define UMCTL2_REG_FREQ1_MSK_RCDINIT4 ( `UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_7 | `UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_8 )
`define UMCTL2_REG_FREQ1_RWONLY_MSK_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_7 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ1_MSK_RCDINIT4_CTRL_WORD_8 `endif `endif  )
`define UMCTL2_REG_FREQ1_ONEBITRO_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_COMPANION_MSK_RCDINIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ1_ONETOSET_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_ONETOCLR_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ1_DFLT_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT4_CTRL_WORD_7) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT4_CTRL_WORD_7) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ1_DFLT_RCDINIT4_CTRL_WORD_8) << `UMCTL2_REG_FREQ1_OFFSET_RCDINIT4_CTRL_WORD_8) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ1_DFLT_REGPAR_RCDINIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT4)) : ({^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ1_DFLT_RCDINIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ1_SIZE_RCDINIT4 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`endif //UMCTL2_FAST_FREQUENCY_CHANGE

`ifdef UMCTL2_FREQUENCY_NUM_GT_2

`ifdef MEMC_LPDDR2
// Register DERATEEN 
`define UMCTL2_REG_FREQ2_DERATEEN_ADDR `SHIFTAPBADDR( 32'h00003020 )
`define UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_ENABLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN_DERATE_ENABLE 1
`define UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_ENABLE 0
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_ENABLE 1'h0
`define UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_VALUE 32'b00000000000000000000000000000110
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN_DERATE_VALUE 2
`define UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_VALUE 1
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_VALUE 2'h0
`define UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_BYTE 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_BYTE 4'h0
`define UMCTL2_REG_FREQ2_MSK_DERATEEN_RC_DERATE_VALUE 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN_RC_DERATE_VALUE 3
`define UMCTL2_REG_FREQ2_OFFSET_DERATEEN_RC_DERATE_VALUE 8
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN_RC_DERATE_VALUE 3'h0
`define UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_MR4_TUF_DIS 32'b00000000000000000001000000000000
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN_DERATE_MR4_TUF_DIS 1
`define UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS 12
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_MR4_TUF_DIS 1'h0
`define UMCTL2_REG_FREQ2_MSK_DERATEEN ( `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_ENABLE | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_VALUE | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_BYTE | `UMCTL2_REG_FREQ2_MSK_DERATEEN_RC_DERATE_VALUE | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_MR4_TUF_DIS )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_ENABLE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_VALUE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_BYTE `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_DERATEEN_RC_DERATE_VALUE `endif | `UMCTL2_REG_FREQ2_MSK_DERATEEN_DERATE_MR4_TUF_DIS  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DERATEEN ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_ENABLE) << `UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_ENABLE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_VALUE) << `UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_VALUE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_BYTE) << `UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_BYTE) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DERATEEN_RC_DERATE_VALUE) << `UMCTL2_REG_FREQ2_OFFSET_DERATEEN_RC_DERATE_VALUE) `endif | ((`UMCTL2_REG_FREQ2_DFLT_DERATEEN_DERATE_MR4_TUF_DIS) << `UMCTL2_REG_FREQ2_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DERATEEN ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DERATEEN)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DERATEEN & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEEN & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEEN & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEEN & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DERATEEN 13
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register DERATEINT 
`define UMCTL2_REG_FREQ2_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00003024 )
`define UMCTL2_REG_FREQ2_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define UMCTL2_REG_FREQ2_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define UMCTL2_REG_FREQ2_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define UMCTL2_REG_FREQ2_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define UMCTL2_REG_FREQ2_MSK_DERATEINT `UMCTL2_REG_FREQ2_MSK_DERATEINT_MR4_READ_INTERVAL
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DERATEINT_MR4_READ_INTERVAL `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DERATEINT ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DERATEINT_MR4_READ_INTERVAL) << `UMCTL2_REG_FREQ2_OFFSET_DERATEINT_MR4_READ_INTERVAL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DERATEINT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DERATEINT)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DERATEINT & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEINT & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEINT & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DERATEINT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DERATEINT 32
`endif //MEMC_LPDDR2

// Register PWRTMG 
`define UMCTL2_REG_FREQ2_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00003034 )
`define UMCTL2_REG_FREQ2_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_PWRTMG_POWERDOWN_TO_X32 5
`define UMCTL2_REG_FREQ2_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define UMCTL2_REG_FREQ2_DFLT_PWRTMG_POWERDOWN_TO_X32 5'h10
`define UMCTL2_REG_FREQ2_MSK_PWRTMG_T_DPD_X4096 32'b00000000000000001111111100000000
`define UMCTL2_REG_FREQ2_SIZE_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ2_OFFSET_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ2_DFLT_PWRTMG_T_DPD_X4096 (`MEMC_MOBILE_OR_LPDDR2_EN) ? 8'h20 : 8'h0
`define UMCTL2_REG_FREQ2_MSK_PWRTMG_SELFREF_TO_X32 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_PWRTMG_SELFREF_TO_X32 8
`define UMCTL2_REG_FREQ2_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define UMCTL2_REG_FREQ2_DFLT_PWRTMG_SELFREF_TO_X32 8'h40
`define UMCTL2_REG_FREQ2_MSK_PWRTMG ( `UMCTL2_REG_FREQ2_MSK_PWRTMG_POWERDOWN_TO_X32 | `UMCTL2_REG_FREQ2_MSK_PWRTMG_T_DPD_X4096 | `UMCTL2_REG_FREQ2_MSK_PWRTMG_SELFREF_TO_X32 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_PWRTMG ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_PWRTMG_POWERDOWN_TO_X32 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_PWRTMG_T_DPD_X4096 `endif | `UMCTL2_REG_FREQ2_MSK_PWRTMG_SELFREF_TO_X32  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_PWRTMG ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_PWRTMG ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_PWRTMG_POWERDOWN_TO_X32) << `UMCTL2_REG_FREQ2_OFFSET_PWRTMG_POWERDOWN_TO_X32) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_PWRTMG_T_DPD_X4096) << `UMCTL2_REG_FREQ2_OFFSET_PWRTMG_T_DPD_X4096) `endif | ((`UMCTL2_REG_FREQ2_DFLT_PWRTMG_SELFREF_TO_X32) << `UMCTL2_REG_FREQ2_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_PWRTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_PWRTMG)) : ({^(`UMCTL2_REG_FREQ2_DFLT_PWRTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_PWRTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_PWRTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_PWRTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_PWRTMG 24

// Register RFSHCTL0 
`define UMCTL2_REG_FREQ2_RFSHCTL0_ADDR `SHIFTAPBADDR( 32'h00003050 )
`define UMCTL2_REG_FREQ2_MSK_RFSHCTL0_PER_BANK_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_FREQ2_SIZE_RFSHCTL0_PER_BANK_REFRESH 1
`define UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_PER_BANK_REFRESH 2
`define UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_PER_BANK_REFRESH 1'h0
`define UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_BURST 32'b00000000000000000000001111110000
`define UMCTL2_REG_FREQ2_SIZE_RFSHCTL0_REFRESH_BURST 6
`define UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_BURST 4
`define UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_BURST 6'h0
`define UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_TO_X1_X32 32'b00000000000000011111000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHCTL0_REFRESH_TO_X1_X32 5
`define UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32 12
`define UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_TO_X1_X32 5'h10
`define UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_MARGIN 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHCTL0_REFRESH_MARGIN 4
`define UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_MARGIN 20
`define UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_MARGIN 4'h2
`define UMCTL2_REG_FREQ2_MSK_RFSHCTL0 ( `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_PER_BANK_REFRESH | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_MARGIN )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_PER_BANK_REFRESH `endif | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ2_MSK_RFSHCTL0_REFRESH_MARGIN  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RFSHCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_PER_BANK_REFRESH) << `UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_PER_BANK_REFRESH) `endif | ((`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_BURST) << `UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_BURST) | ((`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_TO_X1_X32) << `UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32) | ((`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0_REFRESH_MARGIN) << `UMCTL2_REG_FREQ2_OFFSET_RFSHCTL0_REFRESH_MARGIN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RFSHCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RFSHCTL0 24

// Register RFSHTMG 
`define UMCTL2_REG_FREQ2_RFSHTMG_ADDR `SHIFTAPBADDR( 32'h00003064 )
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_MIN 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_T_RFC_MIN 10
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_MIN 0
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_MIN 10'h8c
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_LPDDR3_TREFBW_EN 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_LPDDR3_TREFBW_EN 1
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN 15
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_LPDDR3_TREFBW_EN 1'h0
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_T_RFC_NOM_X1_X32 12
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32 16
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_NOM_X1_X32 12'h62
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_SEL 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_T_RFC_NOM_X1_SEL 1
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL 31
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL 1'h0
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG ( `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_MIN | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_LPDDR3_TREFBW_EN | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_X32 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_SEL )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RFSHTMG ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_MIN `ifdef MEMC_LPDDR3 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_LPDDR3_TREFBW_EN `endif | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_X32 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_T_RFC_NOM_X1_SEL `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RFSHTMG ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_MIN) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_MIN) `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_LPDDR3_TREFBW_EN) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN) `endif | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_NOM_X1_X32) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RFSHTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG 32

`ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
// Register RFSHTMG1 
`define UMCTL2_REG_FREQ2_RFSHTMG1_ADDR `SHIFTAPBADDR( 32'h00003068 )
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_RFC_MIN_DLR 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG1_T_RFC_MIN_DLR 8
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG1_T_RFC_MIN_DLR 0
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG1_T_RFC_MIN_DLR 8'h8c
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_PBR2PBR 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG1_T_PBR2PBR 8
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG1_T_PBR2PBR 16
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG1_T_PBR2PBR 8'h8c
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG1 ( `UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_RFC_MIN_DLR | `UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_PBR2PBR )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_RFC_MIN_DLR `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG1_T_PBR2PBR `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RFSHTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1_T_RFC_MIN_DLR) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG1_T_RFC_MIN_DLR) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1_T_PBR2PBR) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG1_T_PBR2PBR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RFSHTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG1 24
`endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CRCPARCTL2 
`define UMCTL2_REG_FREQ2_CRCPARCTL2_ADDR `SHIFTAPBADDR( 32'h000030c8 )
`define UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6
`define UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 0
`define UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6'hc
`define UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ2_SIZE_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5
`define UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX 8
`define UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5'h5
`define UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX 32'b00000001111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9
`define UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX 16
`define UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9'h30
`define UMCTL2_REG_FREQ2_MSK_CRCPARCTL2 ( `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 | `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX | `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ2_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_CRCPARCTL2 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) << `UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX) << `UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX) << `UMCTL2_REG_FREQ2_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_CRCPARCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2)) : ({^(`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_CRCPARCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_CRCPARCTL2 25
`endif //UMCTL2_CRC_PARITY_RETRY

// Register INIT3 
`define UMCTL2_REG_FREQ2_INIT3_ADDR `SHIFTAPBADDR( 32'h000030dc )
`define UMCTL2_REG_FREQ2_MSK_INIT3_EMR 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ2_SIZE_INIT3_EMR 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT3_EMR 0
`define UMCTL2_REG_FREQ2_DFLT_INIT3_EMR 16'h510
`define UMCTL2_REG_FREQ2_MSK_INIT3_MR 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_INIT3_MR 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT3_MR 16
`define UMCTL2_REG_FREQ2_DFLT_INIT3_MR 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT3 ( `UMCTL2_REG_FREQ2_MSK_INIT3_EMR | `UMCTL2_REG_FREQ2_MSK_INIT3_MR )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_INIT3 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_INIT3_EMR | `UMCTL2_REG_FREQ2_MSK_INIT3_MR  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_INIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_INIT3 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_INIT3_EMR) << `UMCTL2_REG_FREQ2_OFFSET_INIT3_EMR) | ((`UMCTL2_REG_FREQ2_DFLT_INIT3_MR) << `UMCTL2_REG_FREQ2_OFFSET_INIT3_MR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_INIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_INIT3)) : ({^(`UMCTL2_REG_FREQ2_DFLT_INIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_INIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_INIT3 32

// Register INIT4 
`define UMCTL2_REG_FREQ2_INIT4_ADDR `SHIFTAPBADDR( 32'h000030e0 )
`define UMCTL2_REG_FREQ2_MSK_INIT4_EMR3 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ2_SIZE_INIT4_EMR3 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT4_EMR3 0
`define UMCTL2_REG_FREQ2_DFLT_INIT4_EMR3 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT4_EMR2 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_INIT4_EMR2 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT4_EMR2 16
`define UMCTL2_REG_FREQ2_DFLT_INIT4_EMR2 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT4 ( `UMCTL2_REG_FREQ2_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ2_MSK_INIT4_EMR2 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_INIT4 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ2_MSK_INIT4_EMR2  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_INIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_INIT4 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_INIT4_EMR3) << `UMCTL2_REG_FREQ2_OFFSET_INIT4_EMR3) | ((`UMCTL2_REG_FREQ2_DFLT_INIT4_EMR2) << `UMCTL2_REG_FREQ2_OFFSET_INIT4_EMR2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_INIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_INIT4)) : ({^(`UMCTL2_REG_FREQ2_DFLT_INIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_INIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_INIT4 32

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT6 
`define UMCTL2_REG_FREQ2_INIT6_ADDR `SHIFTAPBADDR( 32'h000030e8 )
`define UMCTL2_REG_FREQ2_MSK_INIT6_MR5 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ2_SIZE_INIT6_MR5 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT6_MR5 0
`define UMCTL2_REG_FREQ2_DFLT_INIT6_MR5 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT6_MR4 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_INIT6_MR4 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT6_MR4 16
`define UMCTL2_REG_FREQ2_DFLT_INIT6_MR4 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT6 ( `UMCTL2_REG_FREQ2_MSK_INIT6_MR5 | `UMCTL2_REG_FREQ2_MSK_INIT6_MR4 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_INIT6_MR5 `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_INIT6_MR4 `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_INIT6 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_INIT6_MR5) << `UMCTL2_REG_FREQ2_OFFSET_INIT6_MR5) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_INIT6_MR4) << `UMCTL2_REG_FREQ2_OFFSET_INIT6_MR4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_INIT6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_INIT6)) : ({^(`UMCTL2_REG_FREQ2_DFLT_INIT6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_INIT6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_INIT6 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT7 
`define UMCTL2_REG_FREQ2_INIT7_ADDR `SHIFTAPBADDR( 32'h000030ec )
`define UMCTL2_REG_FREQ2_MSK_INIT7_MR6 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ2_SIZE_INIT7_MR6 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT7_MR6 0
`define UMCTL2_REG_FREQ2_DFLT_INIT7_MR6 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT7_MR22 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_INIT7_MR22 16
`define UMCTL2_REG_FREQ2_OFFSET_INIT7_MR22 16
`define UMCTL2_REG_FREQ2_DFLT_INIT7_MR22 16'h0
`define UMCTL2_REG_FREQ2_MSK_INIT7 ( `UMCTL2_REG_FREQ2_MSK_INIT7_MR6 | `UMCTL2_REG_FREQ2_MSK_INIT7_MR22 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_INIT7_MR6 `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_INIT7_MR22 `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_INIT7 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_INIT7_MR6) << `UMCTL2_REG_FREQ2_OFFSET_INIT7_MR6) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_INIT7_MR22) << `UMCTL2_REG_FREQ2_OFFSET_INIT7_MR22) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_INIT7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_INIT7)) : ({^(`UMCTL2_REG_FREQ2_DFLT_INIT7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_INIT7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_INIT7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_INIT7 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
// Register RANKCTL 
`define UMCTL2_REG_FREQ2_RANKCTL_ADDR `SHIFTAPBADDR( 32'h000030f4 )
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_RD 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_MAX_RANK_RD 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_RANK_RD 0
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_RD_GAP 4'h6
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_DIFF_RANK_WR_GAP 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_WR_GAP 8
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_WR_GAP 4'h6
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_WR 32'b00000000000000001111000000000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_MAX_RANK_WR 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_RANK_WR 12
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_RANK_WR 4'h0
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_RD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_MAX_LOGICAL_RANK_RD 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD 16
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_WR 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_MAX_LOGICAL_RANK_WR 4
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR 20
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR 4'h0
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_DIFF_RANK_RD_GAP_MSB 1
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB 24
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB 32'b00000100000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL_DIFF_RANK_WR_GAP_MSB 1
`define UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB 26
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ2_MSK_RANKCTL ( `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_RD | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_WR | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_RD | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_WR | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_RD `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_RANK_WR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_RD `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_RANKCTL_MAX_LOGICAL_RANK_WR `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ2_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RANKCTL ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_RANK_RD) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_RANK_RD) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_RD_GAP) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_RD_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_WR_GAP) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_WR_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_RANK_WR) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_RANK_WR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ2_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB) << `UMCTL2_REG_FREQ2_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RANKCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RANKCTL)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RANKCTL & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RANKCTL & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RANKCTL & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RANKCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RANKCTL 27
`endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1

// Register DRAMTMG0 
`define UMCTL2_REG_FREQ2_DRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00003100 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MIN 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG0_T_RAS_MIN 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_RAS_MIN 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_RAS_MIN 6'hf
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MAX 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG0_T_RAS_MAX 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_RAS_MAX 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_RAS_MAX 7'h1b
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_FAW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG0_T_FAW 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_FAW 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_FAW 6'h10
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG0_WR2PRE 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG0_WR2PRE 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_WR2PRE 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_WR2PRE 7'hf
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG0 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_WR2PRE )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG0 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ2_MSK_DRAMTMG0_WR2PRE  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_RAS_MIN) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_RAS_MIN) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_RAS_MAX) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_RAS_MAX) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_T_FAW) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_T_FAW) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0_WR2PRE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG0_WR2PRE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG0 31

// Register DRAMTMG1 
`define UMCTL2_REG_FREQ2_DRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00003104 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_RC 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG1_T_RC 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_T_RC 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_T_RC 7'h14
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG1_RD2PRE 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG1_RD2PRE 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_RD2PRE 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_RD2PRE 6'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_XP 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG1_T_XP 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_T_XP 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_T_XP 5'h8
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG1 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_XP )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG1 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG1_T_XP  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_T_RC) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_T_RC) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_RD2PRE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_RD2PRE) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1_T_XP) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG1_T_XP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG1 21

// Register DRAMTMG2 
`define UMCTL2_REG_FREQ2_DRAMTMG2_ADDR `SHIFTAPBADDR( 32'h00003108 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WR2RD 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG2_WR2RD 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_WR2RD 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_WR2RD 6'hd
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG2_RD2WR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG2_RD2WR 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_RD2WR 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_RD2WR 6'h6
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG2_READ_LATENCY 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG2_READ_LATENCY 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_READ_LATENCY 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_READ_LATENCY 6'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WRITE_LATENCY 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG2_WRITE_LATENCY 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_WRITE_LATENCY 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_WRITE_LATENCY 6'h3
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG2 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_RD2WR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_READ_LATENCY | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WRITE_LATENCY )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG2 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_RD2WR `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_READ_LATENCY `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG2_WRITE_LATENCY `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_WR2RD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_WR2RD) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_RD2WR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_RD2WR) `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_READ_LATENCY) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_READ_LATENCY) `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2_WRITE_LATENCY) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG2_WRITE_LATENCY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG2 30

// Register DRAMTMG3 
`define UMCTL2_REG_FREQ2_DRAMTMG3_ADDR `SHIFTAPBADDR( 32'h0000310c )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MOD 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG3_T_MOD 10
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MOD 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MOD (`MEMC_DDR3_EN==1 || `MEMC_DDR4_EN==1 ) ? 10'hc : 10'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRD 32'b00000000000000111111000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG3_T_MRD 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MRD 12
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MRD 6'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRW 32'b00111111111100000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG3_T_MRW 10
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MRW 20
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MRW (`MEMC_LPDDR2_EN==1) ? 10'h5 : 10'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG3 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MOD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRW )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MOD `endif | `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRD `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG3_T_MRW `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MOD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MOD) `endif | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MRD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MRD) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3_T_MRW) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG3_T_MRW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG3 30

// Register DRAMTMG4 
`define UMCTL2_REG_FREQ2_DRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00003110 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RP 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG4_T_RP 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RP 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RP 5'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RRD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG4_T_RRD 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RRD 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RRD 4'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_CCD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG4_T_CCD 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_CCD 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_CCD 4'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RCD 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG4_T_RCD 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RCD 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RCD 5'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG4 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RCD )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG4 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG4_T_RCD  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG4 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RP) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RP) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RRD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RRD) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_CCD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_CCD) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4_T_RCD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG4_T_RCD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG4 29

// Register DRAMTMG5 
`define UMCTL2_REG_FREQ2_DRAMTMG5_ADDR `SHIFTAPBADDR( 32'h00003114 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG5_T_CKE 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKE 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKE 5'h3
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKESR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG5_T_CKESR 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKESR 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKESR 6'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRE 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG5_T_CKSRE 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKSRE 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKSRE 4'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRX 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG5_T_CKSRX 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKSRX 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKSRX 4'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG5 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRX )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG5 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG5_T_CKSRX  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG5 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG5 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKE) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKESR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKESR) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKSRE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKSRE) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5_T_CKSRX) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG5_T_CKSRX)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG5 28

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG6 
`define UMCTL2_REG_FREQ2_DRAMTMG6_ADDR `SHIFTAPBADDR( 32'h00003118 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKCSX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG6_T_CKCSX 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKCSX 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKCSX 4'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDX 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG6_T_CKDPDX 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKDPDX 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKDPDX 4'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDE 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG6_T_CKDPDE 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKDPDE 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKDPDE 4'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG6 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKCSX | `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDX | `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDE )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKCSX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG6_T_CKDPDE `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG6 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKCSX) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKCSX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKDPDX) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKDPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6_T_CKDPDE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG6_T_CKDPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG6 28
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG7 
`define UMCTL2_REG_FREQ2_DRAMTMG7_ADDR `SHIFTAPBADDR( 32'h0000311c )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG7_T_CKPDX 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG7_T_CKPDX 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG7_T_CKPDX 4'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDE 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG7_T_CKPDE 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG7_T_CKPDE 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG7_T_CKPDE 4'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG7 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDX | `UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDE )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG7_T_CKPDE `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG7 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7_T_CKPDX) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG7_T_CKPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7_T_CKPDE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG7_T_CKPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG7 12
`endif //MEMC_MOBILE_OR_LPDDR2

// Register DRAMTMG8 
`define UMCTL2_REG_FREQ2_DRAMTMG8_ADDR `SHIFTAPBADDR( 32'h00003120 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_X32 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG8_T_XS_X32 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_X32 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_X32 7'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_DLL_X32 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG8_T_XS_DLL_X32 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_DLL_X32 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_DLL_X32 7'h44
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_ABORT_X32 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG8_T_XS_ABORT_X32 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_ABORT_X32 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_ABORT_X32 7'h3
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_FAST_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG8_T_XS_FAST_X32 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_FAST_X32 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_FAST_X32 7'h3
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG8 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_DLL_X32 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_ABORT_X32 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_FAST_X32 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG8 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_DLL_X32 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_ABORT_X32 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG8_T_XS_FAST_X32 `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG8 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG8 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_X32) | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_DLL_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_DLL_X32) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_ABORT_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_ABORT_X32) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8_T_XS_FAST_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG8_T_XS_FAST_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG8 31

`ifdef MEMC_DDR4
// Register DRAMTMG9 
`define UMCTL2_REG_FREQ2_DRAMTMG9_ADDR `SHIFTAPBADDR( 32'h00003124 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG9_WR2RD_S 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG9_WR2RD_S 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_WR2RD_S 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_WR2RD_S 6'hd
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_RRD_S 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG9_T_RRD_S 4
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_T_RRD_S 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_T_RRD_S 4'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_CCD_S 32'b00000000000001110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG9_T_CCD_S 3
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_T_CCD_S 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_T_CCD_S 3'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG9_DDR4_WR_PREAMBLE 1
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE 30
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE 1'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG9 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_WR2RD_S | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_RRD_S | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_CCD_S | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_DDR4_WR_PREAMBLE )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_WR2RD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_RRD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_T_CCD_S `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG9_DDR4_WR_PREAMBLE `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_WR2RD_S) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_WR2RD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_T_RRD_S) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_T_RRD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_T_CCD_S) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_T_CCD_S) `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG9 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DRAMTMG10 
`define UMCTL2_REG_FREQ2_DRAMTMG10_ADDR `SHIFTAPBADDR( 32'h00003128 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_HOLD 32'b00000000000000000000000000000011
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG10_T_GEAR_HOLD 2
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_GEAR_HOLD 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_GEAR_HOLD 2'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_SETUP 32'b00000000000000000000000000001100
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_GEAR_SETUP 2'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_CMD_GEAR 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG10_T_CMD_GEAR 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_CMD_GEAR 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_CMD_GEAR 5'h18
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_SYNC_GEAR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG10_T_SYNC_GEAR 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_SYNC_GEAR 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_SYNC_GEAR 5'h1c
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG10 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_HOLD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_SETUP | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_CMD_GEAR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_SYNC_GEAR )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_HOLD `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_GEAR_SETUP `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_CMD_GEAR `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG10_T_SYNC_GEAR `endif `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG10 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_GEAR_HOLD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_GEAR_HOLD) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_GEAR_SETUP) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_GEAR_SETUP) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_CMD_GEAR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_CMD_GEAR) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10_T_SYNC_GEAR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG10_T_SYNC_GEAR) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG10 21
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
// Register DRAMTMG11 
`define UMCTL2_REG_FREQ2_DRAMTMG11_ADDR `SHIFTAPBADDR( 32'h0000312c )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_CKMPE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG11_T_CKMPE 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_CKMPE 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_CKMPE 5'h1c
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_S 32'b00000000000000000000001100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG11_T_MPX_S 2
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_MPX_S 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_MPX_S 2'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_LH 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG11_T_MPX_LH 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_MPX_LH 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_MPX_LH 5'hc
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG11_POST_MPSM_GAP_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG11_POST_MPSM_GAP_X32 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_POST_MPSM_GAP_X32 7'h44
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG11 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_CKMPE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_S | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_LH | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_POST_MPSM_GAP_X32 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_CKMPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_T_MPX_LH `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG11_POST_MPSM_GAP_X32 `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG11 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_CKMPE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_CKMPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_MPX_S) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_MPX_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_T_MPX_LH) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_T_MPX_LH) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11_POST_MPSM_GAP_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG11 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register DRAMTMG12 
`define UMCTL2_REG_FREQ2_DRAMTMG12_ADDR `SHIFTAPBADDR( 32'h00003130 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_MRD_PDA 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG12_T_MRD_PDA 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_MRD_PDA 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_MRD_PDA 5'h10
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_CMDCKE 32'b00000000000000110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG12_T_CMDCKE 2
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_CMDCKE 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_CMDCKE 2'h2
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_WR_MPR 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG12_T_WR_MPR 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_WR_MPR 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_WR_MPR 6'h1a
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG12 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_MRD_PDA | `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_CMDCKE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_WR_MPR )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_MRD_PDA `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_CMDCKE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG12_T_WR_MPR `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG12 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_MRD_PDA) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_MRD_PDA) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_CMDCKE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_CMDCKE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12_T_WR_MPR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG12_T_WR_MPR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG12 30
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_LPDDR4
// Register DRAMTMG13 
`define UMCTL2_REG_FREQ2_DRAMTMG13_ADDR `SHIFTAPBADDR( 32'h00003134 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_PPD 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG13_T_PPD 3
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_T_PPD 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_T_PPD 3'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_CCD_MW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG13_T_CCD_MW 6
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_T_CCD_MW 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_T_CCD_MW 6'h20
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG13_ODTLOFF 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG13_ODTLOFF 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_ODTLOFF 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_ODTLOFF 7'h1c
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG13 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_PPD | `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_CCD_MW | `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_ODTLOFF )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_PPD `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_T_CCD_MW `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG13_ODTLOFF `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG13 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_T_PPD) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_T_PPD) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_T_CCD_MW) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_T_CCD_MW) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13_ODTLOFF) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG13_ODTLOFF) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG13 31
`endif //MEMC_LPDDR4

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG14 
`define UMCTL2_REG_FREQ2_DRAMTMG14_ADDR `SHIFTAPBADDR( 32'h00003138 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG14_T_XSR 32'b00000000000000000000111111111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG14_T_XSR 12
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG14_T_XSR 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG14_T_XSR 12'ha0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG14 `UMCTL2_REG_FREQ2_MSK_DRAMTMG14_T_XSR
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG14_T_XSR `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG14 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14_T_XSR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG14_T_XSR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG14 12
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_DDR3_OR_4
// Register DRAMTMG15 
`define UMCTL2_REG_FREQ2_DRAMTMG15_ADDR `SHIFTAPBADDR( 32'h0000313c )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG15_T_STAB_X32 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG15_T_STAB_X32 8
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_T_STAB_X32 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_T_STAB_X32 8'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_HWFFC_T_STAB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG15_EN_HWFFC_T_STAB 1
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_EN_HWFFC_T_STAB 1'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_DFI_LP_T_STAB 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG15_EN_DFI_LP_T_STAB 1
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB 31
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB 1'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG15 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_T_STAB_X32 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_HWFFC_T_STAB | `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_DFI_LP_T_STAB )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_T_STAB_X32 `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_HWFFC_T_STAB `endif `endif `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ2_MSK_DRAMTMG15_EN_DFI_LP_T_STAB `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG15 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_T_STAB_X32) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_T_STAB_X32) `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_EN_HWFFC_T_STAB) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB) `endif `endif `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG15 32
`endif //MEMC_DDR3_OR_4

`ifdef UMCTL2_CID_EN
// Register DRAMTMG16 
`define UMCTL2_REG_FREQ2_DRAMTMG16_ADDR `SHIFTAPBADDR( 32'h00003140 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_CCD_DLR 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG16_T_CCD_DLR 3
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_CCD_DLR 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_CCD_DLR 3'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RRD_DLR 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG16_T_RRD_DLR 3
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_RRD_DLR 8
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_RRD_DLR 3'h4
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_FAW_DLR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG16_T_FAW_DLR 5
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_FAW_DLR 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_FAW_DLR 5'h10
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RP_CA_PARITY 32'b11111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG16_T_RP_CA_PARITY 8
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_RP_CA_PARITY 24
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_RP_CA_PARITY 8'h5
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG16 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_CCD_DLR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RRD_DLR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_FAW_DLR | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RP_CA_PARITY )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_CCD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RRD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_FAW_DLR `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ2_MSK_DRAMTMG16_T_RP_CA_PARITY `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG16 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_CCD_DLR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_CCD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_RRD_DLR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_RRD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_FAW_DLR) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_FAW_DLR) `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16_T_RP_CA_PARITY) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG16_T_RP_CA_PARITY) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG16 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG16 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG16 32
`endif //UMCTL2_CID_EN

`ifdef UMCTL2_HWFFC_EN
// Register DRAMTMG17 
`define UMCTL2_REG_FREQ2_DRAMTMG17_ADDR `SHIFTAPBADDR( 32'h00003144 )
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_DISABLE 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG17_T_VRCG_DISABLE 7
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG17_T_VRCG_DISABLE 0
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG17_T_VRCG_DISABLE 7'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_ENABLE 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG17_T_VRCG_ENABLE 8
`define UMCTL2_REG_FREQ2_OFFSET_DRAMTMG17_T_VRCG_ENABLE 16
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG17_T_VRCG_ENABLE 8'h0
`define UMCTL2_REG_FREQ2_MSK_DRAMTMG17 ( `UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_DISABLE | `UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_ENABLE )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_DISABLE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ2_MSK_DRAMTMG17_T_VRCG_ENABLE `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DRAMTMG17 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17_T_VRCG_DISABLE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG17_T_VRCG_DISABLE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17_T_VRCG_ENABLE) << `UMCTL2_REG_FREQ2_OFFSET_DRAMTMG17_T_VRCG_ENABLE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DRAMTMG17 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DRAMTMG17 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DRAMTMG17 24
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HET_RANK_RFC
// Register RFSHTMG_HET 
`define UMCTL2_REG_FREQ2_RFSHTMG_HET_ADDR `SHIFTAPBADDR( 32'h00003150 )
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_HET_T_RFC_MIN_HET 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_HET_T_RFC_MIN_HET 10
`define UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET 0
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET_T_RFC_MIN_HET 10'h8c
`define UMCTL2_REG_FREQ2_MSK_RFSHTMG_HET `UMCTL2_REG_FREQ2_MSK_RFSHTMG_HET_T_RFC_MIN_HET
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RFSHTMG_HET ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_RFSHTMG_HET_T_RFC_MIN_HET  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RFSHTMG_HET ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET_T_RFC_MIN_HET) << `UMCTL2_REG_FREQ2_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RFSHTMG_HET ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RFSHTMG_HET & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RFSHTMG_HET 10
`endif //UMCTL2_HET_RANK_RFC

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG0 
`define UMCTL2_REG_FREQ2_MRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00003170 )
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_RAS_MIN_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG0_T_RAS_MIN_MRAM 7
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM 0
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG0_T_RAS_MIN_MRAM 7'hf
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_FAW_MRAM 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG0_T_FAW_MRAM 8
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG0_T_FAW_MRAM 16
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG0_T_FAW_MRAM 8'h10
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG0 ( `UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_RAS_MIN_MRAM | `UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_FAW_MRAM )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_RAS_MIN_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG0_T_FAW_MRAM `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_MRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0_T_RAS_MIN_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0_T_FAW_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG0_T_FAW_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_MRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0)) : ({^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG0 24
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG1 
`define UMCTL2_REG_FREQ2_MRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00003174 )
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG1_T_RC_MRAM 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG1_T_RC_MRAM 8
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG1_T_RC_MRAM 0
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG1_T_RC_MRAM 8'h14
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG1 `UMCTL2_REG_FREQ2_MSK_MRAMTMG1_T_RC_MRAM
`define UMCTL2_REG_FREQ2_RWONLY_MSK_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG1_T_RC_MRAM `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_MRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1_T_RC_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG1_T_RC_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_MRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1)) : ({^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG1 8
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG4 
`define UMCTL2_REG_FREQ2_MRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00003178 )
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RP_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG4_T_RP_MRAM 7
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RP_MRAM 0
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RP_MRAM 7'h5
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RRD_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG4_T_RRD_MRAM 6
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RRD_MRAM 8
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RRD_MRAM 6'h4
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RCD_MRAM 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG4_T_RCD_MRAM 7
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RCD_MRAM 24
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RCD_MRAM 7'h5
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG4 ( `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RP_MRAM | `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RRD_MRAM | `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RCD_MRAM )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RP_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RRD_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG4_T_RCD_MRAM `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_MRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RP_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RP_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RRD_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RRD_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4_T_RCD_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG4_T_RCD_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_MRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4)) : ({^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG4 31
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG9 
`define UMCTL2_REG_FREQ2_MRAMTMG9_ADDR `SHIFTAPBADDR( 32'h0000317c )
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG9_T_RRD_S_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG9_T_RRD_S_MRAM 6
`define UMCTL2_REG_FREQ2_OFFSET_MRAMTMG9_T_RRD_S_MRAM 8
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG9_T_RRD_S_MRAM 6'h4
`define UMCTL2_REG_FREQ2_MSK_MRAMTMG9 `UMCTL2_REG_FREQ2_MSK_MRAMTMG9_T_RRD_S_MRAM
`define UMCTL2_REG_FREQ2_RWONLY_MSK_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ2_MSK_MRAMTMG9_T_RRD_S_MRAM `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_MRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9_T_RRD_S_MRAM) << `UMCTL2_REG_FREQ2_OFFSET_MRAMTMG9_T_RRD_S_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_MRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9)) : ({^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_MRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_MRAMTMG9 14
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register ZQCTL0 
`define UMCTL2_REG_FREQ2_ZQCTL0_ADDR `SHIFTAPBADDR( 32'h00003180 )
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_SHORT_NOP 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_T_ZQ_SHORT_NOP 10
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP 0
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_T_ZQ_SHORT_NOP 10'h40
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_LONG_NOP 32'b00000111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_T_ZQ_LONG_NOP 11
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_T_ZQ_LONG_NOP 16
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_T_ZQ_LONG_NOP 11'h200
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_MPSMX_ZQCL 32'b00010000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_DIS_MPSMX_ZQCL 1
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL 28
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_MPSMX_ZQCL 1'h0
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_ZQ_RESISTOR_SHARED 32'b00100000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_ZQ_RESISTOR_SHARED 1
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED 29
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED 1'h0
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_SRX_ZQCL 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_DIS_SRX_ZQCL 1
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_SRX_ZQCL 30
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_SRX_ZQCL 1'h0
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_AUTO_ZQ 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0_DIS_AUTO_ZQ 1
`define UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_AUTO_ZQ 31
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_AUTO_ZQ 1'h0
`define UMCTL2_REG_FREQ2_MSK_ZQCTL0 ( `UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_SHORT_NOP | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_LONG_NOP | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_MPSMX_ZQCL | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_SRX_ZQCL | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_AUTO_ZQ )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_SHORT_NOP `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_T_ZQ_LONG_NOP `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_MPSMX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_ZQ_RESISTOR_SHARED `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_SRX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ2_MSK_ZQCTL0_DIS_AUTO_ZQ `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_ZQCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_T_ZQ_SHORT_NOP) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_T_ZQ_LONG_NOP) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_T_ZQ_LONG_NOP) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_MPSMX_ZQCL) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_SRX_ZQCL) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_SRX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ2_DFLT_ZQCTL0_DIS_AUTO_ZQ) << `UMCTL2_REG_FREQ2_OFFSET_ZQCTL0_DIS_AUTO_ZQ) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_ZQCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_ZQCTL0)) : ({^(`UMCTL2_REG_FREQ2_DFLT_ZQCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_ZQCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_ZQCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_ZQCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_ZQCTL0 32
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

// Register DFITMG0 
`define UMCTL2_REG_FREQ2_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00003190 )
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_TPHY_WRLAT 6
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_TPHY_WRLAT 6'h2
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 15
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 32'b00000000100000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 23
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define UMCTL2_REG_FREQ2_MSK_DFITMG0 ( `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRDATA | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_RDDATA_EN | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DFITMG0 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_TPHY_WRDATA `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_RDDATA_EN `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ2_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DFITMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_TPHY_WRDATA) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_T_RDDATA_EN) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DFITMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DFITMG0)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DFITMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DFITMG0 29

// Register DFITMG1 
`define UMCTL2_REG_FREQ2_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00003194 )
`define UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG1 ( `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_PARIN_LAT | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_CMD_LAT )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DFITMG1 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_WRDATA_DELAY `ifdef MEMC_DDR3 | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_PARIN_LAT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_DFITMG1_DFI_T_CMD_LAT `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DFITMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY) `ifdef MEMC_DDR3 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_PARIN_LAT) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_PARIN_LAT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG1_DFI_T_CMD_LAT) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG1_DFI_T_CMD_LAT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DFITMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DFITMG1)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DFITMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DFITMG1 32

`ifdef UMCTL2_DFI_DATA_CS_EN
// Register DFITMG2 
`define UMCTL2_REG_FREQ2_DFITMG2_ADDR `SHIFTAPBADDR( 32'h000031b4 )
`define UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ2_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 6
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define UMCTL2_REG_FREQ2_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 6'h2
`define UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ2_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define UMCTL2_REG_FREQ2_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define UMCTL2_REG_FREQ2_MSK_DFITMG2 ( `UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_RDCSLAT )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DFITMG2 ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ2_MSK_DFITMG2_DFI_TPHY_RDCSLAT  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DFITMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DFITMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DFITMG2)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DFITMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DFITMG2 15
`endif //UMCTL2_DFI_DATA_CS_EN

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DFITMG3 
`define UMCTL2_REG_FREQ2_DFITMG3_ADDR `SHIFTAPBADDR( 32'h000031b8 )
`define UMCTL2_REG_FREQ2_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ2_SIZE_DFITMG3_DFI_T_GEARDOWN_DELAY 5
`define UMCTL2_REG_FREQ2_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY 0
`define UMCTL2_REG_FREQ2_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY 5'h0
`define UMCTL2_REG_FREQ2_MSK_DFITMG3 `UMCTL2_REG_FREQ2_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY
`define UMCTL2_REG_FREQ2_RWONLY_MSK_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ2_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY `endif `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_DFITMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ2_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY) << `UMCTL2_REG_FREQ2_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_DFITMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_DFITMG3)) : ({^(`UMCTL2_REG_FREQ2_DFLT_DFITMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_DFITMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_DFITMG3 5
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

// Register ODTCFG 
`define UMCTL2_REG_FREQ2_ODTCFG_ADDR `SHIFTAPBADDR( 32'h00003240 )
`define UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_DELAY 32'b00000000000000000000000001111100
`define UMCTL2_REG_FREQ2_SIZE_ODTCFG_RD_ODT_DELAY 5
`define UMCTL2_REG_FREQ2_OFFSET_ODTCFG_RD_ODT_DELAY 2
`define UMCTL2_REG_FREQ2_DFLT_ODTCFG_RD_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_HOLD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ2_SIZE_ODTCFG_RD_ODT_HOLD 4
`define UMCTL2_REG_FREQ2_OFFSET_ODTCFG_RD_ODT_HOLD 8
`define UMCTL2_REG_FREQ2_DFLT_ODTCFG_RD_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ODTCFG_WR_ODT_DELAY 5
`define UMCTL2_REG_FREQ2_OFFSET_ODTCFG_WR_ODT_DELAY 16
`define UMCTL2_REG_FREQ2_DFLT_ODTCFG_WR_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_HOLD 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ2_SIZE_ODTCFG_WR_ODT_HOLD 4
`define UMCTL2_REG_FREQ2_OFFSET_ODTCFG_WR_ODT_HOLD 24
`define UMCTL2_REG_FREQ2_DFLT_ODTCFG_WR_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ2_MSK_ODTCFG ( `UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_HOLD )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_ODTCFG ( 32'h0 | `UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ2_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ2_MSK_ODTCFG_WR_ODT_HOLD  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_ODTCFG ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_ODTCFG ( 32'h0 | ((`UMCTL2_REG_FREQ2_DFLT_ODTCFG_RD_ODT_DELAY) << `UMCTL2_REG_FREQ2_OFFSET_ODTCFG_RD_ODT_DELAY) | ((`UMCTL2_REG_FREQ2_DFLT_ODTCFG_RD_ODT_HOLD) << `UMCTL2_REG_FREQ2_OFFSET_ODTCFG_RD_ODT_HOLD) | ((`UMCTL2_REG_FREQ2_DFLT_ODTCFG_WR_ODT_DELAY) << `UMCTL2_REG_FREQ2_OFFSET_ODTCFG_WR_ODT_DELAY) | ((`UMCTL2_REG_FREQ2_DFLT_ODTCFG_WR_ODT_HOLD) << `UMCTL2_REG_FREQ2_OFFSET_ODTCFG_WR_ODT_HOLD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_ODTCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_ODTCFG)) : ({^(`UMCTL2_REG_FREQ2_DFLT_ODTCFG & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_ODTCFG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_ODTCFG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_ODTCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_ODTCFG 28

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT1 
`define UMCTL2_REG_FREQ2_RCDINIT1_ADDR `SHIFTAPBADDR( 32'h000033d0 )
`define UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_1 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT1_CTRL_WORD_1 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT1_CTRL_WORD_1 0
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT1_CTRL_WORD_1 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_2 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT1_CTRL_WORD_2 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT1_CTRL_WORD_2 16
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT1_CTRL_WORD_2 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT1 ( `UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_1 | `UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_2 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_1 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT1_CTRL_WORD_2 `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RCDINIT1 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT1_CTRL_WORD_1) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT1_CTRL_WORD_1) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT1_CTRL_WORD_2) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT1_CTRL_WORD_2) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RCDINIT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT1)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT1 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT2 
`define UMCTL2_REG_FREQ2_RCDINIT2_ADDR `SHIFTAPBADDR( 32'h000033d4 )
`define UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_3 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT2_CTRL_WORD_3 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT2_CTRL_WORD_3 0
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT2_CTRL_WORD_3 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_4 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT2_CTRL_WORD_4 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT2_CTRL_WORD_4 16
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT2_CTRL_WORD_4 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT2 ( `UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_3 | `UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_4 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_3 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT2_CTRL_WORD_4 `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RCDINIT2 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT2_CTRL_WORD_3) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT2_CTRL_WORD_3) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT2_CTRL_WORD_4) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT2_CTRL_WORD_4) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RCDINIT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT2)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT2 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT3 
`define UMCTL2_REG_FREQ2_RCDINIT3_ADDR `SHIFTAPBADDR( 32'h000033d8 )
`define UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_5 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT3_CTRL_WORD_5 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT3_CTRL_WORD_5 0
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT3_CTRL_WORD_5 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_6 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT3_CTRL_WORD_6 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT3_CTRL_WORD_6 16
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT3_CTRL_WORD_6 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT3 ( `UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_5 | `UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_6 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_5 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT3_CTRL_WORD_6 `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RCDINIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT3_CTRL_WORD_5) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT3_CTRL_WORD_5) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT3_CTRL_WORD_6) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT3_CTRL_WORD_6) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RCDINIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT3)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT3 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT4 
`define UMCTL2_REG_FREQ2_RCDINIT4_ADDR `SHIFTAPBADDR( 32'h000033dc )
`define UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_7 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT4_CTRL_WORD_7 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT4_CTRL_WORD_7 0
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT4_CTRL_WORD_7 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_8 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT4_CTRL_WORD_8 13
`define UMCTL2_REG_FREQ2_OFFSET_RCDINIT4_CTRL_WORD_8 16
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT4_CTRL_WORD_8 13'h0
`define UMCTL2_REG_FREQ2_MSK_RCDINIT4 ( `UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_7 | `UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_8 )
`define UMCTL2_REG_FREQ2_RWONLY_MSK_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_7 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ2_MSK_RCDINIT4_CTRL_WORD_8 `endif `endif  )
`define UMCTL2_REG_FREQ2_ONEBITRO_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_COMPANION_MSK_RCDINIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ2_ONETOSET_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_ONETOCLR_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ2_DFLT_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT4_CTRL_WORD_7) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT4_CTRL_WORD_7) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ2_DFLT_RCDINIT4_CTRL_WORD_8) << `UMCTL2_REG_FREQ2_OFFSET_RCDINIT4_CTRL_WORD_8) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ2_DFLT_REGPAR_RCDINIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT4)) : ({^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ2_DFLT_RCDINIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ2_SIZE_RCDINIT4 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`endif //UMCTL2_FREQUENCY_NUM_GT_2

`ifdef UMCTL2_FREQUENCY_NUM_GT_3

`ifdef MEMC_LPDDR2
// Register DERATEEN 
`define UMCTL2_REG_FREQ3_DERATEEN_ADDR `SHIFTAPBADDR( 32'h00004020 )
`define UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_ENABLE 32'b00000000000000000000000000000001
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN_DERATE_ENABLE 1
`define UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_ENABLE 0
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_ENABLE 1'h0
`define UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_VALUE 32'b00000000000000000000000000000110
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN_DERATE_VALUE 2
`define UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_VALUE 1
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_VALUE 2'h0
`define UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_BYTE 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_BYTE 4
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_BYTE 4'h0
`define UMCTL2_REG_FREQ3_MSK_DERATEEN_RC_DERATE_VALUE 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN_RC_DERATE_VALUE 3
`define UMCTL2_REG_FREQ3_OFFSET_DERATEEN_RC_DERATE_VALUE 8
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN_RC_DERATE_VALUE 3'h0
`define UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_MR4_TUF_DIS 32'b00000000000000000001000000000000
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN_DERATE_MR4_TUF_DIS 1
`define UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS 12
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_MR4_TUF_DIS 1'h0
`define UMCTL2_REG_FREQ3_MSK_DERATEEN ( `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_ENABLE | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_VALUE | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_BYTE | `UMCTL2_REG_FREQ3_MSK_DERATEEN_RC_DERATE_VALUE | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_MR4_TUF_DIS )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_ENABLE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_VALUE `endif `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_BYTE `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_DERATEEN_RC_DERATE_VALUE `endif | `UMCTL2_REG_FREQ3_MSK_DERATEEN_DERATE_MR4_TUF_DIS  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DERATEEN ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DERATEEN ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DERATEEN ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_ENABLE) << `UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_ENABLE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_VALUE) << `UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_VALUE) `endif `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_BYTE) << `UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_BYTE) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DERATEEN_RC_DERATE_VALUE) << `UMCTL2_REG_FREQ3_OFFSET_DERATEEN_RC_DERATE_VALUE) `endif | ((`UMCTL2_REG_FREQ3_DFLT_DERATEEN_DERATE_MR4_TUF_DIS) << `UMCTL2_REG_FREQ3_OFFSET_DERATEEN_DERATE_MR4_TUF_DIS)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DERATEEN ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DERATEEN)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DERATEEN & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEEN & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEEN & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEEN & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DERATEEN 13
`endif //MEMC_LPDDR2

`ifdef MEMC_LPDDR2
// Register DERATEINT 
`define UMCTL2_REG_FREQ3_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00004024 )
`define UMCTL2_REG_FREQ3_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define UMCTL2_REG_FREQ3_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define UMCTL2_REG_FREQ3_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define UMCTL2_REG_FREQ3_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define UMCTL2_REG_FREQ3_MSK_DERATEINT `UMCTL2_REG_FREQ3_MSK_DERATEINT_MR4_READ_INTERVAL
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DERATEINT_MR4_READ_INTERVAL `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DERATEINT ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DERATEINT ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DERATEINT_MR4_READ_INTERVAL) << `UMCTL2_REG_FREQ3_OFFSET_DERATEINT_MR4_READ_INTERVAL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DERATEINT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DERATEINT)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DERATEINT & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEINT & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEINT & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DERATEINT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DERATEINT 32
`endif //MEMC_LPDDR2

// Register PWRTMG 
`define UMCTL2_REG_FREQ3_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00004034 )
`define UMCTL2_REG_FREQ3_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_PWRTMG_POWERDOWN_TO_X32 5
`define UMCTL2_REG_FREQ3_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define UMCTL2_REG_FREQ3_DFLT_PWRTMG_POWERDOWN_TO_X32 5'h10
`define UMCTL2_REG_FREQ3_MSK_PWRTMG_T_DPD_X4096 32'b00000000000000001111111100000000
`define UMCTL2_REG_FREQ3_SIZE_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ3_OFFSET_PWRTMG_T_DPD_X4096 8
`define UMCTL2_REG_FREQ3_DFLT_PWRTMG_T_DPD_X4096 (`MEMC_MOBILE_OR_LPDDR2_EN) ? 8'h20 : 8'h0
`define UMCTL2_REG_FREQ3_MSK_PWRTMG_SELFREF_TO_X32 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_PWRTMG_SELFREF_TO_X32 8
`define UMCTL2_REG_FREQ3_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define UMCTL2_REG_FREQ3_DFLT_PWRTMG_SELFREF_TO_X32 8'h40
`define UMCTL2_REG_FREQ3_MSK_PWRTMG ( `UMCTL2_REG_FREQ3_MSK_PWRTMG_POWERDOWN_TO_X32 | `UMCTL2_REG_FREQ3_MSK_PWRTMG_T_DPD_X4096 | `UMCTL2_REG_FREQ3_MSK_PWRTMG_SELFREF_TO_X32 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_PWRTMG ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_PWRTMG_POWERDOWN_TO_X32 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_PWRTMG_T_DPD_X4096 `endif | `UMCTL2_REG_FREQ3_MSK_PWRTMG_SELFREF_TO_X32  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_PWRTMG ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_PWRTMG ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_PWRTMG_POWERDOWN_TO_X32) << `UMCTL2_REG_FREQ3_OFFSET_PWRTMG_POWERDOWN_TO_X32) `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_PWRTMG_T_DPD_X4096) << `UMCTL2_REG_FREQ3_OFFSET_PWRTMG_T_DPD_X4096) `endif | ((`UMCTL2_REG_FREQ3_DFLT_PWRTMG_SELFREF_TO_X32) << `UMCTL2_REG_FREQ3_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_PWRTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_PWRTMG)) : ({^(`UMCTL2_REG_FREQ3_DFLT_PWRTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_PWRTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_PWRTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_PWRTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_PWRTMG 24

// Register RFSHCTL0 
`define UMCTL2_REG_FREQ3_RFSHCTL0_ADDR `SHIFTAPBADDR( 32'h00004050 )
`define UMCTL2_REG_FREQ3_MSK_RFSHCTL0_PER_BANK_REFRESH 32'b00000000000000000000000000000100
`define UMCTL2_REG_FREQ3_SIZE_RFSHCTL0_PER_BANK_REFRESH 1
`define UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_PER_BANK_REFRESH 2
`define UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_PER_BANK_REFRESH 1'h0
`define UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_BURST 32'b00000000000000000000001111110000
`define UMCTL2_REG_FREQ3_SIZE_RFSHCTL0_REFRESH_BURST 6
`define UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_BURST 4
`define UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_BURST 6'h0
`define UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_TO_X1_X32 32'b00000000000000011111000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHCTL0_REFRESH_TO_X1_X32 5
`define UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32 12
`define UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_TO_X1_X32 5'h10
`define UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_MARGIN 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHCTL0_REFRESH_MARGIN 4
`define UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_MARGIN 20
`define UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_MARGIN 4'h2
`define UMCTL2_REG_FREQ3_MSK_RFSHCTL0 ( `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_PER_BANK_REFRESH | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_MARGIN )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_PER_BANK_REFRESH `endif | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_BURST | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_TO_X1_X32 | `UMCTL2_REG_FREQ3_MSK_RFSHCTL0_REFRESH_MARGIN  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RFSHCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RFSHCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RFSHCTL0 ( 32'h0 `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_PER_BANK_REFRESH) << `UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_PER_BANK_REFRESH) `endif | ((`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_BURST) << `UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_BURST) | ((`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_TO_X1_X32) << `UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_TO_X1_X32) | ((`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0_REFRESH_MARGIN) << `UMCTL2_REG_FREQ3_OFFSET_RFSHCTL0_REFRESH_MARGIN)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RFSHCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RFSHCTL0 24

// Register RFSHTMG 
`define UMCTL2_REG_FREQ3_RFSHTMG_ADDR `SHIFTAPBADDR( 32'h00004064 )
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_MIN 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_T_RFC_MIN 10
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_MIN 0
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_MIN 10'h8c
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_LPDDR3_TREFBW_EN 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_LPDDR3_TREFBW_EN 1
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN 15
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_LPDDR3_TREFBW_EN 1'h0
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_X32 32'b00001111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_T_RFC_NOM_X1_X32 12
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32 16
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_NOM_X1_X32 12'h62
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_SEL 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_T_RFC_NOM_X1_SEL 1
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL 31
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL 1'h0
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG ( `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_MIN | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_LPDDR3_TREFBW_EN | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_X32 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_SEL )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RFSHTMG ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_MIN `ifdef MEMC_LPDDR3 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_LPDDR3_TREFBW_EN `endif | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_X32 `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_T_RFC_NOM_X1_SEL `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RFSHTMG ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RFSHTMG ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_MIN) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_MIN) `ifdef MEMC_LPDDR3 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_LPDDR3_TREFBW_EN) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_LPDDR3_TREFBW_EN) `endif | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_NOM_X1_X32) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_NOM_X1_X32) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_T_RFC_NOM_X1_SEL) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_T_RFC_NOM_X1_SEL) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RFSHTMG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG 32

`ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
// Register RFSHTMG1 
`define UMCTL2_REG_FREQ3_RFSHTMG1_ADDR `SHIFTAPBADDR( 32'h00004068 )
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_RFC_MIN_DLR 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG1_T_RFC_MIN_DLR 8
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG1_T_RFC_MIN_DLR 0
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG1_T_RFC_MIN_DLR 8'h8c
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_PBR2PBR 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG1_T_PBR2PBR 8
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG1_T_PBR2PBR 16
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG1_T_PBR2PBR 8'h8c
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG1 ( `UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_RFC_MIN_DLR | `UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_PBR2PBR )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_RFC_MIN_DLR `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG1_T_PBR2PBR `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RFSHTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RFSHTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG1 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1_T_RFC_MIN_DLR) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG1_T_RFC_MIN_DLR) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1_T_PBR2PBR) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG1_T_PBR2PBR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RFSHTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG1 24
`endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

`ifdef UMCTL2_CRC_PARITY_RETRY
// Register CRCPARCTL2 
`define UMCTL2_REG_FREQ3_CRCPARCTL2_ADDR `SHIFTAPBADDR( 32'h000040c8 )
`define UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6
`define UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 0
`define UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 6'hc
`define UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ3_SIZE_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5
`define UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX 8
`define UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX 5'h5
`define UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX 32'b00000001111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9
`define UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX 16
`define UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX 9'h30
`define UMCTL2_REG_FREQ3_MSK_CRCPARCTL2 ( `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 | `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX | `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4 `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_CRC_ALERT_PW_MAX `endif `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ3_MSK_CRCPARCTL2_T_PAR_ALERT_PW_MAX `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_CRCPARCTL2 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_CRCPARCTL2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2 ( 32'h0 `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) << `UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_T_CRC_ALERT_PW_MAX) << `UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_T_CRC_ALERT_PW_MAX) `endif `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2_T_PAR_ALERT_PW_MAX) << `UMCTL2_REG_FREQ3_OFFSET_CRCPARCTL2_T_PAR_ALERT_PW_MAX) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_CRCPARCTL2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2)) : ({^(`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_CRCPARCTL2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_CRCPARCTL2 25
`endif //UMCTL2_CRC_PARITY_RETRY

// Register INIT3 
`define UMCTL2_REG_FREQ3_INIT3_ADDR `SHIFTAPBADDR( 32'h000040dc )
`define UMCTL2_REG_FREQ3_MSK_INIT3_EMR 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ3_SIZE_INIT3_EMR 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT3_EMR 0
`define UMCTL2_REG_FREQ3_DFLT_INIT3_EMR 16'h510
`define UMCTL2_REG_FREQ3_MSK_INIT3_MR 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_INIT3_MR 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT3_MR 16
`define UMCTL2_REG_FREQ3_DFLT_INIT3_MR 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT3 ( `UMCTL2_REG_FREQ3_MSK_INIT3_EMR | `UMCTL2_REG_FREQ3_MSK_INIT3_MR )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_INIT3 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_INIT3_EMR | `UMCTL2_REG_FREQ3_MSK_INIT3_MR  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_INIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_INIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_INIT3 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_INIT3_EMR) << `UMCTL2_REG_FREQ3_OFFSET_INIT3_EMR) | ((`UMCTL2_REG_FREQ3_DFLT_INIT3_MR) << `UMCTL2_REG_FREQ3_OFFSET_INIT3_MR)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_INIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_INIT3)) : ({^(`UMCTL2_REG_FREQ3_DFLT_INIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_INIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_INIT3 32

// Register INIT4 
`define UMCTL2_REG_FREQ3_INIT4_ADDR `SHIFTAPBADDR( 32'h000040e0 )
`define UMCTL2_REG_FREQ3_MSK_INIT4_EMR3 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ3_SIZE_INIT4_EMR3 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT4_EMR3 0
`define UMCTL2_REG_FREQ3_DFLT_INIT4_EMR3 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT4_EMR2 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_INIT4_EMR2 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT4_EMR2 16
`define UMCTL2_REG_FREQ3_DFLT_INIT4_EMR2 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT4 ( `UMCTL2_REG_FREQ3_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ3_MSK_INIT4_EMR2 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_INIT4 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_INIT4_EMR3 | `UMCTL2_REG_FREQ3_MSK_INIT4_EMR2  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_INIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_INIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_INIT4 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_INIT4_EMR3) << `UMCTL2_REG_FREQ3_OFFSET_INIT4_EMR3) | ((`UMCTL2_REG_FREQ3_DFLT_INIT4_EMR2) << `UMCTL2_REG_FREQ3_OFFSET_INIT4_EMR2)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_INIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_INIT4)) : ({^(`UMCTL2_REG_FREQ3_DFLT_INIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_INIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_INIT4 32

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT6 
`define UMCTL2_REG_FREQ3_INIT6_ADDR `SHIFTAPBADDR( 32'h000040e8 )
`define UMCTL2_REG_FREQ3_MSK_INIT6_MR5 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ3_SIZE_INIT6_MR5 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT6_MR5 0
`define UMCTL2_REG_FREQ3_DFLT_INIT6_MR5 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT6_MR4 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_INIT6_MR4 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT6_MR4 16
`define UMCTL2_REG_FREQ3_DFLT_INIT6_MR4 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT6 ( `UMCTL2_REG_FREQ3_MSK_INIT6_MR5 | `UMCTL2_REG_FREQ3_MSK_INIT6_MR4 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_INIT6_MR5 `endif `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_INIT6_MR4 `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_INIT6 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_INIT6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_INIT6 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_INIT6_MR5) << `UMCTL2_REG_FREQ3_OFFSET_INIT6_MR5) `endif `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_INIT6_MR4) << `UMCTL2_REG_FREQ3_OFFSET_INIT6_MR4) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_INIT6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_INIT6)) : ({^(`UMCTL2_REG_FREQ3_DFLT_INIT6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_INIT6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_INIT6 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register INIT7 
`define UMCTL2_REG_FREQ3_INIT7_ADDR `SHIFTAPBADDR( 32'h000040ec )
`define UMCTL2_REG_FREQ3_MSK_INIT7_MR6 32'b00000000000000001111111111111111
`define UMCTL2_REG_FREQ3_SIZE_INIT7_MR6 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT7_MR6 0
`define UMCTL2_REG_FREQ3_DFLT_INIT7_MR6 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT7_MR22 32'b11111111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_INIT7_MR22 16
`define UMCTL2_REG_FREQ3_OFFSET_INIT7_MR22 16
`define UMCTL2_REG_FREQ3_DFLT_INIT7_MR22 16'h0
`define UMCTL2_REG_FREQ3_MSK_INIT7 ( `UMCTL2_REG_FREQ3_MSK_INIT7_MR6 | `UMCTL2_REG_FREQ3_MSK_INIT7_MR22 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_INIT7_MR6 `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_INIT7_MR22 `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_INIT7 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_INIT7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_INIT7 ( 32'h0 `ifdef MEMC_DDR4_OR_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_INIT7_MR6) << `UMCTL2_REG_FREQ3_OFFSET_INIT7_MR6) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_INIT7_MR22) << `UMCTL2_REG_FREQ3_OFFSET_INIT7_MR22) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_INIT7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_INIT7)) : ({^(`UMCTL2_REG_FREQ3_DFLT_INIT7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_INIT7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_INIT7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_INIT7 32
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
// Register RANKCTL 
`define UMCTL2_REG_FREQ3_RANKCTL_ADDR `SHIFTAPBADDR( 32'h000040f4 )
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_RD 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_MAX_RANK_RD 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_RANK_RD 0
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP 32'b00000000000000000000000011110000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_RD_GAP 4
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_RD_GAP 4'h6
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_DIFF_RANK_WR_GAP 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_WR_GAP 8
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_WR_GAP 4'h6
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_WR 32'b00000000000000001111000000000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_MAX_RANK_WR 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_RANK_WR 12
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_RANK_WR 4'h0
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_RD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_MAX_LOGICAL_RANK_RD 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD 16
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD (`UPCTL2_EN==1) ? 4'h0 : 4'hF
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_WR 32'b00000000111100000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_MAX_LOGICAL_RANK_WR 4
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR 20
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR 4'h0
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_DIFF_RANK_RD_GAP_MSB 1
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB 24
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB 32'b00000100000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL_DIFF_RANK_WR_GAP_MSB 1
`define UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB 26
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB 1'h0
`define UMCTL2_REG_FREQ3_MSK_RANKCTL ( `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_RD | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_WR | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_RD | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_WR | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_RD `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_RANK_WR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_RD `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_RANKCTL_MAX_LOGICAL_RANK_WR `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_RD_GAP_MSB `endif `ifdef MEMC_NUM_RANKS_GT_1 | `UMCTL2_REG_FREQ3_MSK_RANKCTL_DIFF_RANK_WR_GAP_MSB `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RANKCTL ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RANKCTL ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RANKCTL ( 32'h0 `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_RANK_RD) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_RANK_RD) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_RD_GAP) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_RD_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_WR_GAP) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_WR_GAP) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_RANK_WR) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_RANK_WR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_RD_GAP_MSB) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_RD_GAP_MSB) `endif `ifdef MEMC_NUM_RANKS_GT_1 | ((`UMCTL2_REG_FREQ3_DFLT_RANKCTL_DIFF_RANK_WR_GAP_MSB) << `UMCTL2_REG_FREQ3_OFFSET_RANKCTL_DIFF_RANK_WR_GAP_MSB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RANKCTL ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RANKCTL)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RANKCTL & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RANKCTL & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RANKCTL & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RANKCTL & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RANKCTL 27
`endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1

// Register DRAMTMG0 
`define UMCTL2_REG_FREQ3_DRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00004100 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MIN 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG0_T_RAS_MIN 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_RAS_MIN 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_RAS_MIN 6'hf
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MAX 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG0_T_RAS_MAX 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_RAS_MAX 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_RAS_MAX 7'h1b
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_FAW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG0_T_FAW 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_FAW 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_FAW 6'h10
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG0_WR2PRE 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG0_WR2PRE 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_WR2PRE 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_WR2PRE 7'hf
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG0 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_WR2PRE )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG0 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MIN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_RAS_MAX | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_T_FAW | `UMCTL2_REG_FREQ3_MSK_DRAMTMG0_WR2PRE  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_RAS_MIN) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_RAS_MIN) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_RAS_MAX) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_RAS_MAX) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_T_FAW) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_T_FAW) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0_WR2PRE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG0_WR2PRE)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG0 31

// Register DRAMTMG1 
`define UMCTL2_REG_FREQ3_DRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00004104 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_RC 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG1_T_RC 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_T_RC 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_T_RC 7'h14
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG1_RD2PRE 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG1_RD2PRE 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_RD2PRE 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_RD2PRE 6'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_XP 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG1_T_XP 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_T_XP 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_T_XP 5'h8
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG1 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_XP )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG1 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_RC | `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_RD2PRE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG1_T_XP  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_T_RC) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_T_RC) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_RD2PRE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_RD2PRE) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1_T_XP) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG1_T_XP)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG1 21

// Register DRAMTMG2 
`define UMCTL2_REG_FREQ3_DRAMTMG2_ADDR `SHIFTAPBADDR( 32'h00004108 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WR2RD 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG2_WR2RD 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_WR2RD 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_WR2RD 6'hd
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG2_RD2WR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG2_RD2WR 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_RD2WR 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_RD2WR 6'h6
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG2_READ_LATENCY 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG2_READ_LATENCY 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_READ_LATENCY 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_READ_LATENCY 6'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WRITE_LATENCY 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG2_WRITE_LATENCY 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_WRITE_LATENCY 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_WRITE_LATENCY 6'h3
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG2 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_RD2WR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_READ_LATENCY | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WRITE_LATENCY )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG2 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WR2RD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_RD2WR `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_READ_LATENCY `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG2_WRITE_LATENCY `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_WR2RD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_WR2RD) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_RD2WR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_RD2WR) `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_READ_LATENCY) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_READ_LATENCY) `endif `ifdef MEMC_MOBILE_OR_LPDDR2_OR_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2_WRITE_LATENCY) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG2_WRITE_LATENCY) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG2 30

// Register DRAMTMG3 
`define UMCTL2_REG_FREQ3_DRAMTMG3_ADDR `SHIFTAPBADDR( 32'h0000410c )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MOD 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG3_T_MOD 10
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MOD 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MOD (`MEMC_DDR3_EN==1 || `MEMC_DDR4_EN==1 ) ? 10'hc : 10'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRD 32'b00000000000000111111000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG3_T_MRD 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MRD 12
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MRD 6'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRW 32'b00111111111100000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG3_T_MRW 10
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MRW 20
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MRW (`MEMC_LPDDR2_EN==1) ? 10'h5 : 10'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG3 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MOD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRW )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MOD `endif | `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRD `ifdef MEMC_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG3_T_MRW `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG3 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MOD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MOD) `endif | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MRD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MRD) `ifdef MEMC_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3_T_MRW) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG3_T_MRW) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG3 30

// Register DRAMTMG4 
`define UMCTL2_REG_FREQ3_DRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00004110 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RP 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG4_T_RP 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RP 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RP 5'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RRD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG4_T_RRD 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RRD 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RRD 4'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_CCD 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG4_T_CCD 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_CCD 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_CCD 4'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RCD 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG4_T_RCD 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RCD 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RCD 5'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG4 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RCD )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG4 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RP | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RRD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_CCD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG4_T_RCD  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG4 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RP) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RP) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RRD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RRD) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_CCD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_CCD) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4_T_RCD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG4_T_RCD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG4 29

// Register DRAMTMG5 
`define UMCTL2_REG_FREQ3_DRAMTMG5_ADDR `SHIFTAPBADDR( 32'h00004114 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG5_T_CKE 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKE 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKE 5'h3
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKESR 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG5_T_CKESR 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKESR 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKESR 6'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRE 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG5_T_CKSRE 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKSRE 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKSRE 4'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRX 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG5_T_CKSRX 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKSRX 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKSRX 4'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG5 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRX )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG5 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKESR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG5_T_CKSRX  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG5 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG5 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG5 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKE) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKESR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKESR) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKSRE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKSRE) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5_T_CKSRX) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG5_T_CKSRX)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG5 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG5 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG5 28

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG6 
`define UMCTL2_REG_FREQ3_DRAMTMG6_ADDR `SHIFTAPBADDR( 32'h00004118 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKCSX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG6_T_CKCSX 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKCSX 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKCSX 4'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDX 32'b00000000000011110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG6_T_CKDPDX 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKDPDX 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKDPDX 4'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDE 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG6_T_CKDPDE 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKDPDE 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKDPDE 4'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG6 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKCSX | `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDX | `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDE )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKCSX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG6_T_CKDPDE `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG6 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG6 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG6 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKCSX) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKCSX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKDPDX) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKDPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6_T_CKDPDE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG6_T_CKDPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG6 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG6 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG6 28
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG7 
`define UMCTL2_REG_FREQ3_DRAMTMG7_ADDR `SHIFTAPBADDR( 32'h0000411c )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDX 32'b00000000000000000000000000001111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG7_T_CKPDX 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG7_T_CKPDX 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG7_T_CKPDX 4'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDE 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG7_T_CKPDE 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG7_T_CKPDE 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG7_T_CKPDE 4'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG7 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDX | `UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDE )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDX `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG7_T_CKPDE `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG7 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG7 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG7 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7_T_CKPDX) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG7_T_CKPDX) `endif `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7_T_CKPDE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG7_T_CKPDE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG7 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG7 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG7 12
`endif //MEMC_MOBILE_OR_LPDDR2

// Register DRAMTMG8 
`define UMCTL2_REG_FREQ3_DRAMTMG8_ADDR `SHIFTAPBADDR( 32'h00004120 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_X32 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG8_T_XS_X32 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_X32 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_X32 7'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_DLL_X32 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG8_T_XS_DLL_X32 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_DLL_X32 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_DLL_X32 7'h44
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_ABORT_X32 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG8_T_XS_ABORT_X32 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_ABORT_X32 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_ABORT_X32 7'h3
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_FAST_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG8_T_XS_FAST_X32 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_FAST_X32 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_FAST_X32 7'h3
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG8 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_DLL_X32 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_ABORT_X32 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_FAST_X32 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG8 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_X32 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_DLL_X32 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_ABORT_X32 `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG8_T_XS_FAST_X32 `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG8 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG8 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG8 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_X32) | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_DLL_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_DLL_X32) `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_ABORT_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_ABORT_X32) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8_T_XS_FAST_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG8_T_XS_FAST_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG8 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG8 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG8 31

`ifdef MEMC_DDR4
// Register DRAMTMG9 
`define UMCTL2_REG_FREQ3_DRAMTMG9_ADDR `SHIFTAPBADDR( 32'h00004124 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG9_WR2RD_S 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG9_WR2RD_S 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_WR2RD_S 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_WR2RD_S 6'hd
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_RRD_S 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG9_T_RRD_S 4
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_T_RRD_S 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_T_RRD_S 4'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_CCD_S 32'b00000000000001110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG9_T_CCD_S 3
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_T_CCD_S 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_T_CCD_S 3'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG9_DDR4_WR_PREAMBLE 1
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE 30
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE 1'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG9 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_WR2RD_S | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_RRD_S | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_CCD_S | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_DDR4_WR_PREAMBLE )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_WR2RD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_RRD_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_T_CCD_S `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG9_DDR4_WR_PREAMBLE `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG9 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_WR2RD_S) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_WR2RD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_T_RRD_S) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_T_RRD_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_T_CCD_S) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_T_CCD_S) `endif `ifdef MEMC_DDR4 `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9_DDR4_WR_PREAMBLE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG9_DDR4_WR_PREAMBLE) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG9 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DRAMTMG10 
`define UMCTL2_REG_FREQ3_DRAMTMG10_ADDR `SHIFTAPBADDR( 32'h00004128 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_HOLD 32'b00000000000000000000000000000011
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG10_T_GEAR_HOLD 2
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_GEAR_HOLD 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_GEAR_HOLD 2'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_SETUP 32'b00000000000000000000000000001100
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_GEAR_SETUP 2
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_GEAR_SETUP 2'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_CMD_GEAR 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG10_T_CMD_GEAR 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_CMD_GEAR 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_CMD_GEAR 5'h18
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_SYNC_GEAR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG10_T_SYNC_GEAR 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_SYNC_GEAR 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_SYNC_GEAR 5'h1c
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG10 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_HOLD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_SETUP | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_CMD_GEAR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_SYNC_GEAR )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_HOLD `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_GEAR_SETUP `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_CMD_GEAR `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG10_T_SYNC_GEAR `endif `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG10 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG10 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG10 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_GEAR_HOLD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_GEAR_HOLD) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_GEAR_SETUP) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_GEAR_SETUP) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_CMD_GEAR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_CMD_GEAR) `endif `endif `endif `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10_T_SYNC_GEAR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG10_T_SYNC_GEAR) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG10 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG10 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG10 21
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
// Register DRAMTMG11 
`define UMCTL2_REG_FREQ3_DRAMTMG11_ADDR `SHIFTAPBADDR( 32'h0000412c )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_CKMPE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG11_T_CKMPE 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_CKMPE 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_CKMPE 5'h1c
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_S 32'b00000000000000000000001100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG11_T_MPX_S 2
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_MPX_S 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_MPX_S 2'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_LH 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG11_T_MPX_LH 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_MPX_LH 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_MPX_LH 5'hc
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG11_POST_MPSM_GAP_X32 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG11_POST_MPSM_GAP_X32 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_POST_MPSM_GAP_X32 7'h44
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG11 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_CKMPE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_S | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_LH | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_POST_MPSM_GAP_X32 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_CKMPE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_S `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_T_MPX_LH `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG11_POST_MPSM_GAP_X32 `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG11 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG11 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG11 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_CKMPE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_CKMPE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_MPX_S) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_MPX_S) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_T_MPX_LH) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_T_MPX_LH) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11_POST_MPSM_GAP_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG11_POST_MPSM_GAP_X32) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG11 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG11 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG11 31
`endif //MEMC_DDR4

`ifdef MEMC_DDR4_OR_LPDDR4
// Register DRAMTMG12 
`define UMCTL2_REG_FREQ3_DRAMTMG12_ADDR `SHIFTAPBADDR( 32'h00004130 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_MRD_PDA 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG12_T_MRD_PDA 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_MRD_PDA 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_MRD_PDA 5'h10
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_CMDCKE 32'b00000000000000110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG12_T_CMDCKE 2
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_CMDCKE 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_CMDCKE 2'h2
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_WR_MPR 32'b00111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG12_T_WR_MPR 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_WR_MPR 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_WR_MPR 6'h1a
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG12 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_MRD_PDA | `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_CMDCKE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_WR_MPR )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_MRD_PDA `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_CMDCKE `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG12_T_WR_MPR `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG12 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG12 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG12 ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_MRD_PDA) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_MRD_PDA) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_CMDCKE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_CMDCKE) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12_T_WR_MPR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG12_T_WR_MPR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG12 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG12 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG12 30
`endif //MEMC_DDR4_OR_LPDDR4

`ifdef MEMC_LPDDR4
// Register DRAMTMG13 
`define UMCTL2_REG_FREQ3_DRAMTMG13_ADDR `SHIFTAPBADDR( 32'h00004134 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_PPD 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG13_T_PPD 3
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_T_PPD 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_T_PPD 3'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_CCD_MW 32'b00000000001111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG13_T_CCD_MW 6
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_T_CCD_MW 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_T_CCD_MW 6'h20
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG13_ODTLOFF 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG13_ODTLOFF 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_ODTLOFF 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_ODTLOFF 7'h1c
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG13 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_PPD | `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_CCD_MW | `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_ODTLOFF )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_PPD `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_T_CCD_MW `endif `ifdef MEMC_LPDDR4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG13_ODTLOFF `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG13 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG13 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG13 ( 32'h0 `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_T_PPD) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_T_PPD) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_T_CCD_MW) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_T_CCD_MW) `endif `ifdef MEMC_LPDDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13_ODTLOFF) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG13_ODTLOFF) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG13 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG13 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG13 31
`endif //MEMC_LPDDR4

`ifdef MEMC_MOBILE_OR_LPDDR2
// Register DRAMTMG14 
`define UMCTL2_REG_FREQ3_DRAMTMG14_ADDR `SHIFTAPBADDR( 32'h00004138 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG14_T_XSR 32'b00000000000000000000111111111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG14_T_XSR 12
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG14_T_XSR 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG14_T_XSR 12'ha0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG14 `UMCTL2_REG_FREQ3_MSK_DRAMTMG14_T_XSR
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG14_T_XSR `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG14 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG14 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG14 ( 32'h0 `ifdef MEMC_MOBILE_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14_T_XSR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG14_T_XSR) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG14 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG14 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG14 12
`endif //MEMC_MOBILE_OR_LPDDR2

`ifdef MEMC_DDR3_OR_4
// Register DRAMTMG15 
`define UMCTL2_REG_FREQ3_DRAMTMG15_ADDR `SHIFTAPBADDR( 32'h0000413c )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG15_T_STAB_X32 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG15_T_STAB_X32 8
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_T_STAB_X32 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_T_STAB_X32 8'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_HWFFC_T_STAB 32'b00000001000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG15_EN_HWFFC_T_STAB 1
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_EN_HWFFC_T_STAB 1'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_DFI_LP_T_STAB 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG15_EN_DFI_LP_T_STAB 1
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB 31
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB 1'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG15 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_T_STAB_X32 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_HWFFC_T_STAB | `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_DFI_LP_T_STAB )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_T_STAB_X32 `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_HWFFC_T_STAB `endif `endif `ifdef MEMC_DDR3_OR_4 | `UMCTL2_REG_FREQ3_MSK_DRAMTMG15_EN_DFI_LP_T_STAB `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG15 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG15 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG15 ( 32'h0 `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_T_STAB_X32) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_T_STAB_X32) `endif `ifdef MEMC_DDR4 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_EN_HWFFC_T_STAB) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_EN_HWFFC_T_STAB) `endif `endif `ifdef MEMC_DDR3_OR_4 | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15_EN_DFI_LP_T_STAB) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG15_EN_DFI_LP_T_STAB) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG15 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG15 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG15 32
`endif //MEMC_DDR3_OR_4

`ifdef UMCTL2_CID_EN
// Register DRAMTMG16 
`define UMCTL2_REG_FREQ3_DRAMTMG16_ADDR `SHIFTAPBADDR( 32'h00004140 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_CCD_DLR 32'b00000000000000000000000000000111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG16_T_CCD_DLR 3
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_CCD_DLR 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_CCD_DLR 3'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RRD_DLR 32'b00000000000000000000011100000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG16_T_RRD_DLR 3
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_RRD_DLR 8
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_RRD_DLR 3'h4
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_FAW_DLR 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG16_T_FAW_DLR 5
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_FAW_DLR 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_FAW_DLR 5'h10
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RP_CA_PARITY 32'b11111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG16_T_RP_CA_PARITY 8
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_RP_CA_PARITY 24
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_RP_CA_PARITY 8'h5
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG16 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_CCD_DLR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RRD_DLR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_FAW_DLR | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RP_CA_PARITY )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_CCD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RRD_DLR `endif `ifdef UMCTL2_CID_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_FAW_DLR `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | `UMCTL2_REG_FREQ3_MSK_DRAMTMG16_T_RP_CA_PARITY `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG16 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG16 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG16 ( 32'h0 `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_CCD_DLR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_CCD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_RRD_DLR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_RRD_DLR) `endif `ifdef UMCTL2_CID_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_FAW_DLR) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_FAW_DLR) `endif `ifdef UMCTL2_CID_EN `ifdef UMCTL2_CRC_PARITY_RETRY | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16_T_RP_CA_PARITY) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG16_T_RP_CA_PARITY) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG16 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG16 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG16 32
`endif //UMCTL2_CID_EN

`ifdef UMCTL2_HWFFC_EN
// Register DRAMTMG17 
`define UMCTL2_REG_FREQ3_DRAMTMG17_ADDR `SHIFTAPBADDR( 32'h00004144 )
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_DISABLE 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG17_T_VRCG_DISABLE 7
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG17_T_VRCG_DISABLE 0
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG17_T_VRCG_DISABLE 7'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_ENABLE 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG17_T_VRCG_ENABLE 8
`define UMCTL2_REG_FREQ3_OFFSET_DRAMTMG17_T_VRCG_ENABLE 16
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG17_T_VRCG_ENABLE 8'h0
`define UMCTL2_REG_FREQ3_MSK_DRAMTMG17 ( `UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_DISABLE | `UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_ENABLE )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_DISABLE `endif `ifdef UMCTL2_HWFFC_EN | `UMCTL2_REG_FREQ3_MSK_DRAMTMG17_T_VRCG_ENABLE `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DRAMTMG17 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DRAMTMG17 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DRAMTMG17 ( 32'h0 `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17_T_VRCG_DISABLE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG17_T_VRCG_DISABLE) `endif `ifdef UMCTL2_HWFFC_EN | ((`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17_T_VRCG_ENABLE) << `UMCTL2_REG_FREQ3_OFFSET_DRAMTMG17_T_VRCG_ENABLE) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DRAMTMG17 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DRAMTMG17 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DRAMTMG17 24
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HET_RANK_RFC
// Register RFSHTMG_HET 
`define UMCTL2_REG_FREQ3_RFSHTMG_HET_ADDR `SHIFTAPBADDR( 32'h00004150 )
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_HET_T_RFC_MIN_HET 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_HET_T_RFC_MIN_HET 10
`define UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET 0
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET_T_RFC_MIN_HET 10'h8c
`define UMCTL2_REG_FREQ3_MSK_RFSHTMG_HET `UMCTL2_REG_FREQ3_MSK_RFSHTMG_HET_T_RFC_MIN_HET
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RFSHTMG_HET ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_RFSHTMG_HET_T_RFC_MIN_HET  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RFSHTMG_HET ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RFSHTMG_HET ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET_T_RFC_MIN_HET) << `UMCTL2_REG_FREQ3_OFFSET_RFSHTMG_HET_T_RFC_MIN_HET)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RFSHTMG_HET ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RFSHTMG_HET & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RFSHTMG_HET 10
`endif //UMCTL2_HET_RANK_RFC

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG0 
`define UMCTL2_REG_FREQ3_MRAMTMG0_ADDR `SHIFTAPBADDR( 32'h00004170 )
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_RAS_MIN_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG0_T_RAS_MIN_MRAM 7
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM 0
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG0_T_RAS_MIN_MRAM 7'hf
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_FAW_MRAM 32'b00000000111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG0_T_FAW_MRAM 8
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG0_T_FAW_MRAM 16
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG0_T_FAW_MRAM 8'h10
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG0 ( `UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_RAS_MIN_MRAM | `UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_FAW_MRAM )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_RAS_MIN_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG0_T_FAW_MRAM `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_MRAMTMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_MRAMTMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG0 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0_T_RAS_MIN_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG0_T_RAS_MIN_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0_T_FAW_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG0_T_FAW_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_MRAMTMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0)) : ({^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG0 24
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG1 
`define UMCTL2_REG_FREQ3_MRAMTMG1_ADDR `SHIFTAPBADDR( 32'h00004174 )
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG1_T_RC_MRAM 32'b00000000000000000000000011111111
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG1_T_RC_MRAM 8
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG1_T_RC_MRAM 0
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG1_T_RC_MRAM 8'h14
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG1 `UMCTL2_REG_FREQ3_MSK_MRAMTMG1_T_RC_MRAM
`define UMCTL2_REG_FREQ3_RWONLY_MSK_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG1_T_RC_MRAM `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_MRAMTMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_MRAMTMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG1 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1_T_RC_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG1_T_RC_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_MRAMTMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1)) : ({^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG1 8
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG4 
`define UMCTL2_REG_FREQ3_MRAMTMG4_ADDR `SHIFTAPBADDR( 32'h00004178 )
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RP_MRAM 32'b00000000000000000000000001111111
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG4_T_RP_MRAM 7
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RP_MRAM 0
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RP_MRAM 7'h5
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RRD_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG4_T_RRD_MRAM 6
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RRD_MRAM 8
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RRD_MRAM 6'h4
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RCD_MRAM 32'b01111111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG4_T_RCD_MRAM 7
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RCD_MRAM 24
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RCD_MRAM 7'h5
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG4 ( `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RP_MRAM | `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RRD_MRAM | `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RCD_MRAM )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RP_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RRD_MRAM `endif `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG4_T_RCD_MRAM `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_MRAMTMG4 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_MRAMTMG4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG4 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RP_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RP_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RRD_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RRD_MRAM) `endif `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4_T_RCD_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG4_T_RCD_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_MRAMTMG4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4)) : ({^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG4 31
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef UMCTL2_DDR4_MRAM_EN
// Register MRAMTMG9 
`define UMCTL2_REG_FREQ3_MRAMTMG9_ADDR `SHIFTAPBADDR( 32'h0000417c )
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG9_T_RRD_S_MRAM 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG9_T_RRD_S_MRAM 6
`define UMCTL2_REG_FREQ3_OFFSET_MRAMTMG9_T_RRD_S_MRAM 8
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG9_T_RRD_S_MRAM 6'h4
`define UMCTL2_REG_FREQ3_MSK_MRAMTMG9 `UMCTL2_REG_FREQ3_MSK_MRAMTMG9_T_RRD_S_MRAM
`define UMCTL2_REG_FREQ3_RWONLY_MSK_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | `UMCTL2_REG_FREQ3_MSK_MRAMTMG9_T_RRD_S_MRAM `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_MRAMTMG9 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_MRAMTMG9 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_MRAMTMG9 ( 32'h0 `ifdef UMCTL2_DDR4_MRAM_EN | ((`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9_T_RRD_S_MRAM) << `UMCTL2_REG_FREQ3_OFFSET_MRAMTMG9_T_RRD_S_MRAM) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_MRAMTMG9 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9)) : ({^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_MRAMTMG9 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_MRAMTMG9 14
`endif //UMCTL2_DDR4_MRAM_EN

`ifdef MEMC_DDR3_OR_4_OR_LPDDR2
// Register ZQCTL0 
`define UMCTL2_REG_FREQ3_ZQCTL0_ADDR `SHIFTAPBADDR( 32'h00004180 )
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_SHORT_NOP 32'b00000000000000000000001111111111
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_T_ZQ_SHORT_NOP 10
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP 0
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_T_ZQ_SHORT_NOP 10'h40
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_LONG_NOP 32'b00000111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_T_ZQ_LONG_NOP 11
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_T_ZQ_LONG_NOP 16
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_T_ZQ_LONG_NOP 11'h200
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_MPSMX_ZQCL 32'b00010000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_DIS_MPSMX_ZQCL 1
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL 28
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_MPSMX_ZQCL 1'h0
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_ZQ_RESISTOR_SHARED 32'b00100000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_ZQ_RESISTOR_SHARED 1
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED 29
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED 1'h0
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_SRX_ZQCL 32'b01000000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_DIS_SRX_ZQCL 1
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_SRX_ZQCL 30
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_SRX_ZQCL 1'h0
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_AUTO_ZQ 32'b10000000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0_DIS_AUTO_ZQ 1
`define UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_AUTO_ZQ 31
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_AUTO_ZQ 1'h0
`define UMCTL2_REG_FREQ3_MSK_ZQCTL0 ( `UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_SHORT_NOP | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_LONG_NOP | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_MPSMX_ZQCL | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_SRX_ZQCL | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_AUTO_ZQ )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_SHORT_NOP `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_T_ZQ_LONG_NOP `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_MPSMX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_ZQ_RESISTOR_SHARED `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_SRX_ZQCL `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | `UMCTL2_REG_FREQ3_MSK_ZQCTL0_DIS_AUTO_ZQ `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_ZQCTL0 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_ZQCTL0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_ZQCTL0 ( 32'h0 `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_T_ZQ_SHORT_NOP) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_T_ZQ_SHORT_NOP) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_T_ZQ_LONG_NOP) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_T_ZQ_LONG_NOP) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_MPSMX_ZQCL) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_SRX_ZQCL) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_SRX_ZQCL) `endif `ifdef MEMC_DDR3_OR_4_OR_LPDDR2 | ((`UMCTL2_REG_FREQ3_DFLT_ZQCTL0_DIS_AUTO_ZQ) << `UMCTL2_REG_FREQ3_OFFSET_ZQCTL0_DIS_AUTO_ZQ) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_ZQCTL0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_ZQCTL0)) : ({^(`UMCTL2_REG_FREQ3_DFLT_ZQCTL0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_ZQCTL0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_ZQCTL0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_ZQCTL0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_ZQCTL0 32
`endif //MEMC_DDR3_OR_4_OR_LPDDR2

// Register DFITMG0 
`define UMCTL2_REG_FREQ3_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00004190 )
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_TPHY_WRLAT 6
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_TPHY_WRLAT 6'h2
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 32'b00000000000000001000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 15
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 32'b00000000100000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 23
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK 1'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define UMCTL2_REG_FREQ3_MSK_DFITMG0 ( `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRDATA | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_RDDATA_EN | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DFITMG0 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRLAT | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_TPHY_WRDATA `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_RDDATA_EN `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK `endif | `UMCTL2_REG_FREQ3_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DFITMG0 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_TPHY_WRDATA) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_T_RDDATA_EN) `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK) `endif | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DFITMG0 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DFITMG0)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DFITMG0 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG0 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG0 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG0 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DFITMG0 29

// Register DFITMG1 
`define UMCTL2_REG_FREQ3_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00004194 )
`define UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG1 ( `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_PARIN_LAT | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_CMD_LAT )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DFITMG1 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_WRDATA_DELAY `ifdef MEMC_DDR3 | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_PARIN_LAT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_DFITMG1_DFI_T_CMD_LAT `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DFITMG1 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY) `ifdef MEMC_DDR3 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_PARIN_LAT) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_PARIN_LAT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG1_DFI_T_CMD_LAT) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG1_DFI_T_CMD_LAT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DFITMG1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DFITMG1)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DFITMG1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DFITMG1 32

`ifdef UMCTL2_DFI_DATA_CS_EN
// Register DFITMG2 
`define UMCTL2_REG_FREQ3_DFITMG2_ADDR `SHIFTAPBADDR( 32'h000041b4 )
`define UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000000111111
`define UMCTL2_REG_FREQ3_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 6
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define UMCTL2_REG_FREQ3_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 6'h2
`define UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define UMCTL2_REG_FREQ3_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define UMCTL2_REG_FREQ3_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define UMCTL2_REG_FREQ3_MSK_DFITMG2 ( `UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_RDCSLAT )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DFITMG2 ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `UMCTL2_REG_FREQ3_MSK_DFITMG2_DFI_TPHY_RDCSLAT  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DFITMG2 ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DFITMG2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DFITMG2)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DFITMG2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DFITMG2 15
`endif //UMCTL2_DFI_DATA_CS_EN

`ifdef MEMC_DDR4
`ifndef MEMC_CMD_RTN2IDLE
`ifdef MEMC_FREQ_RATIO_2
// Register DFITMG3 
`define UMCTL2_REG_FREQ3_DFITMG3_ADDR `SHIFTAPBADDR( 32'h000041b8 )
`define UMCTL2_REG_FREQ3_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY 32'b00000000000000000000000000011111
`define UMCTL2_REG_FREQ3_SIZE_DFITMG3_DFI_T_GEARDOWN_DELAY 5
`define UMCTL2_REG_FREQ3_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY 0
`define UMCTL2_REG_FREQ3_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY 5'h0
`define UMCTL2_REG_FREQ3_MSK_DFITMG3 `UMCTL2_REG_FREQ3_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY
`define UMCTL2_REG_FREQ3_RWONLY_MSK_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | `UMCTL2_REG_FREQ3_MSK_DFITMG3_DFI_T_GEARDOWN_DELAY `endif `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_DFITMG3 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_DFITMG3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_DFITMG3 ( 32'h0 `ifdef MEMC_DDR4 `ifndef MEMC_CMD_RTN2IDLE `ifdef MEMC_FREQ_RATIO_2 | ((`UMCTL2_REG_FREQ3_DFLT_DFITMG3_DFI_T_GEARDOWN_DELAY) << `UMCTL2_REG_FREQ3_OFFSET_DFITMG3_DFI_T_GEARDOWN_DELAY) `endif `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_DFITMG3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_DFITMG3)) : ({^(`UMCTL2_REG_FREQ3_DFLT_DFITMG3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_DFITMG3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_DFITMG3 5
`endif //MEMC_FREQ_RATIO_2
`endif //MEMC_CMD_RTN2IDLE
`endif //MEMC_DDR4

// Register ODTCFG 
`define UMCTL2_REG_FREQ3_ODTCFG_ADDR `SHIFTAPBADDR( 32'h00004240 )
`define UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_DELAY 32'b00000000000000000000000001111100
`define UMCTL2_REG_FREQ3_SIZE_ODTCFG_RD_ODT_DELAY 5
`define UMCTL2_REG_FREQ3_OFFSET_ODTCFG_RD_ODT_DELAY 2
`define UMCTL2_REG_FREQ3_DFLT_ODTCFG_RD_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_HOLD 32'b00000000000000000000111100000000
`define UMCTL2_REG_FREQ3_SIZE_ODTCFG_RD_ODT_HOLD 4
`define UMCTL2_REG_FREQ3_OFFSET_ODTCFG_RD_ODT_HOLD 8
`define UMCTL2_REG_FREQ3_DFLT_ODTCFG_RD_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_DELAY 32'b00000000000111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ODTCFG_WR_ODT_DELAY 5
`define UMCTL2_REG_FREQ3_OFFSET_ODTCFG_WR_ODT_DELAY 16
`define UMCTL2_REG_FREQ3_DFLT_ODTCFG_WR_ODT_DELAY 5'h0
`define UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_HOLD 32'b00001111000000000000000000000000
`define UMCTL2_REG_FREQ3_SIZE_ODTCFG_WR_ODT_HOLD 4
`define UMCTL2_REG_FREQ3_OFFSET_ODTCFG_WR_ODT_HOLD 24
`define UMCTL2_REG_FREQ3_DFLT_ODTCFG_WR_ODT_HOLD 4'h4
`define UMCTL2_REG_FREQ3_MSK_ODTCFG ( `UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_HOLD )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_ODTCFG ( 32'h0 | `UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_DELAY | `UMCTL2_REG_FREQ3_MSK_ODTCFG_RD_ODT_HOLD | `UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_DELAY | `UMCTL2_REG_FREQ3_MSK_ODTCFG_WR_ODT_HOLD  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_ODTCFG ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_ODTCFG ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_ODTCFG ( 32'h0 | ((`UMCTL2_REG_FREQ3_DFLT_ODTCFG_RD_ODT_DELAY) << `UMCTL2_REG_FREQ3_OFFSET_ODTCFG_RD_ODT_DELAY) | ((`UMCTL2_REG_FREQ3_DFLT_ODTCFG_RD_ODT_HOLD) << `UMCTL2_REG_FREQ3_OFFSET_ODTCFG_RD_ODT_HOLD) | ((`UMCTL2_REG_FREQ3_DFLT_ODTCFG_WR_ODT_DELAY) << `UMCTL2_REG_FREQ3_OFFSET_ODTCFG_WR_ODT_DELAY) | ((`UMCTL2_REG_FREQ3_DFLT_ODTCFG_WR_ODT_HOLD) << `UMCTL2_REG_FREQ3_OFFSET_ODTCFG_WR_ODT_HOLD)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_ODTCFG ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_ODTCFG)) : ({^(`UMCTL2_REG_FREQ3_DFLT_ODTCFG & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_ODTCFG & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_ODTCFG & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_ODTCFG & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_ODTCFG 28

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT1 
`define UMCTL2_REG_FREQ3_RCDINIT1_ADDR `SHIFTAPBADDR( 32'h000043d0 )
`define UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_1 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT1_CTRL_WORD_1 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT1_CTRL_WORD_1 0
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT1_CTRL_WORD_1 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_2 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT1_CTRL_WORD_2 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT1_CTRL_WORD_2 16
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT1_CTRL_WORD_2 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT1 ( `UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_1 | `UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_2 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_1 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT1_CTRL_WORD_2 `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RCDINIT1 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RCDINIT1 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT1 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT1_CTRL_WORD_1) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT1_CTRL_WORD_1) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT1_CTRL_WORD_2) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT1_CTRL_WORD_2) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RCDINIT1 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT1)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT1 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT1 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT1 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT1 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT1 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT2 
`define UMCTL2_REG_FREQ3_RCDINIT2_ADDR `SHIFTAPBADDR( 32'h000043d4 )
`define UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_3 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT2_CTRL_WORD_3 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT2_CTRL_WORD_3 0
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT2_CTRL_WORD_3 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_4 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT2_CTRL_WORD_4 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT2_CTRL_WORD_4 16
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT2_CTRL_WORD_4 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT2 ( `UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_3 | `UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_4 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_3 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT2_CTRL_WORD_4 `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RCDINIT2 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RCDINIT2 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT2 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT2_CTRL_WORD_3) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT2_CTRL_WORD_3) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT2_CTRL_WORD_4) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT2_CTRL_WORD_4) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RCDINIT2 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT2)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT2 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT2 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT2 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT2 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT2 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT3 
`define UMCTL2_REG_FREQ3_RCDINIT3_ADDR `SHIFTAPBADDR( 32'h000043d8 )
`define UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_5 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT3_CTRL_WORD_5 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT3_CTRL_WORD_5 0
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT3_CTRL_WORD_5 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_6 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT3_CTRL_WORD_6 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT3_CTRL_WORD_6 16
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT3_CTRL_WORD_6 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT3 ( `UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_5 | `UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_6 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_5 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT3_CTRL_WORD_6 `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RCDINIT3 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RCDINIT3 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT3 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT3_CTRL_WORD_5) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT3_CTRL_WORD_5) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT3_CTRL_WORD_6) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT3_CTRL_WORD_6) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RCDINIT3 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT3)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT3 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT3 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT3 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT3 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT3 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`ifdef UMCTL2_HWFFC_EN
`ifdef MEMC_DDR4
// Register RCDINIT4 
`define UMCTL2_REG_FREQ3_RCDINIT4_ADDR `SHIFTAPBADDR( 32'h000043dc )
`define UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_7 32'b00000000000000000001111111111111
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT4_CTRL_WORD_7 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT4_CTRL_WORD_7 0
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT4_CTRL_WORD_7 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_8 32'b00011111111111110000000000000000
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT4_CTRL_WORD_8 13
`define UMCTL2_REG_FREQ3_OFFSET_RCDINIT4_CTRL_WORD_8 16
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT4_CTRL_WORD_8 13'h0
`define UMCTL2_REG_FREQ3_MSK_RCDINIT4 ( `UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_7 | `UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_8 )
`define UMCTL2_REG_FREQ3_RWONLY_MSK_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_7 `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | `UMCTL2_REG_FREQ3_MSK_RCDINIT4_CTRL_WORD_8 `endif `endif  )
`define UMCTL2_REG_FREQ3_ONEBITRO_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_COMPANION_MSK_RCDINIT4 ( 32'b0  )
`define UMCTL2_REG_FREQ3_ONETOSET_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_ONETOCLR_MSK_RCDINIT4 ( 32'h0  )
`define UMCTL2_REG_FREQ3_DFLT_RCDINIT4 ( 32'h0 `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT4_CTRL_WORD_7) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT4_CTRL_WORD_7) `endif `endif `ifdef UMCTL2_HWFFC_EN `ifdef MEMC_DDR4 | ((`UMCTL2_REG_FREQ3_DFLT_RCDINIT4_CTRL_WORD_8) << `UMCTL2_REG_FREQ3_OFFSET_RCDINIT4_CTRL_WORD_8) `endif `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_FREQ3_DFLT_REGPAR_RCDINIT4 ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT4)) : ({^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT4 & 32'hFF000000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT4 & 32'h00FF0000), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT4 & 32'hFF00FF00), ^(`UMCTL2_REG_FREQ3_DFLT_RCDINIT4 & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_FREQ3_SIZE_RCDINIT4 29
`endif //MEMC_DDR4
`endif //UMCTL2_HWFFC_EN

`endif //UMCTL2_FREQUENCY_NUM_GT_3

`ifdef UMCTL2_HET_RANK

`ifdef MEMC_NUM_RANKS_4
// Register ADDRMAP0_ALT 
`define UMCTL2_REG_ADDRMAP0_ALT_ADDR `SHIFTAPBADDR( 32'h000023f8 )
`define UMCTL2_REG_MSK_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP0_ALT `UMCTL2_REG_MSK_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP0_ALT ( 32'h0 `ifdef MEMC_NUM_RANKS_4 | `UMCTL2_REG_MSK_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP0_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP0_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP0_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP0_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP0_ALT ( 32'h0 `ifdef MEMC_NUM_RANKS_4 | ((`UMCTL2_REG_DFLT_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP0_ALT_ADDRMAP_CS_BIT0_ALT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP0_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP0_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP0_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP0_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP0_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP0_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP0_ALT 5
`endif //MEMC_NUM_RANKS_4

// Register ADDRMAP1_ALT 
`define UMCTL2_REG_ADDRMAP1_ALT_ADDR `SHIFTAPBADDR( 32'h000023fc )
`define UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT 32'b00000000001111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT 6
`define UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT 6'h0
`define UMCTL2_REG_MSK_ADDRMAP1_ALT ( `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT | `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP1_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT | `UMCTL2_REG_MSK_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP1_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP1_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP1_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP1_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP1_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B0_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B1_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP1_ALT_ADDRMAP_BANK_B2_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP1_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP1_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP1_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP1_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP1_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP1_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP1_ALT 22

// Register ADDRMAP2_ALT 
`define UMCTL2_REG_ADDRMAP2_ALT_ADDR `SHIFTAPBADDR( 32'h00002400 )
`define UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP2_ALT ( `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP2_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT | `UMCTL2_REG_MSK_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP2_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP2_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP2_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP2_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP2_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B2_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B3_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B4_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP2_ALT_ADDRMAP_COL_B5_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP2_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP2_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP2_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP2_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP2_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP2_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP2_ALT 28

// Register ADDRMAP3_ALT 
`define UMCTL2_REG_ADDRMAP3_ALT_ADDR `SHIFTAPBADDR( 32'h00002404 )
`define UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT 32'b00011111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP3_ALT ( `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP3_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT | `UMCTL2_REG_MSK_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP3_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP3_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP3_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP3_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP3_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B6_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B7_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B8_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP3_ALT_ADDRMAP_COL_B9_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP3_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP3_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP3_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP3_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP3_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP3_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP3_ALT 29

// Register ADDRMAP4_ALT 
`define UMCTL2_REG_ADDRMAP4_ALT_ADDR `SHIFTAPBADDR( 32'h00002408 )
`define UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT 32'b00000000000000000000000000011111
`define UMCTL2_REG_SIZE_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP4_ALT ( `UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT | `UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP4_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT | `UMCTL2_REG_MSK_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP4_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP4_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP4_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP4_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP4_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP4_ALT_ADDRMAP_COL_B10_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP4_ALT_ADDRMAP_COL_B11_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP4_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP4_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP4_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP4_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP4_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP4_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP4_ALT 13

// Register ADDRMAP5_ALT 
`define UMCTL2_REG_ADDRMAP5_ALT_ADDR `SHIFTAPBADDR( 32'h0000240c )
`define UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP5_ALT ( `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP5_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT | `UMCTL2_REG_MSK_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP5_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP5_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP5_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP5_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP5_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B0_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B1_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B2_10_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP5_ALT_ADDRMAP_ROW_B11_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP5_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP5_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP5_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP5_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP5_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP5_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP5_ALT 28

// Register ADDRMAP6_ALT 
`define UMCTL2_REG_ADDRMAP6_ALT_ADDR `SHIFTAPBADDR( 32'h00002410 )
`define UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP6_ALT ( `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP6_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT | `UMCTL2_REG_MSK_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP6_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP6_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP6_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP6_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP6_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B12_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B13_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B14_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP6_ALT_ADDRMAP_ROW_B15_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP6_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP6_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP6_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP6_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP6_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP6_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP6_ALT 28

`ifdef MEMC_DDR4
// Register ADDRMAP7_ALT 
`define UMCTL2_REG_ADDRMAP7_ALT_ADDR `SHIFTAPBADDR( 32'h00002414 )
`define UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP7_ALT ( `UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT | `UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP7_ALT ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP7_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP7_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP7_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP7_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP7_ALT ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP7_ALT_ADDRMAP_ROW_B16_ALT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP7_ALT_ADDRMAP_ROW_B17_ALT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP7_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP7_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP7_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP7_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP7_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP7_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP7_ALT 12
`endif //MEMC_DDR4

`ifdef MEMC_DDR4
// Register ADDRMAP8_ALT 
`define UMCTL2_REG_ADDRMAP8_ALT_ADDR `SHIFTAPBADDR( 32'h00002418 )
`define UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT 32'b00000000000000000000000000111111
`define UMCTL2_REG_SIZE_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT 6
`define UMCTL2_REG_OFFSET_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT 6'h0
`define UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT 32'b00000000000000000011111100000000
`define UMCTL2_REG_SIZE_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT 6
`define UMCTL2_REG_OFFSET_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT 6'h0
`define UMCTL2_REG_MSK_ADDRMAP8_ALT ( `UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP8_ALT ( 32'h0 `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT `endif `ifdef MEMC_DDR4 | `UMCTL2_REG_MSK_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP8_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP8_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP8_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP8_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP8_ALT ( 32'h0 `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP8_ALT_ADDRMAP_BG_B0_ALT) `endif `ifdef MEMC_DDR4 | ((`UMCTL2_REG_DFLT_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP8_ALT_ADDRMAP_BG_B1_ALT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP8_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP8_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP8_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP8_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP8_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP8_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP8_ALT 14
`endif //MEMC_DDR4

// Register ADDRMAP9_ALT 
`define UMCTL2_REG_ADDRMAP9_ALT_ADDR `SHIFTAPBADDR( 32'h0000241c )
`define UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP9_ALT ( `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP9_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT | `UMCTL2_REG_MSK_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP9_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP9_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP9_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP9_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP9_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B2_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B3_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B4_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP9_ALT_ADDRMAP_ROW_B5_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP9_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP9_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP9_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP9_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP9_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP9_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP9_ALT 28

// Register ADDRMAP10_ALT 
`define UMCTL2_REG_ADDRMAP10_ALT_ADDR `SHIFTAPBADDR( 32'h00002420 )
`define UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT 32'b00000000000000000000111100000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT 32'b00000000000011110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT 32'b00001111000000000000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT 24
`define UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP10_ALT ( `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP10_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT | `UMCTL2_REG_MSK_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP10_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP10_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP10_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP10_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP10_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B6_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B7_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B8_ALT) | ((`UMCTL2_REG_DFLT_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP10_ALT_ADDRMAP_ROW_B9_ALT)  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP10_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP10_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP10_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP10_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP10_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP10_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP10_ALT 28

// Register ADDRMAP11_ALT 
`define UMCTL2_REG_ADDRMAP11_ALT_ADDR `SHIFTAPBADDR( 32'h00002424 )
`define UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT 32'b00000000000000000000000000001111
`define UMCTL2_REG_SIZE_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT 4
`define UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT 0
`define UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT 4'h0
`define UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT 32'b00000000000000000001111100000000
`define UMCTL2_REG_SIZE_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT 8
`define UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT 32'b00000000000111110000000000000000
`define UMCTL2_REG_SIZE_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT 5
`define UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT 16
`define UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT 5'h0
`define UMCTL2_REG_MSK_ADDRMAP11_ALT ( `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT | `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT | `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT )
`define UMCTL2_REG_RWONLY_MSK_ADDRMAP11_ALT ( 32'h0 | `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT `ifdef UMCTL2_CID_WIDTH_GT_0 | `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT `endif `ifdef UMCTL2_CID_WIDTH_GT_1 | `UMCTL2_REG_MSK_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT `endif  )
`define UMCTL2_REG_ONEBITRO_MSK_ADDRMAP11_ALT ( 32'h0  )
`define UMCTL2_REG_COMPANION_MSK_ADDRMAP11_ALT ( 32'b0  )
`define UMCTL2_REG_ONETOSET_MSK_ADDRMAP11_ALT ( 32'h0  )
`define UMCTL2_REG_ONETOCLR_MSK_ADDRMAP11_ALT ( 32'h0  )
`define UMCTL2_REG_DFLT_ADDRMAP11_ALT ( 32'h0 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_ROW_B10_ALT) `ifdef UMCTL2_CID_WIDTH_GT_0 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_CID_B0_ALT) `endif `ifdef UMCTL2_CID_WIDTH_GT_1 | ((`UMCTL2_REG_DFLT_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT) << `UMCTL2_REG_OFFSET_ADDRMAP11_ALT_ADDRMAP_CID_B1_ALT) `endif  )
`ifdef UMCTL2_REGPAR_EN_1
`define UMCTL2_REG_DFLT_REGPAR_ADDRMAP11_ALT ( (`UMCTL2_REGPAR_TYPE == 0) ? (^(`UMCTL2_REG_DFLT_ADDRMAP11_ALT)) : ({^(`UMCTL2_REG_DFLT_ADDRMAP11_ALT & 32'hFF000000), ^(`UMCTL2_REG_DFLT_ADDRMAP11_ALT & 32'h00FF0000), ^(`UMCTL2_REG_DFLT_ADDRMAP11_ALT & 32'hFF00FF00), ^(`UMCTL2_REG_DFLT_ADDRMAP11_ALT & 32'hFF0000FF)}) )
`endif
`define UMCTL2_REG_SIZE_ADDRMAP11_ALT 21

`endif //UMCTL2_HET_RANK

// Total number of registers/register fields
`define UMCTL2_REG_N_REGS 1068
`define UMCTL2_REG_RW_REGS 988
`define UMCTL2_REG_DYN_REG_FIELDS 633
`define UMCTL2_REG_DYN_REG_BITFIELDS 378
`define UMCTL2_REG_DYN_REG_FIELDS_LEN 1768
`define UMCTL2_REG_N_W1S_FIELDS 40
`define UMCTL2_REG_N_W1C_FIELDS 68
`define UMCTL2_REG_N_RO 80
`define UMCTL2_REG_N_RO_FIELDS 381
`define UMCTL2_REG_N_RO_BITFIELDS 292
`define UMCTL2_REG_N_RO_MULTIBITFIELDS 89
`define UMCTL2_REG_N_RO_MULTIBITFIELDS_LEN 966
`define UMCTL2_REG_N_QUASI_DYN_STAT_REG 852
`define UMCTL2_REG_N_QUASI_DYN 1332
`define UMCTL2_REG_N_QUASI_DYN_LEN 8088
`define UMCTL2_REG_N_STATIC 961
`define UMCTL2_REG_N_STATIC_LEN 5028
`define UMCTL2_REG_DYN_REGS 124
`define UMCTL2_REG_DYN_REGS_CCLK 107
`define UMCTL2_REG_DYN_REGS_ACLK 16
`define UMCTL2_REG_DYN_REGS_ACLK_UNIQUE 1
`define UMCTL2_REG_DYN_REGS_PCLK 1

`define UMCTL2_REG_RO_BITFIELDS_CCLK 161
`define UMCTL2_REG_UMCTL2_MP 665
`define UMCTL2_REG_UMCTL2_REGS 193
`define UMCTL2_REG_UMCTL2_REGS_DCH1 63
`define UMCTL2_REG_UMCTL2_REGS_FREQ1 45
`define UMCTL2_REG_UMCTL2_REGS_FREQ2 45
`define UMCTL2_REG_UMCTL2_REGS_FREQ3 45
`define UMCTL2_REG_UMCTL2_REGS_ADDRMAP_ALT 12
`define UMCTL2_REG_UMCTL2_MAX_ADDR 32'h000043dc

`define UMCTL2_REG_REG_WIDTH 32
`endif // __GUARD__DWC_DDR_UMCTL2_APB_DEFINES__SVH__

