-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TopPL_SystemControl is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    ITER : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ConvArray : IN STD_LOGIC_VECTOR (63 downto 0);
    syscontrol_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    syscontrol_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_0_full_n : IN STD_LOGIC;
    syscontrol_0_write : OUT STD_LOGIC;
    syscontrol_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    syscontrol_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_1_full_n : IN STD_LOGIC;
    syscontrol_1_write : OUT STD_LOGIC;
    syscontrol_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    syscontrol_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    syscontrol_2_full_n : IN STD_LOGIC;
    syscontrol_2_write : OUT STD_LOGIC;
    convSet_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    convSet_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    convSet_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    convSet_0_empty_n : IN STD_LOGIC;
    convSet_0_read : OUT STD_LOGIC;
    convSet_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    convSet_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    convSet_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    convSet_1_empty_n : IN STD_LOGIC;
    convSet_1_read : OUT STD_LOGIC );
end;


architecture behav of TopPL_SystemControl is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (77 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (77 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (77 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (77 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (77 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (77 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (77 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (77 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (77 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (77 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (77 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (77 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_358637BD : STD_LOGIC_VECTOR (31 downto 0) := "00110101100001100011011110111101";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem3_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal gmem3_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal gmem3_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal add_ln313_fu_201_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln313_reg_368 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem3_addr_reg_375 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln314_2_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done : STD_LOGIC;
    signal icmp_ln314_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_394 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln39_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln39_reg_404 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal or_ln314_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln314_reg_409 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_idle : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_idle : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out_ap_vld : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_idle : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_idle : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write : STD_LOGIC;
    signal grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal sext_ln311_fu_234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln311_fu_259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_fu_96 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal grp_fu_171_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_207_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln311_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln311_fu_219_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_224_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln304_fu_244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_272_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln314_fu_282_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_171_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln314_1_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln314_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal printdouble_ln39_fu_330_ap_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (77 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TopPL_SystemControl_Pipeline_VITIS_LOOP_295_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        syscontrol_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_full_n : IN STD_LOGIC;
        syscontrol_1_write : OUT STD_LOGIC;
        syscontrol_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_full_n : IN STD_LOGIC;
        syscontrol_0_write : OUT STD_LOGIC;
        syscontrol_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_full_n : IN STD_LOGIC;
        syscontrol_2_write : OUT STD_LOGIC );
    end component;


    component TopPL_SystemControl_Pipeline_VITIS_LOOP_304_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        convSet_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convSet_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convSet_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convSet_0_empty_n : IN STD_LOGIC;
        convSet_0_read : OUT STD_LOGIC;
        convSet_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        convSet_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        convSet_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        convSet_1_empty_n : IN STD_LOGIC;
        convSet_1_read : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component TopPL_SystemControl_Pipeline_VITIS_LOOP_321_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        syscontrol_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_full_n : IN STD_LOGIC;
        syscontrol_1_write : OUT STD_LOGIC;
        syscontrol_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_full_n : IN STD_LOGIC;
        syscontrol_0_write : OUT STD_LOGIC;
        syscontrol_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_full_n : IN STD_LOGIC;
        syscontrol_2_write : OUT STD_LOGIC );
    end component;


    component TopPL_SystemControl_Pipeline_VITIS_LOOP_315_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        syscontrol_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_1_full_n : IN STD_LOGIC;
        syscontrol_1_write : OUT STD_LOGIC;
        syscontrol_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_0_full_n : IN STD_LOGIC;
        syscontrol_0_write : OUT STD_LOGIC;
        syscontrol_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        syscontrol_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        syscontrol_2_full_n : IN STD_LOGIC;
        syscontrol_2_write : OUT STD_LOGIC );
    end component;


    component TopPL_fpext_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TopPL_fcmp_32ns_32ns_1_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component TopPL_printdouble IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        fmt : IN STD_LOGIC_VECTOR (31 downto 0);
        v : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132 : component TopPL_SystemControl_Pipeline_VITIS_LOOP_295_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start,
        ap_done => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done,
        ap_idle => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_idle,
        ap_ready => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready,
        syscontrol_1_din => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din,
        syscontrol_1_num_data_valid => ap_const_lv3_0,
        syscontrol_1_fifo_cap => ap_const_lv3_0,
        syscontrol_1_full_n => syscontrol_1_full_n,
        syscontrol_1_write => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write,
        syscontrol_0_din => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din,
        syscontrol_0_num_data_valid => ap_const_lv3_0,
        syscontrol_0_fifo_cap => ap_const_lv3_0,
        syscontrol_0_full_n => syscontrol_0_full_n,
        syscontrol_0_write => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write,
        syscontrol_2_din => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din,
        syscontrol_2_num_data_valid => ap_const_lv3_0,
        syscontrol_2_fifo_cap => ap_const_lv3_0,
        syscontrol_2_full_n => syscontrol_2_full_n,
        syscontrol_2_write => grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write);

    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142 : component TopPL_SystemControl_Pipeline_VITIS_LOOP_304_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start,
        ap_done => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done,
        ap_idle => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_idle,
        ap_ready => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready,
        convSet_0_dout => convSet_0_dout,
        convSet_0_num_data_valid => ap_const_lv3_0,
        convSet_0_fifo_cap => ap_const_lv3_0,
        convSet_0_empty_n => convSet_0_empty_n,
        convSet_0_read => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read,
        convSet_1_dout => convSet_1_dout,
        convSet_1_num_data_valid => ap_const_lv3_0,
        convSet_1_fifo_cap => ap_const_lv3_0,
        convSet_1_empty_n => convSet_1_empty_n,
        convSet_1_read => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read,
        p_out => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out,
        p_out_ap_vld => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out_ap_vld);

    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151 : component TopPL_SystemControl_Pipeline_VITIS_LOOP_321_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start,
        ap_done => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done,
        ap_idle => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_idle,
        ap_ready => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready,
        syscontrol_1_din => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din,
        syscontrol_1_num_data_valid => ap_const_lv3_0,
        syscontrol_1_fifo_cap => ap_const_lv3_0,
        syscontrol_1_full_n => syscontrol_1_full_n,
        syscontrol_1_write => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write,
        syscontrol_0_din => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din,
        syscontrol_0_num_data_valid => ap_const_lv3_0,
        syscontrol_0_fifo_cap => ap_const_lv3_0,
        syscontrol_0_full_n => syscontrol_0_full_n,
        syscontrol_0_write => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write,
        syscontrol_2_din => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din,
        syscontrol_2_num_data_valid => ap_const_lv3_0,
        syscontrol_2_fifo_cap => ap_const_lv3_0,
        syscontrol_2_full_n => syscontrol_2_full_n,
        syscontrol_2_write => grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write);

    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161 : component TopPL_SystemControl_Pipeline_VITIS_LOOP_315_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start,
        ap_done => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done,
        ap_idle => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_idle,
        ap_ready => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready,
        syscontrol_1_din => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din,
        syscontrol_1_num_data_valid => ap_const_lv3_0,
        syscontrol_1_fifo_cap => ap_const_lv3_0,
        syscontrol_1_full_n => syscontrol_1_full_n,
        syscontrol_1_write => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write,
        syscontrol_0_din => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din,
        syscontrol_0_num_data_valid => ap_const_lv3_0,
        syscontrol_0_fifo_cap => ap_const_lv3_0,
        syscontrol_0_full_n => syscontrol_0_full_n,
        syscontrol_0_write => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write,
        syscontrol_2_din => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din,
        syscontrol_2_num_data_valid => ap_const_lv3_0,
        syscontrol_2_fifo_cap => ap_const_lv3_0,
        syscontrol_2_full_n => syscontrol_2_full_n,
        syscontrol_2_write => grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write);

    fpext_32ns_64_1_no_dsp_1_U19 : component TopPL_fpext_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_171_p0,
        dout => grp_fu_171_p1);

    fcmp_32ns_32ns_1_1_no_dsp_1_U20 : component TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out,
        din1 => ap_const_lv32_358637BD,
        opcode => ap_const_lv5_4,
        dout => tmp_3_fu_174_p2);

    printdouble_U21 : component TopPL_printdouble
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_const_logic_0,
        fmt => ap_const_lv32_1,
        v => bitcast_ln39_reg_404,
        ap_ce => printdouble_ln39_fu_330_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if (((or_ln314_reg_409 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if (((or_ln314_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    iter_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iter_fu_96 <= ap_const_lv31_0;
            elsif (((or_ln314_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then 
                iter_fu_96 <= add_ln313_reg_368;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln313_reg_368 <= add_ln313_fu_201_p2;
                gmem3_addr_reg_375 <= sext_ln311_fu_234_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                bitcast_ln39_reg_404 <= bitcast_ln39_fu_306_p1;
                or_ln314_reg_409 <= or_ln314_fu_324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (m_axi_gmem3_WREADY = ap_const_logic_1))) then
                grp_fu_171_p0 <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out;
                icmp_ln314_1_reg_394 <= icmp_ln314_1_fu_292_p2;
                icmp_ln314_reg_389 <= icmp_ln314_fu_286_p2;
                tmp_3_reg_399 <= tmp_3_fu_174_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln314_2_reg_381 <= icmp_ln314_2_fu_247_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem3_AWREADY, m_axi_gmem3_WREADY, m_axi_gmem3_BVALID, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state76, ap_block_state1, ap_CS_fsm_state6, grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done, or_ln314_reg_409, grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (m_axi_gmem3_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (m_axi_gmem3_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((or_ln314_reg_409 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                elsif (((or_ln314_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                if (((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln311_fu_219_p2 <= std_logic_vector(unsigned(zext_ln311_fu_215_p1) + unsigned(ConvArray));
    add_ln313_fu_201_p2 <= std_logic_vector(unsigned(iter_fu_96) + unsigned(ap_const_lv31_1));
    and_ln314_fu_314_p2 <= (tmp_3_reg_399 and or_ln314_1_fu_310_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done)
    begin
        if ((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done)
    begin
        if ((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(m_axi_gmem3_BVALID)
    begin
        if ((m_axi_gmem3_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state77_blk_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done)
    begin
        if ((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state78_blk_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done)
    begin
        if ((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(m_axi_gmem3_AWREADY)
    begin
        if ((m_axi_gmem3_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(m_axi_gmem3_WREADY)
    begin
        if ((m_axi_gmem3_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done, ap_CS_fsm_state78)
    begin
        if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    bitcast_ln311_fu_259_p1 <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out;
    bitcast_ln39_fu_306_p1 <= grp_fu_171_p1;

    convSet_0_read_assign_proc : process(ap_CS_fsm_state6, grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            convSet_0_read <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read;
        else 
            convSet_0_read <= ap_const_logic_0;
        end if; 
    end process;


    convSet_1_read_assign_proc : process(ap_CS_fsm_state6, grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            convSet_1_read <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read;
        else 
            convSet_1_read <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_blk_n_AW_assign_proc : process(m_axi_gmem3_AWREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            gmem3_blk_n_AW <= m_axi_gmem3_AWREADY;
        else 
            gmem3_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_blk_n_B_assign_proc : process(m_axi_gmem3_BVALID, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            gmem3_blk_n_B <= m_axi_gmem3_BVALID;
        else 
            gmem3_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_blk_n_W_assign_proc : process(m_axi_gmem3_WREADY, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gmem3_blk_n_W <= m_axi_gmem3_WREADY;
        else 
            gmem3_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg;
    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg;
    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg;
    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg;
    icmp_ln314_1_fu_292_p2 <= "1" when (trunc_ln314_fu_282_p1 = ap_const_lv23_0) else "0";
    icmp_ln314_2_fu_247_p2 <= "1" when (signed(zext_ln304_fu_244_p1) < signed(ITER)) else "0";
    icmp_ln314_fu_286_p2 <= "0" when (tmp_1_fu_272_p4 = ap_const_lv8_FF) else "1";

    internal_ap_ready_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done, ap_CS_fsm_state78)
    begin
        if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem3_ARADDR <= ap_const_lv64_0;
    m_axi_gmem3_ARBURST <= ap_const_lv2_0;
    m_axi_gmem3_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem3_ARID <= ap_const_lv1_0;
    m_axi_gmem3_ARLEN <= ap_const_lv32_0;
    m_axi_gmem3_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem3_ARPROT <= ap_const_lv3_0;
    m_axi_gmem3_ARQOS <= ap_const_lv4_0;
    m_axi_gmem3_ARREGION <= ap_const_lv4_0;
    m_axi_gmem3_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem3_ARUSER <= ap_const_lv1_0;
    m_axi_gmem3_ARVALID <= ap_const_logic_0;
    m_axi_gmem3_AWADDR <= gmem3_addr_reg_375;
    m_axi_gmem3_AWBURST <= ap_const_lv2_0;
    m_axi_gmem3_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem3_AWID <= ap_const_lv1_0;
    m_axi_gmem3_AWLEN <= ap_const_lv32_1;
    m_axi_gmem3_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem3_AWPROT <= ap_const_lv3_0;
    m_axi_gmem3_AWQOS <= ap_const_lv4_0;
    m_axi_gmem3_AWREGION <= ap_const_lv4_0;
    m_axi_gmem3_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem3_AWUSER <= ap_const_lv1_0;

    m_axi_gmem3_AWVALID_assign_proc : process(m_axi_gmem3_AWREADY, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (m_axi_gmem3_AWREADY = ap_const_logic_1))) then 
            m_axi_gmem3_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem3_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem3_BREADY_assign_proc : process(m_axi_gmem3_BVALID, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem3_BVALID = ap_const_logic_1))) then 
            m_axi_gmem3_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem3_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem3_RREADY <= ap_const_logic_0;
    m_axi_gmem3_WDATA <= bitcast_ln311_fu_259_p1;
    m_axi_gmem3_WID <= ap_const_lv1_0;
    m_axi_gmem3_WLAST <= ap_const_logic_0;
    m_axi_gmem3_WSTRB <= ap_const_lv4_F;
    m_axi_gmem3_WUSER <= ap_const_lv1_0;

    m_axi_gmem3_WVALID_assign_proc : process(m_axi_gmem3_WREADY, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (m_axi_gmem3_WREADY = ap_const_logic_1))) then 
            m_axi_gmem3_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem3_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln314_1_fu_310_p2 <= (icmp_ln314_reg_389 or icmp_ln314_1_reg_394);
    or_ln314_fu_324_p2 <= (xor_ln314_fu_319_p2 or and_ln314_fu_314_p2);

    printdouble_ln39_fu_330_ap_ce_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            printdouble_ln39_fu_330_ap_ce <= ap_const_logic_1;
        else 
            printdouble_ln39_fu_330_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln311_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_224_p4),64));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    syscontrol_0_din_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_0_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_0_din <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_0_din <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din;
        else 
            syscontrol_0_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din;
        end if; 
    end process;


    syscontrol_0_write_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_0_write <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_0_write <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_0_write <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write;
        else 
            syscontrol_0_write <= ap_const_logic_0;
        end if; 
    end process;


    syscontrol_1_din_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_1_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_1_din <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_1_din <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din;
        else 
            syscontrol_1_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din;
        end if; 
    end process;


    syscontrol_1_write_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_1_write <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_1_write <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_1_write <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write;
        else 
            syscontrol_1_write <= ap_const_logic_0;
        end if; 
    end process;


    syscontrol_2_din_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_2_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_2_din <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_2_din <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din;
        else 
            syscontrol_2_din <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din;
        end if; 
    end process;


    syscontrol_2_write_assign_proc : process(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write, grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write, grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            syscontrol_2_write <= grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            syscontrol_2_write <= grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            syscontrol_2_write <= grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write;
        else 
            syscontrol_2_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_207_p3 <= (iter_fu_96 & ap_const_lv2_0);
    tmp_1_fu_272_p4 <= bitcast_ln311_fu_259_p1(30 downto 23);
    trunc_ln314_fu_282_p1 <= bitcast_ln311_fu_259_p1(23 - 1 downto 0);
    trunc_ln_fu_224_p4 <= add_ln311_fu_219_p2(63 downto 2);
    xor_ln314_fu_319_p2 <= (icmp_ln314_2_reg_381 xor ap_const_lv1_1);
    zext_ln304_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln313_reg_368),32));
    zext_ln311_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_207_p3),64));
end behav;
