;
; File Name: cyfitterkeil.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x01
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x02
ADC_IRQ__ES2_PATCH EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_IRQ__INTC_MASK EQU 0x20
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)
ADC_SOC_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__0__POS EQU 0
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_SOC_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ADC_SOC_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SOC_Sync_ctrl_reg__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
ADC_STATUS_sts_sts_reg__0__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__0__POS EQU 0
ADC_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
ADC_STATUS_sts_sts_reg__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB12_MSK
ADC_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB12_ST
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; DMA
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA__DRQ_NUMBER EQU 10
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 1
DMA__TERMOUT0_SEL EQU 10
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000400

; CS00
CS00__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
CS00__0__MASK EQU 0x10
CS00__0__PC EQU CYREG_PRT0_PC4
CS00__0__PORT EQU 0
CS00__0__SHIFT EQU 4
CS00__AG EQU CYREG_PRT0_AG
CS00__AMUX EQU CYREG_PRT0_AMUX
CS00__BIE EQU CYREG_PRT0_BIE
CS00__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS00__BYP EQU CYREG_PRT0_BYP
CS00__CTL EQU CYREG_PRT0_CTL
CS00__DM0 EQU CYREG_PRT0_DM0
CS00__DM1 EQU CYREG_PRT0_DM1
CS00__DM2 EQU CYREG_PRT0_DM2
CS00__DR EQU CYREG_PRT0_DR
CS00__INP_DIS EQU CYREG_PRT0_INP_DIS
CS00__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS00__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS00__LCD_EN EQU CYREG_PRT0_LCD_EN
CS00__MASK EQU 0x10
CS00__PORT EQU 0
CS00__PRT EQU CYREG_PRT0_PRT
CS00__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS00__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS00__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS00__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS00__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS00__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS00__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS00__PS EQU CYREG_PRT0_PS
CS00__SHIFT EQU 4
CS00__SLW EQU CYREG_PRT0_SLW

; CS01
CS01__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
CS01__0__MASK EQU 0x20
CS01__0__PC EQU CYREG_PRT0_PC5
CS01__0__PORT EQU 0
CS01__0__SHIFT EQU 5
CS01__AG EQU CYREG_PRT0_AG
CS01__AMUX EQU CYREG_PRT0_AMUX
CS01__BIE EQU CYREG_PRT0_BIE
CS01__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS01__BYP EQU CYREG_PRT0_BYP
CS01__CTL EQU CYREG_PRT0_CTL
CS01__DM0 EQU CYREG_PRT0_DM0
CS01__DM1 EQU CYREG_PRT0_DM1
CS01__DM2 EQU CYREG_PRT0_DM2
CS01__DR EQU CYREG_PRT0_DR
CS01__INP_DIS EQU CYREG_PRT0_INP_DIS
CS01__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS01__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS01__LCD_EN EQU CYREG_PRT0_LCD_EN
CS01__MASK EQU 0x20
CS01__PORT EQU 0
CS01__PRT EQU CYREG_PRT0_PRT
CS01__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS01__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS01__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS01__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS01__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS01__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS01__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS01__PS EQU CYREG_PRT0_PS
CS01__SHIFT EQU 5
CS01__SLW EQU CYREG_PRT0_SLW

; CS02
CS02__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
CS02__0__MASK EQU 0x40
CS02__0__PC EQU CYREG_PRT0_PC6
CS02__0__PORT EQU 0
CS02__0__SHIFT EQU 6
CS02__AG EQU CYREG_PRT0_AG
CS02__AMUX EQU CYREG_PRT0_AMUX
CS02__BIE EQU CYREG_PRT0_BIE
CS02__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS02__BYP EQU CYREG_PRT0_BYP
CS02__CTL EQU CYREG_PRT0_CTL
CS02__DM0 EQU CYREG_PRT0_DM0
CS02__DM1 EQU CYREG_PRT0_DM1
CS02__DM2 EQU CYREG_PRT0_DM2
CS02__DR EQU CYREG_PRT0_DR
CS02__INP_DIS EQU CYREG_PRT0_INP_DIS
CS02__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS02__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS02__LCD_EN EQU CYREG_PRT0_LCD_EN
CS02__MASK EQU 0x40
CS02__PORT EQU 0
CS02__PRT EQU CYREG_PRT0_PRT
CS02__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS02__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS02__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS02__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS02__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS02__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS02__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS02__PS EQU CYREG_PRT0_PS
CS02__SHIFT EQU 6
CS02__SLW EQU CYREG_PRT0_SLW

; CS03
CS03__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
CS03__0__MASK EQU 0x02
CS03__0__PC EQU CYREG_PRT0_PC1
CS03__0__PORT EQU 0
CS03__0__SHIFT EQU 1
CS03__AG EQU CYREG_PRT0_AG
CS03__AMUX EQU CYREG_PRT0_AMUX
CS03__BIE EQU CYREG_PRT0_BIE
CS03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS03__BYP EQU CYREG_PRT0_BYP
CS03__CTL EQU CYREG_PRT0_CTL
CS03__DM0 EQU CYREG_PRT0_DM0
CS03__DM1 EQU CYREG_PRT0_DM1
CS03__DM2 EQU CYREG_PRT0_DM2
CS03__DR EQU CYREG_PRT0_DR
CS03__INP_DIS EQU CYREG_PRT0_INP_DIS
CS03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS03__LCD_EN EQU CYREG_PRT0_LCD_EN
CS03__MASK EQU 0x02
CS03__PORT EQU 0
CS03__PRT EQU CYREG_PRT0_PRT
CS03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS03__PS EQU CYREG_PRT0_PS
CS03__SHIFT EQU 1
CS03__SLW EQU CYREG_PRT0_SLW

; CS04
CS04__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
CS04__0__MASK EQU 0x04
CS04__0__PC EQU CYREG_PRT0_PC2
CS04__0__PORT EQU 0
CS04__0__SHIFT EQU 2
CS04__AG EQU CYREG_PRT0_AG
CS04__AMUX EQU CYREG_PRT0_AMUX
CS04__BIE EQU CYREG_PRT0_BIE
CS04__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS04__BYP EQU CYREG_PRT0_BYP
CS04__CTL EQU CYREG_PRT0_CTL
CS04__DM0 EQU CYREG_PRT0_DM0
CS04__DM1 EQU CYREG_PRT0_DM1
CS04__DM2 EQU CYREG_PRT0_DM2
CS04__DR EQU CYREG_PRT0_DR
CS04__INP_DIS EQU CYREG_PRT0_INP_DIS
CS04__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS04__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS04__LCD_EN EQU CYREG_PRT0_LCD_EN
CS04__MASK EQU 0x04
CS04__PORT EQU 0
CS04__PRT EQU CYREG_PRT0_PRT
CS04__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS04__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS04__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS04__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS04__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS04__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS04__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS04__PS EQU CYREG_PRT0_PS
CS04__SHIFT EQU 2
CS04__SLW EQU CYREG_PRT0_SLW

; CS05
CS05__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
CS05__0__MASK EQU 0x08
CS05__0__PC EQU CYREG_PRT0_PC3
CS05__0__PORT EQU 0
CS05__0__SHIFT EQU 3
CS05__AG EQU CYREG_PRT0_AG
CS05__AMUX EQU CYREG_PRT0_AMUX
CS05__BIE EQU CYREG_PRT0_BIE
CS05__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS05__BYP EQU CYREG_PRT0_BYP
CS05__CTL EQU CYREG_PRT0_CTL
CS05__DM0 EQU CYREG_PRT0_DM0
CS05__DM1 EQU CYREG_PRT0_DM1
CS05__DM2 EQU CYREG_PRT0_DM2
CS05__DR EQU CYREG_PRT0_DR
CS05__INP_DIS EQU CYREG_PRT0_INP_DIS
CS05__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS05__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS05__LCD_EN EQU CYREG_PRT0_LCD_EN
CS05__MASK EQU 0x08
CS05__PORT EQU 0
CS05__PRT EQU CYREG_PRT0_PRT
CS05__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS05__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS05__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS05__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS05__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS05__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS05__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS05__PS EQU CYREG_PRT0_PS
CS05__SHIFT EQU 3
CS05__SLW EQU CYREG_PRT0_SLW

; CS06
CS06__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
CS06__0__MASK EQU 0x04
CS06__0__PC EQU CYREG_IO_PC_PRT15_PC2
CS06__0__PORT EQU 15
CS06__0__SHIFT EQU 2
CS06__AG EQU CYREG_PRT15_AG
CS06__AMUX EQU CYREG_PRT15_AMUX
CS06__BIE EQU CYREG_PRT15_BIE
CS06__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS06__BYP EQU CYREG_PRT15_BYP
CS06__CTL EQU CYREG_PRT15_CTL
CS06__DM0 EQU CYREG_PRT15_DM0
CS06__DM1 EQU CYREG_PRT15_DM1
CS06__DM2 EQU CYREG_PRT15_DM2
CS06__DR EQU CYREG_PRT15_DR
CS06__INP_DIS EQU CYREG_PRT15_INP_DIS
CS06__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS06__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS06__LCD_EN EQU CYREG_PRT15_LCD_EN
CS06__MASK EQU 0x04
CS06__PORT EQU 15
CS06__PRT EQU CYREG_PRT15_PRT
CS06__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS06__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS06__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS06__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS06__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS06__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS06__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS06__PS EQU CYREG_PRT15_PS
CS06__SHIFT EQU 2
CS06__SLW EQU CYREG_PRT15_SLW

; CS07
CS07__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
CS07__0__MASK EQU 0x02
CS07__0__PC EQU CYREG_PRT12_PC1
CS07__0__PORT EQU 12
CS07__0__SHIFT EQU 1
CS07__AG EQU CYREG_PRT12_AG
CS07__BIE EQU CYREG_PRT12_BIE
CS07__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CS07__BYP EQU CYREG_PRT12_BYP
CS07__DM0 EQU CYREG_PRT12_DM0
CS07__DM1 EQU CYREG_PRT12_DM1
CS07__DM2 EQU CYREG_PRT12_DM2
CS07__DR EQU CYREG_PRT12_DR
CS07__INP_DIS EQU CYREG_PRT12_INP_DIS
CS07__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CS07__MASK EQU 0x02
CS07__PORT EQU 12
CS07__PRT EQU CYREG_PRT12_PRT
CS07__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CS07__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CS07__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CS07__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CS07__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CS07__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CS07__PS EQU CYREG_PRT12_PS
CS07__SHIFT EQU 1
CS07__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CS07__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CS07__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CS07__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CS07__SLW EQU CYREG_PRT12_SLW

; CS08
CS08__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CS08__0__MASK EQU 0x01
CS08__0__PC EQU CYREG_PRT12_PC0
CS08__0__PORT EQU 12
CS08__0__SHIFT EQU 0
CS08__AG EQU CYREG_PRT12_AG
CS08__BIE EQU CYREG_PRT12_BIE
CS08__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CS08__BYP EQU CYREG_PRT12_BYP
CS08__DM0 EQU CYREG_PRT12_DM0
CS08__DM1 EQU CYREG_PRT12_DM1
CS08__DM2 EQU CYREG_PRT12_DM2
CS08__DR EQU CYREG_PRT12_DR
CS08__INP_DIS EQU CYREG_PRT12_INP_DIS
CS08__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CS08__MASK EQU 0x01
CS08__PORT EQU 12
CS08__PRT EQU CYREG_PRT12_PRT
CS08__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CS08__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CS08__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CS08__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CS08__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CS08__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CS08__PS EQU CYREG_PRT12_PS
CS08__SHIFT EQU 0
CS08__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CS08__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CS08__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CS08__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CS08__SLW EQU CYREG_PRT12_SLW

; CS09
CS09__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
CS09__0__MASK EQU 0x02
CS09__0__PC EQU CYREG_IO_PC_PRT15_PC1
CS09__0__PORT EQU 15
CS09__0__SHIFT EQU 1
CS09__AG EQU CYREG_PRT15_AG
CS09__AMUX EQU CYREG_PRT15_AMUX
CS09__BIE EQU CYREG_PRT15_BIE
CS09__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS09__BYP EQU CYREG_PRT15_BYP
CS09__CTL EQU CYREG_PRT15_CTL
CS09__DM0 EQU CYREG_PRT15_DM0
CS09__DM1 EQU CYREG_PRT15_DM1
CS09__DM2 EQU CYREG_PRT15_DM2
CS09__DR EQU CYREG_PRT15_DR
CS09__INP_DIS EQU CYREG_PRT15_INP_DIS
CS09__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS09__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS09__LCD_EN EQU CYREG_PRT15_LCD_EN
CS09__MASK EQU 0x02
CS09__PORT EQU 15
CS09__PRT EQU CYREG_PRT15_PRT
CS09__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS09__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS09__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS09__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS09__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS09__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS09__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS09__PS EQU CYREG_PRT15_PS
CS09__SHIFT EQU 1
CS09__SLW EQU CYREG_PRT15_SLW

; CS10
CS10__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
CS10__0__MASK EQU 0x01
CS10__0__PC EQU CYREG_IO_PC_PRT15_PC0
CS10__0__PORT EQU 15
CS10__0__SHIFT EQU 0
CS10__AG EQU CYREG_PRT15_AG
CS10__AMUX EQU CYREG_PRT15_AMUX
CS10__BIE EQU CYREG_PRT15_BIE
CS10__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS10__BYP EQU CYREG_PRT15_BYP
CS10__CTL EQU CYREG_PRT15_CTL
CS10__DM0 EQU CYREG_PRT15_DM0
CS10__DM1 EQU CYREG_PRT15_DM1
CS10__DM2 EQU CYREG_PRT15_DM2
CS10__DR EQU CYREG_PRT15_DR
CS10__INP_DIS EQU CYREG_PRT15_INP_DIS
CS10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS10__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS10__LCD_EN EQU CYREG_PRT15_LCD_EN
CS10__MASK EQU 0x01
CS10__PORT EQU 15
CS10__PRT EQU CYREG_PRT15_PRT
CS10__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS10__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS10__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS10__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS10__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS10__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS10__PS EQU CYREG_PRT15_PS
CS10__SHIFT EQU 0
CS10__SLW EQU CYREG_PRT15_SLW

; CS11
CS11__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
CS11__0__MASK EQU 0x80
CS11__0__PC EQU CYREG_PRT1_PC7
CS11__0__PORT EQU 1
CS11__0__SHIFT EQU 7
CS11__AG EQU CYREG_PRT1_AG
CS11__AMUX EQU CYREG_PRT1_AMUX
CS11__BIE EQU CYREG_PRT1_BIE
CS11__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS11__BYP EQU CYREG_PRT1_BYP
CS11__CTL EQU CYREG_PRT1_CTL
CS11__DM0 EQU CYREG_PRT1_DM0
CS11__DM1 EQU CYREG_PRT1_DM1
CS11__DM2 EQU CYREG_PRT1_DM2
CS11__DR EQU CYREG_PRT1_DR
CS11__INP_DIS EQU CYREG_PRT1_INP_DIS
CS11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS11__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS11__LCD_EN EQU CYREG_PRT1_LCD_EN
CS11__MASK EQU 0x80
CS11__PORT EQU 1
CS11__PRT EQU CYREG_PRT1_PRT
CS11__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS11__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS11__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS11__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS11__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS11__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS11__PS EQU CYREG_PRT1_PS
CS11__SHIFT EQU 7
CS11__SLW EQU CYREG_PRT1_SLW

; CS12
CS12__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
CS12__0__MASK EQU 0x40
CS12__0__PC EQU CYREG_PRT1_PC6
CS12__0__PORT EQU 1
CS12__0__SHIFT EQU 6
CS12__AG EQU CYREG_PRT1_AG
CS12__AMUX EQU CYREG_PRT1_AMUX
CS12__BIE EQU CYREG_PRT1_BIE
CS12__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS12__BYP EQU CYREG_PRT1_BYP
CS12__CTL EQU CYREG_PRT1_CTL
CS12__DM0 EQU CYREG_PRT1_DM0
CS12__DM1 EQU CYREG_PRT1_DM1
CS12__DM2 EQU CYREG_PRT1_DM2
CS12__DR EQU CYREG_PRT1_DR
CS12__INP_DIS EQU CYREG_PRT1_INP_DIS
CS12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS12__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS12__LCD_EN EQU CYREG_PRT1_LCD_EN
CS12__MASK EQU 0x40
CS12__PORT EQU 1
CS12__PRT EQU CYREG_PRT1_PRT
CS12__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS12__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS12__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS12__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS12__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS12__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS12__PS EQU CYREG_PRT1_PS
CS12__SHIFT EQU 6
CS12__SLW EQU CYREG_PRT1_SLW

; CS13
CS13__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CS13__0__MASK EQU 0x20
CS13__0__PC EQU CYREG_PRT1_PC5
CS13__0__PORT EQU 1
CS13__0__SHIFT EQU 5
CS13__AG EQU CYREG_PRT1_AG
CS13__AMUX EQU CYREG_PRT1_AMUX
CS13__BIE EQU CYREG_PRT1_BIE
CS13__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS13__BYP EQU CYREG_PRT1_BYP
CS13__CTL EQU CYREG_PRT1_CTL
CS13__DM0 EQU CYREG_PRT1_DM0
CS13__DM1 EQU CYREG_PRT1_DM1
CS13__DM2 EQU CYREG_PRT1_DM2
CS13__DR EQU CYREG_PRT1_DR
CS13__INP_DIS EQU CYREG_PRT1_INP_DIS
CS13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS13__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS13__LCD_EN EQU CYREG_PRT1_LCD_EN
CS13__MASK EQU 0x20
CS13__PORT EQU 1
CS13__PRT EQU CYREG_PRT1_PRT
CS13__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS13__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS13__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS13__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS13__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS13__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS13__PS EQU CYREG_PRT1_PS
CS13__SHIFT EQU 5
CS13__SLW EQU CYREG_PRT1_SLW

; CS14
CS14__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
CS14__0__MASK EQU 0x10
CS14__0__PC EQU CYREG_PRT1_PC4
CS14__0__PORT EQU 1
CS14__0__SHIFT EQU 4
CS14__AG EQU CYREG_PRT1_AG
CS14__AMUX EQU CYREG_PRT1_AMUX
CS14__BIE EQU CYREG_PRT1_BIE
CS14__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS14__BYP EQU CYREG_PRT1_BYP
CS14__CTL EQU CYREG_PRT1_CTL
CS14__DM0 EQU CYREG_PRT1_DM0
CS14__DM1 EQU CYREG_PRT1_DM1
CS14__DM2 EQU CYREG_PRT1_DM2
CS14__DR EQU CYREG_PRT1_DR
CS14__INP_DIS EQU CYREG_PRT1_INP_DIS
CS14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS14__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS14__LCD_EN EQU CYREG_PRT1_LCD_EN
CS14__MASK EQU 0x10
CS14__PORT EQU 1
CS14__PRT EQU CYREG_PRT1_PRT
CS14__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS14__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS14__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS14__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS14__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS14__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS14__PS EQU CYREG_PRT1_PS
CS14__SHIFT EQU 4
CS14__SLW EQU CYREG_PRT1_SLW

; CS15
CS15__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
CS15__0__MASK EQU 0x04
CS15__0__PC EQU CYREG_PRT12_PC2
CS15__0__PORT EQU 12
CS15__0__SHIFT EQU 2
CS15__AG EQU CYREG_PRT12_AG
CS15__BIE EQU CYREG_PRT12_BIE
CS15__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CS15__BYP EQU CYREG_PRT12_BYP
CS15__DM0 EQU CYREG_PRT12_DM0
CS15__DM1 EQU CYREG_PRT12_DM1
CS15__DM2 EQU CYREG_PRT12_DM2
CS15__DR EQU CYREG_PRT12_DR
CS15__INP_DIS EQU CYREG_PRT12_INP_DIS
CS15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CS15__MASK EQU 0x04
CS15__PORT EQU 12
CS15__PRT EQU CYREG_PRT12_PRT
CS15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CS15__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CS15__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CS15__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CS15__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CS15__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CS15__PS EQU CYREG_PRT12_PS
CS15__SHIFT EQU 2
CS15__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CS15__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CS15__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CS15__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CS15__SLW EQU CYREG_PRT12_SLW

; CS16
CS16__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CS16__0__MASK EQU 0x80
CS16__0__PC EQU CYREG_PRT0_PC7
CS16__0__PORT EQU 0
CS16__0__SHIFT EQU 7
CS16__AG EQU CYREG_PRT0_AG
CS16__AMUX EQU CYREG_PRT0_AMUX
CS16__BIE EQU CYREG_PRT0_BIE
CS16__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS16__BYP EQU CYREG_PRT0_BYP
CS16__CTL EQU CYREG_PRT0_CTL
CS16__DM0 EQU CYREG_PRT0_DM0
CS16__DM1 EQU CYREG_PRT0_DM1
CS16__DM2 EQU CYREG_PRT0_DM2
CS16__DR EQU CYREG_PRT0_DR
CS16__INP_DIS EQU CYREG_PRT0_INP_DIS
CS16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS16__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS16__LCD_EN EQU CYREG_PRT0_LCD_EN
CS16__MASK EQU 0x80
CS16__PORT EQU 0
CS16__PRT EQU CYREG_PRT0_PRT
CS16__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS16__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS16__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS16__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS16__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS16__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS16__PS EQU CYREG_PRT0_PS
CS16__SHIFT EQU 7
CS16__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT0_PC0
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x01
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 0
MISO__SLW EQU CYREG_PRT0_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT12_PC3
MOSI__0__PORT EQU 12
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT12_AG
MOSI__BIE EQU CYREG_PRT12_BIE
MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI__BYP EQU CYREG_PRT12_BYP
MOSI__DM0 EQU CYREG_PRT12_DM0
MOSI__DM1 EQU CYREG_PRT12_DM1
MOSI__DM2 EQU CYREG_PRT12_DM2
MOSI__DR EQU CYREG_PRT12_DR
MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI__MASK EQU 0x08
MOSI__PORT EQU 12
MOSI__PRT EQU CYREG_PRT12_PRT
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI__PS EQU CYREG_PRT12_PS
MOSI__SHIFT EQU 3
MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI__SLW EQU CYREG_PRT12_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SCLK__0__MASK EQU 0x02
SCLK__0__PC EQU CYREG_PRT1_PC1
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 1
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x02
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 1
SCLK__SLW EQU CYREG_PRT1_SLW

; SPI_IMU
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_IMU_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPI_IMU_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPI_IMU_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPI_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPI_IMU_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_RxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_IMU_BSPIM_RxStsReg__5__POS EQU 5
SPI_IMU_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_IMU_BSPIM_RxStsReg__6__POS EQU 6
SPI_IMU_BSPIM_RxStsReg__MASK EQU 0x70
SPI_IMU_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPI_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPI_IMU_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB11_A0
SPI_IMU_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB11_A1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB11_D0
SPI_IMU_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB11_D1
SPI_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPI_IMU_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB11_F0
SPI_IMU_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB11_F1
SPI_IMU_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_IMU_BSPIM_TxStsReg__0__POS EQU 0
SPI_IMU_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_IMU_BSPIM_TxStsReg__1__POS EQU 1
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPI_IMU_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_IMU_BSPIM_TxStsReg__2__POS EQU 2
SPI_IMU_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_IMU_BSPIM_TxStsReg__3__POS EQU 3
SPI_IMU_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_TxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_IMU_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPI_IMU_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPI_IMU_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPI_IMU_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPI_IMU_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPI_IMU_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IMU_IntClock__INDEX EQU 0x02
SPI_IMU_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IMU_IntClock__PM_ACT_MSK EQU 0x04
SPI_IMU_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IMU_IntClock__PM_STBY_MSK EQU 0x04

; USB_VDD
USB_VDD__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
USB_VDD__0__MASK EQU 0x10
USB_VDD__0__PC EQU CYREG_PRT2_PC4
USB_VDD__0__PORT EQU 2
USB_VDD__0__SHIFT EQU 4
USB_VDD__AG EQU CYREG_PRT2_AG
USB_VDD__AMUX EQU CYREG_PRT2_AMUX
USB_VDD__BIE EQU CYREG_PRT2_BIE
USB_VDD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
USB_VDD__BYP EQU CYREG_PRT2_BYP
USB_VDD__CTL EQU CYREG_PRT2_CTL
USB_VDD__DM0 EQU CYREG_PRT2_DM0
USB_VDD__DM1 EQU CYREG_PRT2_DM1
USB_VDD__DM2 EQU CYREG_PRT2_DM2
USB_VDD__DR EQU CYREG_PRT2_DR
USB_VDD__INP_DIS EQU CYREG_PRT2_INP_DIS
USB_VDD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
USB_VDD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
USB_VDD__LCD_EN EQU CYREG_PRT2_LCD_EN
USB_VDD__MASK EQU 0x10
USB_VDD__PORT EQU 2
USB_VDD__PRT EQU CYREG_PRT2_PRT
USB_VDD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
USB_VDD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
USB_VDD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
USB_VDD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
USB_VDD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
USB_VDD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
USB_VDD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
USB_VDD__PS EQU CYREG_PRT2_PS
USB_VDD__SHIFT EQU 4
USB_VDD__SLW EQU CYREG_PRT2_SLW

; AInput_1
AInput_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
AInput_1__0__MASK EQU 0x01
AInput_1__0__PC EQU CYREG_PRT1_PC0
AInput_1__0__PORT EQU 1
AInput_1__0__SHIFT EQU 0
AInput_1__AG EQU CYREG_PRT1_AG
AInput_1__AMUX EQU CYREG_PRT1_AMUX
AInput_1__BIE EQU CYREG_PRT1_BIE
AInput_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
AInput_1__BYP EQU CYREG_PRT1_BYP
AInput_1__CTL EQU CYREG_PRT1_CTL
AInput_1__DM0 EQU CYREG_PRT1_DM0
AInput_1__DM1 EQU CYREG_PRT1_DM1
AInput_1__DM2 EQU CYREG_PRT1_DM2
AInput_1__DR EQU CYREG_PRT1_DR
AInput_1__INP_DIS EQU CYREG_PRT1_INP_DIS
AInput_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
AInput_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
AInput_1__LCD_EN EQU CYREG_PRT1_LCD_EN
AInput_1__MASK EQU 0x01
AInput_1__PORT EQU 1
AInput_1__PRT EQU CYREG_PRT1_PRT
AInput_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
AInput_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
AInput_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
AInput_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
AInput_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
AInput_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
AInput_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
AInput_1__PS EQU CYREG_PRT1_PS
AInput_1__SHIFT EQU 0
AInput_1__SLW EQU CYREG_PRT1_SLW

; AInput_2
AInput_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
AInput_2__0__MASK EQU 0x08
AInput_2__0__PC EQU CYREG_IO_PC_PRT15_PC3
AInput_2__0__PORT EQU 15
AInput_2__0__SHIFT EQU 3
AInput_2__AG EQU CYREG_PRT15_AG
AInput_2__AMUX EQU CYREG_PRT15_AMUX
AInput_2__BIE EQU CYREG_PRT15_BIE
AInput_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
AInput_2__BYP EQU CYREG_PRT15_BYP
AInput_2__CTL EQU CYREG_PRT15_CTL
AInput_2__DM0 EQU CYREG_PRT15_DM0
AInput_2__DM1 EQU CYREG_PRT15_DM1
AInput_2__DM2 EQU CYREG_PRT15_DM2
AInput_2__DR EQU CYREG_PRT15_DR
AInput_2__INP_DIS EQU CYREG_PRT15_INP_DIS
AInput_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
AInput_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
AInput_2__LCD_EN EQU CYREG_PRT15_LCD_EN
AInput_2__MASK EQU 0x08
AInput_2__PORT EQU 15
AInput_2__PRT EQU CYREG_PRT15_PRT
AInput_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
AInput_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
AInput_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
AInput_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
AInput_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
AInput_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
AInput_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
AInput_2__PS EQU CYREG_PRT15_PS
AInput_2__SHIFT EQU 3
AInput_2__SLW EQU CYREG_PRT15_SLW

; MY_TIMER
MY_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
MY_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
MY_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
MY_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
MY_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
MY_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
MY_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB14_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; Opto_Pin
Opto_Pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Opto_Pin__0__MASK EQU 0x08
Opto_Pin__0__PC EQU CYREG_PRT1_PC3
Opto_Pin__0__PORT EQU 1
Opto_Pin__0__SHIFT EQU 3
Opto_Pin__AG EQU CYREG_PRT1_AG
Opto_Pin__AMUX EQU CYREG_PRT1_AMUX
Opto_Pin__BIE EQU CYREG_PRT1_BIE
Opto_Pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Opto_Pin__BYP EQU CYREG_PRT1_BYP
Opto_Pin__CTL EQU CYREG_PRT1_CTL
Opto_Pin__DM0 EQU CYREG_PRT1_DM0
Opto_Pin__DM1 EQU CYREG_PRT1_DM1
Opto_Pin__DM2 EQU CYREG_PRT1_DM2
Opto_Pin__DR EQU CYREG_PRT1_DR
Opto_Pin__INP_DIS EQU CYREG_PRT1_INP_DIS
Opto_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Opto_Pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Opto_Pin__LCD_EN EQU CYREG_PRT1_LCD_EN
Opto_Pin__MASK EQU 0x08
Opto_Pin__PORT EQU 1
Opto_Pin__PRT EQU CYREG_PRT1_PRT
Opto_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Opto_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Opto_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Opto_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Opto_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Opto_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Opto_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Opto_Pin__PS EQU CYREG_PRT1_PS
Opto_Pin__SHIFT EQU 3
Opto_Pin__SLW EQU CYREG_PRT1_SLW

; RESET_FF
RESET_FF_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__0__POS EQU 0
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RESET_FF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RESET_FF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
RESET_FF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RESET_FF_Sync_ctrl_reg__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; RS485_RX
RS485_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RS485_RX__0__MASK EQU 0x20
RS485_RX__0__PC EQU CYREG_PRT2_PC5
RS485_RX__0__PORT EQU 2
RS485_RX__0__SHIFT EQU 5
RS485_RX__AG EQU CYREG_PRT2_AG
RS485_RX__AMUX EQU CYREG_PRT2_AMUX
RS485_RX__BIE EQU CYREG_PRT2_BIE
RS485_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS485_RX__BYP EQU CYREG_PRT2_BYP
RS485_RX__CTL EQU CYREG_PRT2_CTL
RS485_RX__DM0 EQU CYREG_PRT2_DM0
RS485_RX__DM1 EQU CYREG_PRT2_DM1
RS485_RX__DM2 EQU CYREG_PRT2_DM2
RS485_RX__DR EQU CYREG_PRT2_DR
RS485_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
RS485_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS485_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS485_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
RS485_RX__MASK EQU 0x20
RS485_RX__PORT EQU 2
RS485_RX__PRT EQU CYREG_PRT2_PRT
RS485_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS485_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS485_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS485_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS485_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS485_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS485_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS485_RX__PS EQU CYREG_PRT2_PS
RS485_RX__SHIFT EQU 5
RS485_RX__SLW EQU CYREG_PRT2_SLW

; RS485_TX
RS485_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RS485_TX__0__MASK EQU 0x80
RS485_TX__0__PC EQU CYREG_PRT2_PC7
RS485_TX__0__PORT EQU 2
RS485_TX__0__SHIFT EQU 7
RS485_TX__AG EQU CYREG_PRT2_AG
RS485_TX__AMUX EQU CYREG_PRT2_AMUX
RS485_TX__BIE EQU CYREG_PRT2_BIE
RS485_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS485_TX__BYP EQU CYREG_PRT2_BYP
RS485_TX__CTL EQU CYREG_PRT2_CTL
RS485_TX__DM0 EQU CYREG_PRT2_DM0
RS485_TX__DM1 EQU CYREG_PRT2_DM1
RS485_TX__DM2 EQU CYREG_PRT2_DM2
RS485_TX__DR EQU CYREG_PRT2_DR
RS485_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
RS485_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS485_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS485_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
RS485_TX__MASK EQU 0x80
RS485_TX__PORT EQU 2
RS485_TX__PRT EQU CYREG_PRT2_PRT
RS485_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS485_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS485_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS485_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS485_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS485_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS485_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS485_TX__PS EQU CYREG_PRT2_PS
RS485_TX__SHIFT EQU 7
RS485_TX__SLW EQU CYREG_PRT2_SLW

; FF_STATUS
FF_STATUS_sts_sts_reg__0__MASK EQU 0x01
FF_STATUS_sts_sts_reg__0__POS EQU 0
FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
FF_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
FF_STATUS_sts_sts_reg__MASK EQU 0x01
FF_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
FF_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
FF_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
FF_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

; RS485_CTS
RS485_CTS_Sync_ctrl_reg__0__MASK EQU 0x01
RS485_CTS_Sync_ctrl_reg__0__POS EQU 0
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RS485_CTS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RS485_CTS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
RS485_CTS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RS485_CTS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
RS485_CTS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RS485_CTS_Sync_ctrl_reg__MASK EQU 0x01
RS485_CTS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RS485_CTS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RS485_CTS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; RS_485_EN
RS_485_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RS_485_EN__0__MASK EQU 0x40
RS_485_EN__0__PC EQU CYREG_PRT2_PC6
RS_485_EN__0__PORT EQU 2
RS_485_EN__0__SHIFT EQU 6
RS_485_EN__AG EQU CYREG_PRT2_AG
RS_485_EN__AMUX EQU CYREG_PRT2_AMUX
RS_485_EN__BIE EQU CYREG_PRT2_BIE
RS_485_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS_485_EN__BYP EQU CYREG_PRT2_BYP
RS_485_EN__CTL EQU CYREG_PRT2_CTL
RS_485_EN__DM0 EQU CYREG_PRT2_DM0
RS_485_EN__DM1 EQU CYREG_PRT2_DM1
RS_485_EN__DM2 EQU CYREG_PRT2_DM2
RS_485_EN__DR EQU CYREG_PRT2_DR
RS_485_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
RS_485_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS_485_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS_485_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
RS_485_EN__MASK EQU 0x40
RS_485_EN__PORT EQU 2
RS_485_EN__PRT EQU CYREG_PRT2_PRT
RS_485_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS_485_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS_485_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS_485_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS_485_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS_485_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS_485_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS_485_EN__PS EQU CYREG_PRT2_PS
RS_485_EN__SHIFT EQU 6
RS_485_EN__SLW EQU CYREG_PRT2_SLW

; CLOCK_UART
CLOCK_UART__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK_UART__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK_UART__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK_UART__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_UART__INDEX EQU 0x00
CLOCK_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_UART__PM_ACT_MSK EQU 0x01
CLOCK_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_UART__PM_STBY_MSK EQU 0x01

; UART_RS485
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_RS485_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_RS485_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_RS485_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_RS485_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_RS485_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_RS485_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_RS485_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_RS485_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_RS485_BUART_sRX_RxSts__1__POS EQU 1
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_RS485_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RS485_BUART_sRX_RxSts__3__POS EQU 3
UART_RS485_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RS485_BUART_sRX_RxSts__4__POS EQU 4
UART_RS485_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RS485_BUART_sRX_RxSts__5__POS EQU 5
UART_RS485_BUART_sRX_RxSts__MASK EQU 0x3A
UART_RS485_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_RS485_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_RS485_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_RS485_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_RS485_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_RS485_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_RS485_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_RS485_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_RS485_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_RS485_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RS485_BUART_sTX_TxSts__0__POS EQU 0
UART_RS485_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RS485_BUART_sTX_TxSts__1__POS EQU 1
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_RS485_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RS485_BUART_sTX_TxSts__2__POS EQU 2
UART_RS485_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RS485_BUART_sTX_TxSts__3__POS EQU 3
UART_RS485_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RS485_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_RS485_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_RS485_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_RS485_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_RS485_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_RS485_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_RS485_RXInternalInterrupt__ES2_PATCH EQU 0
UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_RS485_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_RS485_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_RS485_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; FTDI_ENABLE
FTDI_ENABLE__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
FTDI_ENABLE__0__MASK EQU 0x08
FTDI_ENABLE__0__PC EQU CYREG_PRT2_PC3
FTDI_ENABLE__0__PORT EQU 2
FTDI_ENABLE__0__SHIFT EQU 3
FTDI_ENABLE__AG EQU CYREG_PRT2_AG
FTDI_ENABLE__AMUX EQU CYREG_PRT2_AMUX
FTDI_ENABLE__BIE EQU CYREG_PRT2_BIE
FTDI_ENABLE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FTDI_ENABLE__BYP EQU CYREG_PRT2_BYP
FTDI_ENABLE__CTL EQU CYREG_PRT2_CTL
FTDI_ENABLE__DM0 EQU CYREG_PRT2_DM0
FTDI_ENABLE__DM1 EQU CYREG_PRT2_DM1
FTDI_ENABLE__DM2 EQU CYREG_PRT2_DM2
FTDI_ENABLE__DR EQU CYREG_PRT2_DR
FTDI_ENABLE__INP_DIS EQU CYREG_PRT2_INP_DIS
FTDI_ENABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FTDI_ENABLE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FTDI_ENABLE__LCD_EN EQU CYREG_PRT2_LCD_EN
FTDI_ENABLE__MASK EQU 0x08
FTDI_ENABLE__PORT EQU 2
FTDI_ENABLE__PRT EQU CYREG_PRT2_PRT
FTDI_ENABLE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FTDI_ENABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FTDI_ENABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FTDI_ENABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FTDI_ENABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FTDI_ENABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FTDI_ENABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FTDI_ENABLE__PS EQU CYREG_PRT2_PS
FTDI_ENABLE__SHIFT EQU 3
FTDI_ENABLE__SLW EQU CYREG_PRT2_SLW
FTDI_ENABLE_REG_Sync_ctrl_reg__0__MASK EQU 0x01
FTDI_ENABLE_REG_Sync_ctrl_reg__0__POS EQU 0
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__MASK EQU 0x01
FTDI_ENABLE_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; PACER_TIMER
PACER_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
PACER_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
PACER_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
PACER_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
PACER_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
PACER_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PACER_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PACER_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
PACER_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
PACER_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PACER_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
PACER_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PACER_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
PACER_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
PACER_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
PACER_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

; ISR_RS485_RX
ISR_RS485_RX__ES2_PATCH EQU 0
ISR_RS485_RX__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_RS485_RX__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_RS485_RX__INTC_MASK EQU 0x01
ISR_RS485_RX__INTC_NUMBER EQU 0
ISR_RS485_RX__INTC_PRIOR_NUM EQU 4
ISR_RS485_RX__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
ISR_RS485_RX__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_RS485_RX__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_RS485_RX__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; Chip_Select_A
Chip_Select_A_Sync_ctrl_reg__0__MASK EQU 0x01
Chip_Select_A_Sync_ctrl_reg__0__POS EQU 0
Chip_Select_A_Sync_ctrl_reg__1__MASK EQU 0x02
Chip_Select_A_Sync_ctrl_reg__1__POS EQU 1
Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Chip_Select_A_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Chip_Select_A_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Chip_Select_A_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Chip_Select_A_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Chip_Select_A_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Chip_Select_A_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Chip_Select_A_Sync_ctrl_reg__2__MASK EQU 0x04
Chip_Select_A_Sync_ctrl_reg__2__POS EQU 2
Chip_Select_A_Sync_ctrl_reg__3__MASK EQU 0x08
Chip_Select_A_Sync_ctrl_reg__3__POS EQU 3
Chip_Select_A_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Chip_Select_A_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Chip_Select_A_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Chip_Select_A_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Chip_Select_A_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Chip_Select_A_Sync_ctrl_reg__MASK EQU 0x0F
Chip_Select_A_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Chip_Select_A_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Chip_Select_A_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Chip_Select_B
Chip_Select_B_Sync_ctrl_reg__0__MASK EQU 0x01
Chip_Select_B_Sync_ctrl_reg__0__POS EQU 0
Chip_Select_B_Sync_ctrl_reg__1__MASK EQU 0x02
Chip_Select_B_Sync_ctrl_reg__1__POS EQU 1
Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Chip_Select_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Chip_Select_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Chip_Select_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Chip_Select_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Chip_Select_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Chip_Select_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Chip_Select_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Chip_Select_B_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Chip_Select_B_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Chip_Select_B_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Chip_Select_B_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Chip_Select_B_Sync_ctrl_reg__MASK EQU 0x03
Chip_Select_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Chip_Select_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Chip_Select_B_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CY_PROJECT_NAME LIT 'firmware'
CY_VERSION LIT 'PSoC Creator  4.2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E093069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
