\doxysection{Referencia de la estructura SYSCFG\+\_\+\+Type\+Def}
\hypertarget{structSYSCFG__TypeDef}{}\label{structSYSCFG__TypeDef}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a2130abf1fefb63ce4c4b138fd8c9822a}{PMC}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_afaf27b66c1edc60064db3fa6e693fb59}{RESERVED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a08ddbac546fa9928256654d31255c8c3}{CMPCR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
System configuration controller. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structSYSCFG__TypeDef_a08ddbac546fa9928256654d31255c8c3}\label{structSYSCFG__TypeDef_a08ddbac546fa9928256654d31255c8c3} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CMPCR@{CMPCR}}
\index{CMPCR@{CMPCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMPCR}{CMPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMPCR}

SYSCFG Compensation cell control register, Address offset\+: 0x20 ~\newline
 \Hypertarget{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65}\label{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 \Hypertarget{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}\label{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MEMRMP}

SYSCFG memory remap register, Address offset\+: 0x00 ~\newline
 \Hypertarget{structSYSCFG__TypeDef_a2130abf1fefb63ce4c4b138fd8c9822a}\label{structSYSCFG__TypeDef_a2130abf1fefb63ce4c4b138fd8c9822a} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PMC@{PMC}}
\index{PMC@{PMC}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMC}{PMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMC}

SYSCFG peripheral mode configuration register, Address offset\+: 0x04 ~\newline
 \Hypertarget{structSYSCFG__TypeDef_afaf27b66c1edc60064db3fa6e693fb59}\label{structSYSCFG__TypeDef_afaf27b66c1edc60064db3fa6e693fb59} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED\mbox{[}2\mbox{]}}

Reserved, 0x18-\/0x1C ~\newline
 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
