Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Mon Nov 10 11:38:35 2025
| Host              : DJJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.213        0.000                      0                73866        0.010        0.000                      0                73866        3.656        0.000                       0                 30895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.213        0.000                      0                73866        0.010        0.000                      0                73866        3.656        0.000                       0                 30895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 4.327ns (57.184%)  route 3.240ns (42.816%))
  Logic Levels:           26  (CARRY8=11 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.420 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/O[5]
                         net (fo=3, routed)           0.964     9.384    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[10]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280    11.597    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 4.302ns (57.024%)  route 3.242ns (42.976%))
  Logic Levels:           27  (CARRY8=12 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.319 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     8.345    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2_n_5
    SLICE_X3Y66          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_1__2/O[1]
                         net (fo=3, routed)           0.940     9.361    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[14]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264    11.613    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 4.282ns (56.882%)  route 3.246ns (43.118%))
  Logic Levels:           27  (CARRY8=12 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.319 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     8.345    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2_n_5
    SLICE_X3Y66          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.401 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_1__2/O[0]
                         net (fo=3, routed)           0.944     9.345    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[13]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272    11.605    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 4.312ns (57.305%)  route 3.213ns (42.695%))
  Logic Levels:           25  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.379 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/O[5]
                         net (fo=3, routed)           0.963     9.342    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[2]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.270    11.607    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 4.297ns (57.151%)  route 3.222ns (42.849%))
  Logic Levels:           26  (CARRY8=11 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     8.390 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/O[4]
                         net (fo=3, routed)           0.946     9.336    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[9]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.273    11.604    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 4.293ns (57.373%)  route 3.190ns (42.627%))
  Logic Levels:           27  (CARRY8=12 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.319 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     8.345    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2_n_5
    SLICE_X3Y66          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     8.412 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_1__2/O[2]
                         net (fo=3, routed)           0.888     9.300    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[15]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271    11.606    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 4.267ns (57.144%)  route 3.200ns (42.856%))
  Logic Levels:           24  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.934 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.533ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     8.308 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/O[4]
                         net (fo=3, routed)           0.976     9.284    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/A[10]
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.462    11.934    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/CLK
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.035    
                         clock uncertainty           -0.159    11.876    
    DSP48E2_X2Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280    11.596    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 4.287ns (57.375%)  route 3.185ns (42.625%))
  Logic Levels:           26  (CARRY8=11 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.380 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/O[1]
                         net (fo=3, routed)           0.909     9.289    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[6]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.272    11.605    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 4.278ns (57.463%)  route 3.167ns (42.537%))
  Logic Levels:           25  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.345 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/O[3]
                         net (fo=3, routed)           0.917     9.262    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[0]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.297    11.580    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 4.314ns (57.675%)  route 3.166ns (42.325%))
  Logic Levels:           26  (CARRY8=11 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.935 - 10.312 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.591ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.533ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.618     1.817    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/ap_clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.896 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/add_ln126_reg_1234_reg[0]/Q
                         net (fo=2, routed)           0.141     2.037    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/add_ln126_reg_1234[0]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18/O
                         net (fo=1, routed)           0.009     2.096    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_18_n_5
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.286 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.312    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_2_n_5
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.327 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.353    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_i_1_n_5
    SLICE_X17Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.368 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.394    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_2__0_n_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.409 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0_i_1__0_n_5
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.551 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__1/O[7]
                         net (fo=6, routed)           0.687     3.237    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[5]
    DSP48E2_X0Y27        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.388 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.388    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.461 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.461    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     4.070 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     4.070    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X0Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     4.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     4.116    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.687 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.687    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.809 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.847    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/PCIN[47]
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.393 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.393    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.515 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.529    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     6.075 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.075    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.184 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.365     6.550    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4_n_92
    SLICE_X4Y69          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.616 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4/O
                         net (fo=2, routed)           0.207     6.822    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_4_n_5
    SLICE_X4Y69          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.946 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9/O
                         net (fo=1, routed)           0.014     6.960    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_i_9_n_5
    SLICE_X4Y69          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.116 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.142    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__1_n_5
    SLICE_X4Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.258 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1_carry__2/O[5]
                         net (fo=2, routed)           0.371     7.629    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/zext_ln145_2_fu_798_p1[5]
    SLICE_X3Y62          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.735 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20/O
                         net (fo=2, routed)           0.215     7.950    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_20_n_5
    SLICE_X3Y62          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25/O
                         net (fo=1, routed)           0.008     8.081    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_25_n_5
    SLICE_X3Y62          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.196 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.222    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_2_n_5
    SLICE_X3Y63          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.237 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.263    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2_i_1_n_5
    SLICE_X3Y64          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.278 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.304    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_3__2_n_5
    SLICE_X3Y65          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     8.407 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product_i_2__2/O[6]
                         net (fo=3, routed)           0.890     9.297    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/A[11]
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.463    11.935    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/CLK
    DSP48E2_X2Y22        DSP_A_B_DATA                                 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.036    
                         clock uncertainty           -0.159    11.877    
    DSP48E2_X2Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261    11.616    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_5_reg_1130_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/din1_buf1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.458ns (routing 0.533ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.591ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.458     1.618    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_clk
    SLICE_X15Y141        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_5_reg_1130_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.677 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_5_reg_1130_reg[15]/Q
                         net (fo=1, routed)           0.126     1.803    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/din1_buf1_reg[31]_0[15]
    SLICE_X17Y137        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/din1_buf1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.683     1.882    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/ap_clk
    SLICE_X17Y137        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/din1_buf1_reg[15]/C
                         clock pessimism             -0.151     1.731    
    SLICE_X17Y137        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.793    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/din1_buf1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/div54_fu_226_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/din0_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.050%)  route 0.074ns (54.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.531ns (routing 0.533ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.591ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.531     1.691    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_clk
    SLICE_X35Y160        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/div54_fu_226_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.752 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/div54_fu_226_reg[26]/Q
                         net (fo=3, routed)           0.074     1.826    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/div54_reload[26]
    SLICE_X35Y161        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/din0_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.766     1.965    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/ap_clk
    SLICE_X35Y161        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/din0_buf1_reg[26]/C
                         clock pessimism             -0.209     1.756    
    SLICE_X35Y161        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.816    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/din0_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/forward_0/inst/input_14_U/q0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_14_load_reg_1495_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.522ns (routing 0.533ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.591ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.522     1.682    design_1_i/forward_0/inst/input_14_U/ap_clk
    SLICE_X33Y150        FDRE                                         r  design_1_i/forward_0/inst/input_14_U/q0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y150        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.740 r  design_1_i/forward_0/inst/input_14_U/q0_reg[10]/Q
                         net (fo=1, routed)           0.138     1.878    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_14_load_reg_1495_reg[31]_0[10]
    SLICE_X34Y146        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_14_load_reg_1495_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.766     1.965    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_clk
    SLICE_X34Y146        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_14_load_reg_1495_reg[10]/C
                         clock pessimism             -0.159     1.806    
    SLICE_X34Y146        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.868    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_14_load_reg_1495_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.953%)  route 0.090ns (52.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.457ns (routing 0.533ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.591ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.457     1.617    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X9Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.678 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.068     1.746    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X8Y120         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.768 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.022     1.790    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.672     1.871    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.151     1.720    
    SLICE_X8Y120         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.780    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.060ns (27.650%)  route 0.157ns (72.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.419ns (routing 0.533ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.591ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.419     1.579    <hidden>
    SLICE_X11Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.639 r  <hidden>
                         net (fo=1, routed)           0.157     1.796    <hidden>
    SLICE_X9Y24          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.677     1.876    <hidden>
    SLICE_X9Y24          RAMD32                                       r  <hidden>
                         clock pessimism             -0.150     1.726    
    SLICE_X9Y24          RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     1.786    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/tmp_len_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.908%)  route 0.105ns (64.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.432ns (routing 0.533ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.591ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.432     1.592    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/ap_clk
    SLICE_X10Y55         FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/tmp_len_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.651 r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/tmp_len_reg[15]/Q
                         net (fo=2, routed)           0.105     1.756    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[95]_0[75]
    SLICE_X8Y55          FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.635     1.834    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X8Y55          FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[79]/C
                         clock pessimism             -0.150     1.684    
    SLICE_X8Y55          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.746    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.060ns (26.667%)  route 0.165ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.416ns (routing 0.533ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.591ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.416     1.576    <hidden>
    SLICE_X3Y23          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.636 r  <hidden>
                         net (fo=1, routed)           0.165     1.801    <hidden>
    SLICE_X4Y19          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.665     1.864    <hidden>
    SLICE_X4Y19          RAMD32                                       r  <hidden>
                         clock pessimism             -0.150     1.713    
    SLICE_X4Y19          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     1.790    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.060ns (28.302%)  route 0.152ns (71.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.410ns (routing 0.533ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.591ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.410     1.570    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.630 r  <hidden>
                         net (fo=1, routed)           0.152     1.782    <hidden>
    SLICE_X14Y20         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.663     1.862    <hidden>
    SLICE_X14Y20         RAMD32                                       r  <hidden>
                         clock pessimism             -0.150     1.711    
    SLICE_X14Y20         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.060     1.771    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/start_addr_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.059ns (25.452%)  route 0.173ns (74.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.417ns (routing 0.533ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.591ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.417     1.577    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X7Y60          FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.636 r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p1_reg[43]/Q
                         net (fo=2, routed)           0.173     1.809    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req_n_93
    SLICE_X7Y53          FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/start_addr_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.640     1.839    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/ap_clk
    SLICE_X7Y53          FDRE                                         r  design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/start_addr_reg[43]/C
                         clock pessimism             -0.101     1.738    
    SLICE_X7Y53          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.798    design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/start_addr_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_15_reg_1350_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.559ns (routing 0.533ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.591ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.559     1.719    <hidden>
    SLICE_X39Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.777 r  <hidden>
                         net (fo=1, routed)           0.246     2.023    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/r_tdata_5[25]
    SLICE_X40Y123        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_15_reg_1350_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.848     2.047    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_clk
    SLICE_X40Y123        FDRE                                         r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_15_reg_1350_reg[25]/C
                         clock pessimism             -0.097     1.950    
    SLICE_X40Y123        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.012    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/mul_i_15_reg_1350_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.312      8.743      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X3Y14  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X3Y15  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X4Y13  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X1Y14  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X1Y15  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_12/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB18_X1Y24  design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.319ns  (logic 0.149ns (11.296%)  route 1.170ns (88.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.460ns (routing 0.533ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.907     0.907    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y120         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.056 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.263     1.319    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y120         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.460     1.620    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y120         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.060ns (9.390%)  route 0.579ns (90.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.472     0.472    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y120         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     0.532 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.107     0.639    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y120         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.032     1.170    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y120         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 0.178ns (6.580%)  route 2.527ns (93.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.581ns (routing 0.591ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.533ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.581     1.780    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.859 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=72, routed)          2.229     4.088    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y44         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.187 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.298     4.485    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X10Y44         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.424     1.584    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.079ns (6.696%)  route 1.101ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.101     2.981    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.079ns (6.696%)  route 1.101ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.101     2.981    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.079ns (6.696%)  route 1.101ns (93.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.101     2.981    <hidden>
    SLICE_X7Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X7Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.072%)  route 1.038ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.038     2.918    <hidden>
    SLICE_X9Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X9Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.072%)  route 1.038ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.038     2.918    <hidden>
    SLICE_X9Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X9Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.072%)  route 1.038ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.533ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.038     2.918    <hidden>
    SLICE_X9Y42          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.426     1.586    <hidden>
    SLICE_X9Y42          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.169ns (15.774%)  route 0.902ns (84.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.581ns (routing 0.591ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.533ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.581     1.780    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X8Y114         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.859 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=72, routed)          0.702     2.561    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y125         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.651 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.200     2.851    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X8Y125         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.450     1.610    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X8Y125         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.912ns  (logic 0.079ns (8.659%)  route 0.833ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.533ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.833     2.713    <hidden>
    SLICE_X13Y38         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.409     1.569    <hidden>
    SLICE_X13Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.912ns  (logic 0.079ns (8.659%)  route 0.833ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.591ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.533ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.602     1.801    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.880 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.833     2.713    <hidden>
    SLICE_X13Y38         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.409     1.569    <hidden>
    SLICE_X13Y38         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.469%)  route 0.143ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.143     1.191    <hidden>
    SLICE_X6Y123         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.028     1.166    <hidden>
    SLICE_X6Y123         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.469%)  route 0.143ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.143     1.191    <hidden>
    SLICE_X6Y123         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.028     1.166    <hidden>
    SLICE_X6Y123         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.469%)  route 0.143ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.143     1.191    <hidden>
    SLICE_X6Y123         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.028     1.166    <hidden>
    SLICE_X6Y123         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.655%)  route 0.159ns (80.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.159     1.207    <hidden>
    SLICE_X4Y122         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.032     1.170    <hidden>
    SLICE_X4Y122         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.655%)  route 0.159ns (80.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.159     1.207    <hidden>
    SLICE_X4Y122         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.032     1.170    <hidden>
    SLICE_X4Y122         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.655%)  route 0.159ns (80.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.159     1.207    <hidden>
    SLICE_X4Y122         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.032     1.170    <hidden>
    SLICE_X4Y122         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.468%)  route 0.184ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.888     0.999    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.184     1.222    <hidden>
    SLICE_X11Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.007     1.145    <hidden>
    SLICE_X11Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.468%)  route 0.184ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.888     0.999    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.184     1.222    <hidden>
    SLICE_X11Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.007     1.145    <hidden>
    SLICE_X11Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.468%)  route 0.184ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.888     0.999    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.184     1.222    <hidden>
    SLICE_X11Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.007     1.145    <hidden>
    SLICE_X11Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.908%)  route 0.192ns (83.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.365ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       0.898     1.009    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.192     1.240    <hidden>
    SLICE_X9Y125         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.034     1.172    <hidden>
    SLICE_X9Y125         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          3608 Endpoints
Min Delay          3608 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.310ns  (logic 2.795ns (64.852%)  route 1.515ns (35.148%))
  Logic Levels:           12  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.533ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.231     3.424 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/O[6]
                         net (fo=5, routed)           0.886     4.310    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[4]
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.451     1.611    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 2.795ns (65.108%)  route 1.498ns (34.892%))
  Logic Levels:           12  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.440ns (routing 0.533ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.231     3.424 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/O[6]
                         net (fo=5, routed)           0.869     4.293    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[4]
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.440     1.600    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 2.795ns (65.112%)  route 1.498ns (34.888%))
  Logic Levels:           12  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.533ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.231     3.424 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/O[6]
                         net (fo=5, routed)           0.869     4.293    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[4]
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.445     1.605    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 2.809ns (65.759%)  route 1.463ns (34.241%))
  Logic Levels:           12  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.533ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.245     3.438 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/O[7]
                         net (fo=5, routed)           0.834     4.272    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[5]
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.445     1.605    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 2.817ns (66.001%)  route 1.451ns (33.999%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.533ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.383 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.409    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1_n_5
    SLICE_X19Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.472 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_0_i_1/O[0]
                         net (fo=5, routed)           0.796     4.268    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[6]
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.451     1.611    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 2.817ns (66.042%)  route 1.448ns (33.958%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.452ns (routing 0.533ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.383 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.409    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1_n_5
    SLICE_X19Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.472 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_0_i_1/O[0]
                         net (fo=5, routed)           0.793     4.265    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[6]
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.452     1.612    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 2.817ns (66.156%)  route 1.441ns (33.844%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.440ns (routing 0.533ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.383 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.409    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1_n_5
    SLICE_X19Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.472 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_0_i_1/O[0]
                         net (fo=5, routed)           0.786     4.258    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[6]
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.440     1.600    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 2.795ns (65.661%)  route 1.462ns (34.339%))
  Logic Levels:           12  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.452ns (routing 0.533ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.231     3.424 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/O[6]
                         net (fo=5, routed)           0.833     4.257    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[4]
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.452     1.612    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 2.817ns (66.212%)  route 1.437ns (33.788%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.533ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.383 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.409    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1_n_5
    SLICE_X19Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.472 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_0_i_1/O[0]
                         net (fo=5, routed)           0.782     4.254    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[6]
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.445     1.605    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y26         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 2.837ns (66.760%)  route 1.413ns (33.240%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.533ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y20        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/PCIN[47]
    DSP48E2_X1Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.546     1.981 f  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     1.981    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     2.090 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.278     2.368    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2_n_81
    SLICE_X20Y53         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.456 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3/O
                         net (fo=1, routed)           0.022     2.478    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_i_3_n_5
    SLICE_X20Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.637 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.663    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__0_n_5
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.779 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product_carry__1/O[5]
                         net (fo=3, routed)           0.273     3.052    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__3__0[54]
    SLICE_X19Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.177 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17/O
                         net (fo=1, routed)           0.016     3.193    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_17_n_5
    SLICE_X19Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.383 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.409    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_i_1_n_5
    SLICE_X19Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.083     3.492 r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/q0_reg_0_i_1/O[1]
                         net (fo=5, routed)           0.758     4.250    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/sub_ln255_fu_604_p2[7]
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.451     1.611    design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/ap_clk
    RAMB18_X0Y27         RAMB18E2                                     r  design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.132ns (64.039%)  route 0.074ns (35.961%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.365ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y21        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X3Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[16])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X3Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.132 r  <hidden>
                         net (fo=4, routed)           0.074     0.206    <hidden>
    SLICE_X39Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.119     1.257    <hidden>
    SLICE_X39Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.132ns (63.462%)  route 0.076ns (36.538%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y58        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X0Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X0Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.076     0.208    <hidden>
    SLICE_X3Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.016     1.154    <hidden>
    SLICE_X3Y146         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.132ns (63.209%)  route 0.077ns (36.791%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y58        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X0Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X0Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  <hidden>
                         net (fo=4, routed)           0.077     0.209    <hidden>
    SLICE_X3Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.016     1.154    <hidden>
    SLICE_X3Y146         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.132ns (63.007%)  route 0.078ns (36.993%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.127ns (routing 0.365ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y66        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X4Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X4Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.078     0.209    <hidden>
    SLICE_X42Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.127     1.265    <hidden>
    SLICE_X42Y167        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.132ns (62.948%)  route 0.078ns (37.052%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.131ns (routing 0.365ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y66        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X4Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X4Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  <hidden>
                         net (fo=4, routed)           0.078     0.210    <hidden>
    SLICE_X42Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.131     1.269    <hidden>
    SLICE_X42Y166        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.132ns (62.945%)  route 0.078ns (37.055%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.365ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y36        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X2Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[38]_ALU_OUT[38])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X2Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.078     0.210    <hidden>
    SLICE_X27Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.013     1.151    <hidden>
    SLICE_X27Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.132ns (62.870%)  route 0.078ns (37.130%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.365ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  <hidden>
                         net (fo=4, routed)           0.078     0.210    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.106     1.244    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.132ns (62.646%)  route 0.079ns (37.354%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.123ns (routing 0.365ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y22        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X4Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X4Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.079     0.211    <hidden>
    SLICE_X41Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.123     1.261    <hidden>
    SLICE_X41Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.132ns (62.390%)  route 0.080ns (37.610%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.365ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y36        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X2Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[39])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X2Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.080     0.212    <hidden>
    SLICE_X28Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.003     1.141    <hidden>
    SLICE_X28Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.132ns (62.350%)  route 0.080ns (37.650%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.365ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.102     0.102 f  <hidden>
                         net (fo=1, routed)           0.000     0.102    <hidden>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.132 r  <hidden>
                         net (fo=3, routed)           0.080     0.212    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=31919, routed)       1.106     1.244    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>





