
adc_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036cc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08003890  08003890  00004890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf4  08003cf4  00005004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003cf4  08003cf4  00004cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cfc  08003cfc  00005004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cfc  08003cfc  00004cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d00  08003d00  00004d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08003d04  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  20000004  08003d08  00005004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08003d08  00005168  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000869f  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca1  00000000  00000000  0000d6d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  0000f378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000825  00000000  00000000  0000fe88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f089  00000000  00000000  000106ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008eef  00000000  00000000  0002f736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b1ec0  00000000  00000000  00038625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea4e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d8c  00000000  00000000  000ea528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000ed2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003878 	.word	0x08003878

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08003878 	.word	0x08003878

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f043 0201 	orr.w	r2, r3, #1
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	609a      	str	r2, [r3, #8]
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	609a      	str	r2, [r3, #8]
}
 8000564:	bf00      	nop
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057c:	b29b      	uxth	r3, r3
}
 800057e:	4618      	mov	r0, r3
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr

0800058a <LL_ADC_IsActiveFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOCS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(const ADC_TypeDef *ADCx)
{
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	f003 0302 	and.w	r3, r3, #2
 800059a:	2b02      	cmp	r3, #2
 800059c:	bf0c      	ite	eq
 800059e:	2301      	moveq	r3, #1
 80005a0:	2300      	movne	r3, #0
 80005a2:	b2db      	uxtb	r3, r3
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	370c      	adds	r7, #12
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <LL_ADC_ClearFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f06f 0202 	mvn.w	r2, #2
 80005be:	601a      	str	r2, [r3, #0]
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <LL_ADC_ClearFlag_OVR>:
  * @rmtoll SR       OVR            LL_ADC_ClearFlag_OVR
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_OVR);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f06f 0220 	mvn.w	r2, #32
 80005da:	601a      	str	r2, [r3, #0]
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr

080005e8 <LL_ADC_EnableIT_EOCS>:
  * @rmtoll CR1      EOCIE          LL_ADC_EnableIT_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOCS(ADC_TypeDef *ADCx)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	685b      	ldr	r3, [r3, #4]
 80005f4:	f043 0220 	orr.w	r2, r3, #32
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	605a      	str	r2, [r3, #4]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <adc_init>:
  * @brief  Initialize adc module
  * @param  *adc Pointer to the ADC_Handle_t instance
  * @param  *circ_buf Pointer to CircBuf instance
  * @retval Void
**/
void adc_init(ADC_Handle_t* adc, CircBuf* circ_buf) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]


	// initialize software state
	adc->Instance = ADC1;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4a12      	ldr	r2, [pc, #72]	@ (8000660 <adc_init+0x58>)
 8000616:	601a      	str	r2, [r3, #0]
	adc->sample = 0;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2200      	movs	r2, #0
 800061c:	809a      	strh	r2, [r3, #4]
	adc->circ_buffer = circ_buf;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	683a      	ldr	r2, [r7, #0]
 8000622:	609a      	str	r2, [r3, #8]

	// clear potential flags + flush DR
		LL_ADC_ClearFlag_EOCS(adc->Instance);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff ffc1 	bl	80005b0 <LL_ADC_ClearFlag_EOCS>
		LL_ADC_ClearFlag_OVR(adc->Instance);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff ffca 	bl	80005cc <LL_ADC_ClearFlag_OVR>
		(void)LL_ADC_REG_ReadConversionData12(adc->Instance);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff ff97 	bl	8000570 <LL_ADC_REG_ReadConversionData12>

	// enable adc instance
	LL_ADC_Enable(adc->Instance);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ff72 	bl	8000530 <LL_ADC_Enable>

	// enable flags
	LL_ADC_EnableIT_EOCS(adc->Instance);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffc9 	bl	80005e8 <LL_ADC_EnableIT_EOCS>
}
 8000656:	bf00      	nop
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40012000 	.word	0x40012000

08000664 <adc_start_conversion>:
/**
  * @brief  Start Analog-to-Digital Conversion
  * @param  *adc Pointer to the ADC_Handle_t instance
  * @retval Void
**/
void adc_start_conversion(ADC_Handle_t* adc) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]

	// start conversion
	LL_ADC_REG_StartConversionSWStart(adc->Instance);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff6d 	bl	8000550 <LL_ADC_REG_StartConversionSWStart>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <adc_handle_irq>:
/**
  * @brief  Read, convert, and store ADC sample upon IT
  * @param  *adc Pointer to the ADC_Handle_t instance
  * @retval Void
**/
void adc_handle_irq(ADC_Handle_t* adc) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	// variable for new sample
	uint16_t raw_data;
	uint16_t data;

	// if End of Conversion flag active, configure and load new sample
	if (LL_ADC_IsActiveFlag_EOCS(adc->Instance)) {
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4618      	mov	r0, r3
 800068e:	f7ff ff7c 	bl	800058a <LL_ADC_IsActiveFlag_EOCS>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d015      	beq.n	80006c4 <adc_handle_irq+0x44>

		// read sample data (clear flag to be safe)
		raw_data = LL_ADC_REG_ReadConversionData12(adc->Instance);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ff67 	bl	8000570 <LL_ADC_REG_ReadConversionData12>
 80006a2:	4603      	mov	r3, r0
 80006a4:	81fb      	strh	r3, [r7, #14]
		LL_ADC_ClearFlag_EOCS(adc->Instance);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ff80 	bl	80005b0 <LL_ADC_ClearFlag_EOCS>

		// run low-pass filter envelope function
		data = display_low_pass_filter(&disp, raw_data);
 80006b0:	89fb      	ldrh	r3, [r7, #14]
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	@ (80006cc <adc_handle_irq+0x4c>)
 80006b6:	f000 f8fd 	bl	80008b4 <display_low_pass_filter>
 80006ba:	4603      	mov	r3, r0
 80006bc:	81bb      	strh	r3, [r7, #12]

		// set new sample to adc->sample; update adc->last_sample
		adc->sample = data;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	89ba      	ldrh	r2, [r7, #12]
 80006c2:	809a      	strh	r2, [r3, #4]
	}

}
 80006c4:	bf00      	nop
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	20000134 	.word	0x20000134

080006d0 <circbuf_init>:
/**
  * @brief  Initialize circbuf module
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval Void
**/
void circbuf_init(CircBuf* circbuf) {
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]

	// set fields
    circbuf->head = 0;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2200      	movs	r2, #0
 80006dc:	801a      	strh	r2, [r3, #0]
    circbuf->tail = 0;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2200      	movs	r2, #0
 80006e2:	805a      	strh	r2, [r3, #2]
    circbuf->size = CIRC_BUF_SIZE;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ea:	809a      	strh	r2, [r3, #4]

}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr

080006f8 <circbuf_is_empty>:
  * @brief  Return true if buffer is empty
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval - true if empty
  * 		- false if not empty
**/
bool circbuf_is_empty(CircBuf* circbuf) {
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	return circbuf->tail == circbuf->head;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	885a      	ldrh	r2, [r3, #2]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	881b      	ldrh	r3, [r3, #0]
 8000708:	429a      	cmp	r2, r3
 800070a:	bf0c      	ite	eq
 800070c:	2301      	moveq	r3, #1
 800070e:	2300      	movne	r3, #0
 8000710:	b2db      	uxtb	r3, r3
}
 8000712:	4618      	mov	r0, r3
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr

0800071e <circbuf_is_full>:
  * @brief  Return true if buffer is full
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval - true if full
  * 		- false if not full
**/
bool circbuf_is_full(CircBuf* circbuf) {
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
	return ((circbuf->head + 1) % circbuf->size) == circbuf->tail;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	8892      	ldrh	r2, [r2, #4]
 8000730:	fb93 f1f2 	sdiv	r1, r3, r2
 8000734:	fb01 f202 	mul.w	r2, r1, r2
 8000738:	1a9b      	subs	r3, r3, r2
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	8852      	ldrh	r2, [r2, #2]
 800073e:	4293      	cmp	r3, r2
 8000740:	bf0c      	ite	eq
 8000742:	2301      	moveq	r3, #1
 8000744:	2300      	movne	r3, #0
 8000746:	b2db      	uxtb	r3, r3
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <circbuf_peek_contiguous>:
  * @param  **ptr Pointer to pointer to start of contiguous chunk
  * @param  *len Pointer to length of contiguous chunk
  * @retval Void
**/

void circbuf_peek_contiguous(CircBuf* circbuf, uint8_t** ptr, uint16_t* len) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	607a      	str	r2, [r7, #4]

	// if buffer empty, return NULL pointer and length 0
	if (circbuf_is_empty(circbuf)) {
 8000760:	68f8      	ldr	r0, [r7, #12]
 8000762:	f7ff ffc9 	bl	80006f8 <circbuf_is_empty>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d006      	beq.n	800077a <circbuf_peek_contiguous+0x26>
    	*len = 0;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2200      	movs	r2, #0
 8000770:	801a      	strh	r2, [r3, #0]
    	*ptr = NULL;
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
    	return;
 8000778:	e01f      	b.n	80007ba <circbuf_peek_contiguous+0x66>
    }

	// set DMA pointer to point to tail
    *ptr = &circbuf->buffer[circbuf->tail];
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	885b      	ldrh	r3, [r3, #2]
 800077e:	461a      	mov	r2, r3
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4413      	add	r3, r2
 8000784:	1d9a      	adds	r2, r3, #6
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	601a      	str	r2, [r3, #0]

    // set length
    if (circbuf->tail < circbuf->head) {
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	885a      	ldrh	r2, [r3, #2]
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	881b      	ldrh	r3, [r3, #0]
 8000792:	429a      	cmp	r2, r3
 8000794:	d208      	bcs.n	80007a8 <circbuf_peek_contiguous+0x54>
    	*len = circbuf->head - circbuf->tail; // if head is ahead of tail
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	881a      	ldrh	r2, [r3, #0]
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	885b      	ldrh	r3, [r3, #2]
 800079e:	1ad3      	subs	r3, r2, r3
 80007a0:	b29a      	uxth	r2, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	801a      	strh	r2, [r3, #0]
    } else {
    	*len = circbuf->size - circbuf->tail; // if head wrapped around
    }
    return;
 80007a6:	e007      	b.n	80007b8 <circbuf_peek_contiguous+0x64>
    	*len = circbuf->size - circbuf->tail; // if head wrapped around
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	889a      	ldrh	r2, [r3, #4]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	885b      	ldrh	r3, [r3, #2]
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	801a      	strh	r2, [r3, #0]
    return;
 80007b8:	bf00      	nop
}
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <circbuf_advance>:
  * @brief  Advance tail the length of the chunk that was just sent over DMA
  * @param  *circbuf Pointer to the CircBuf instance
  * @param  len Length of chunk that was just sent over DMA
  * @retval Void
**/
void circbuf_advance(CircBuf* circbuf, uint16_t len) {
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	807b      	strh	r3, [r7, #2]

	// advance tail, taking wrap-around into account
	circbuf->tail = (circbuf->tail + len) % circbuf->size;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	885b      	ldrh	r3, [r3, #2]
 80007d0:	461a      	mov	r2, r3
 80007d2:	887b      	ldrh	r3, [r7, #2]
 80007d4:	4413      	add	r3, r2
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	8892      	ldrh	r2, [r2, #4]
 80007da:	fb93 f1f2 	sdiv	r1, r3, r2
 80007de:	fb01 f202 	mul.w	r2, r1, r2
 80007e2:	1a9b      	subs	r3, r3, r2
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	805a      	strh	r2, [r3, #2]

}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <circbuf_count>:
/**
  * @brief  Return int of count of values currently in buffer
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval uint16_t of count of values currently in buffer
**/
uint16_t circbuf_count(CircBuf* circbuf) {
 80007f6:	b480      	push	{r7}
 80007f8:	b083      	sub	sp, #12
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]

	// return total count in buffer
	if (circbuf->head >= circbuf->tail)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	881a      	ldrh	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	885b      	ldrh	r3, [r3, #2]
 8000806:	429a      	cmp	r2, r3
 8000808:	d306      	bcc.n	8000818 <circbuf_count+0x22>
	        return circbuf->head - circbuf->tail;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	881a      	ldrh	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	885b      	ldrh	r3, [r3, #2]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	b29b      	uxth	r3, r3
 8000816:	e009      	b.n	800082c <circbuf_count+0x36>
	    else
	        return circbuf->size - (circbuf->tail - circbuf->head);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	889a      	ldrh	r2, [r3, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	8819      	ldrh	r1, [r3, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	885b      	ldrh	r3, [r3, #2]
 8000824:	1acb      	subs	r3, r1, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	4413      	add	r3, r2
 800082a:	b29b      	uxth	r3, r3
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <circbuf_write_byte>:
  * @note   If buffer full, it overwrites the oldest byte
  * @param  *circbuf Pointer to the CircBuf instance
  * @param  byte Byte of data to by written to buffer (char, ADC value)
  * @retval Void
**/
void circbuf_write_byte(CircBuf* circbuf, uint8_t byte) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	70fb      	strb	r3, [r7, #3]

    if (circbuf_is_full(circbuf)) {
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f7ff ff6a 	bl	800071e <circbuf_is_full>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d00c      	beq.n	800086a <circbuf_write_byte+0x32>
    	circbuf->tail = (circbuf->tail + 1) % circbuf->size;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	885b      	ldrh	r3, [r3, #2]
 8000854:	3301      	adds	r3, #1
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	8892      	ldrh	r2, [r2, #4]
 800085a:	fb93 f1f2 	sdiv	r1, r3, r2
 800085e:	fb01 f202 	mul.w	r2, r1, r2
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	b29a      	uxth	r2, r3
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	805a      	strh	r2, [r3, #2]
    }

	circbuf->buffer[circbuf->head] = byte;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	78fa      	ldrb	r2, [r7, #3]
 8000876:	719a      	strb	r2, [r3, #6]
    circbuf->head = (circbuf->head + 1) % circbuf->size;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	3301      	adds	r3, #1
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	8892      	ldrh	r2, [r2, #4]
 8000882:	fb93 f1f2 	sdiv	r1, r3, r2
 8000886:	fb01 f202 	mul.w	r2, r1, r2
 800088a:	1a9b      	subs	r3, r3, r2
 800088c:	b29a      	uxth	r2, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	801a      	strh	r2, [r3, #0]
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <display_init>:
/**
  * @brief  Initialize display module
  * @param  disp Pointer to the DISP_Handle_t instance
  * @retval Void
**/
void display_init(DISPLAY_Handle_t* disp) {
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]

	// set isf field
	disp->isf = 16;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2210      	movs	r2, #16
 80008a6:	801a      	strh	r2, [r3, #0]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <display_low_pass_filter>:

uint16_t display_low_pass_filter(DISPLAY_Handle_t* disp, uint16_t raw) {
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	807b      	strh	r3, [r7, #2]

	 static int32_t env = 0;

	 int32_t x = raw - 2048;
 80008c0:	887b      	ldrh	r3, [r7, #2]
 80008c2:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80008c6:	60fb      	str	r3, [r7, #12]
	 if (x < 0) x = -x;
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	da02      	bge.n	80008d4 <display_low_pass_filter+0x20>
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	425b      	negs	r3, r3
 80008d2:	60fb      	str	r3, [r7, #12]

	 env = env + (x - env) / disp->isf;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <display_low_pass_filter+0x4c>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	1ad3      	subs	r3, r2, r3
 80008dc:	687a      	ldr	r2, [r7, #4]
 80008de:	8812      	ldrh	r2, [r2, #0]
 80008e0:	fb93 f2f2 	sdiv	r2, r3, r2
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <display_low_pass_filter+0x4c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4413      	add	r3, r2
 80008ea:	4a05      	ldr	r2, [pc, #20]	@ (8000900 <display_low_pass_filter+0x4c>)
 80008ec:	6013      	str	r3, [r2, #0]
	 return (uint16_t)env;
 80008ee:	4b04      	ldr	r3, [pc, #16]	@ (8000900 <display_low_pass_filter+0x4c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	b29b      	uxth	r3, r3
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	20000138 	.word	0x20000138

08000904 <display_update>:

void display_update(ADC_Handle_t* adc, CircBuf* circ_buf) {
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]



	//char buf[32];

	uint16_t level = adc->sample;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	889b      	ldrh	r3, [r3, #4]
 8000912:	81fb      	strh	r3, [r7, #14]

	//snprintf(buf, sizeof(buf), "ADC: %u\r\n", level);

	//uart_DMA_printf(&uart, buf);

	if (level < 19) {
 8000914:	89fb      	ldrh	r3, [r7, #14]
 8000916:	2b12      	cmp	r3, #18
 8000918:	d804      	bhi.n	8000924 <display_update+0x20>
	    uart_DMA_printf(&uart, "\r[....................]");
 800091a:	498b      	ldr	r1, [pc, #556]	@ (8000b48 <display_update+0x244>)
 800091c:	488b      	ldr	r0, [pc, #556]	@ (8000b4c <display_update+0x248>)
 800091e:	f001 fe0d 	bl	800253c <uart_DMA_printf>
	// [||||||||||||||||||:.]
	// [|||||||||||||||||||.]
	// [|||||||||||||||||||:]
	// [||||||||||||||||||||]

}
 8000922:	e225      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 19 && level < 38) {
 8000924:	89fb      	ldrh	r3, [r7, #14]
 8000926:	2b12      	cmp	r3, #18
 8000928:	d907      	bls.n	800093a <display_update+0x36>
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	2b25      	cmp	r3, #37	@ 0x25
 800092e:	d804      	bhi.n	800093a <display_update+0x36>
	    uart_DMA_printf(&uart, "\r[:...................]");
 8000930:	4987      	ldr	r1, [pc, #540]	@ (8000b50 <display_update+0x24c>)
 8000932:	4886      	ldr	r0, [pc, #536]	@ (8000b4c <display_update+0x248>)
 8000934:	f001 fe02 	bl	800253c <uart_DMA_printf>
 8000938:	e21a      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 38 && level < 56) {
 800093a:	89fb      	ldrh	r3, [r7, #14]
 800093c:	2b25      	cmp	r3, #37	@ 0x25
 800093e:	d907      	bls.n	8000950 <display_update+0x4c>
 8000940:	89fb      	ldrh	r3, [r7, #14]
 8000942:	2b37      	cmp	r3, #55	@ 0x37
 8000944:	d804      	bhi.n	8000950 <display_update+0x4c>
	    uart_DMA_printf(&uart, "\r[|...................]");
 8000946:	4983      	ldr	r1, [pc, #524]	@ (8000b54 <display_update+0x250>)
 8000948:	4880      	ldr	r0, [pc, #512]	@ (8000b4c <display_update+0x248>)
 800094a:	f001 fdf7 	bl	800253c <uart_DMA_printf>
 800094e:	e20f      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 56 && level < 75) {
 8000950:	89fb      	ldrh	r3, [r7, #14]
 8000952:	2b37      	cmp	r3, #55	@ 0x37
 8000954:	d907      	bls.n	8000966 <display_update+0x62>
 8000956:	89fb      	ldrh	r3, [r7, #14]
 8000958:	2b4a      	cmp	r3, #74	@ 0x4a
 800095a:	d804      	bhi.n	8000966 <display_update+0x62>
	    uart_DMA_printf(&uart, "\r[|:..................]");
 800095c:	497e      	ldr	r1, [pc, #504]	@ (8000b58 <display_update+0x254>)
 800095e:	487b      	ldr	r0, [pc, #492]	@ (8000b4c <display_update+0x248>)
 8000960:	f001 fdec 	bl	800253c <uart_DMA_printf>
 8000964:	e204      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 75 && level < 94) {
 8000966:	89fb      	ldrh	r3, [r7, #14]
 8000968:	2b4a      	cmp	r3, #74	@ 0x4a
 800096a:	d907      	bls.n	800097c <display_update+0x78>
 800096c:	89fb      	ldrh	r3, [r7, #14]
 800096e:	2b5d      	cmp	r3, #93	@ 0x5d
 8000970:	d804      	bhi.n	800097c <display_update+0x78>
	    uart_DMA_printf(&uart, "\r[||..................]");
 8000972:	497a      	ldr	r1, [pc, #488]	@ (8000b5c <display_update+0x258>)
 8000974:	4875      	ldr	r0, [pc, #468]	@ (8000b4c <display_update+0x248>)
 8000976:	f001 fde1 	bl	800253c <uart_DMA_printf>
 800097a:	e1f9      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 94 && level < 113) {
 800097c:	89fb      	ldrh	r3, [r7, #14]
 800097e:	2b5d      	cmp	r3, #93	@ 0x5d
 8000980:	d907      	bls.n	8000992 <display_update+0x8e>
 8000982:	89fb      	ldrh	r3, [r7, #14]
 8000984:	2b70      	cmp	r3, #112	@ 0x70
 8000986:	d804      	bhi.n	8000992 <display_update+0x8e>
	    uart_DMA_printf(&uart, "\r[||:.................]");
 8000988:	4975      	ldr	r1, [pc, #468]	@ (8000b60 <display_update+0x25c>)
 800098a:	4870      	ldr	r0, [pc, #448]	@ (8000b4c <display_update+0x248>)
 800098c:	f001 fdd6 	bl	800253c <uart_DMA_printf>
 8000990:	e1ee      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 113 && level < 131) {
 8000992:	89fb      	ldrh	r3, [r7, #14]
 8000994:	2b70      	cmp	r3, #112	@ 0x70
 8000996:	d907      	bls.n	80009a8 <display_update+0xa4>
 8000998:	89fb      	ldrh	r3, [r7, #14]
 800099a:	2b82      	cmp	r3, #130	@ 0x82
 800099c:	d804      	bhi.n	80009a8 <display_update+0xa4>
	    uart_DMA_printf(&uart, "\r[|||.................]");
 800099e:	4971      	ldr	r1, [pc, #452]	@ (8000b64 <display_update+0x260>)
 80009a0:	486a      	ldr	r0, [pc, #424]	@ (8000b4c <display_update+0x248>)
 80009a2:	f001 fdcb 	bl	800253c <uart_DMA_printf>
 80009a6:	e1e3      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 131 && level < 150) {
 80009a8:	89fb      	ldrh	r3, [r7, #14]
 80009aa:	2b82      	cmp	r3, #130	@ 0x82
 80009ac:	d907      	bls.n	80009be <display_update+0xba>
 80009ae:	89fb      	ldrh	r3, [r7, #14]
 80009b0:	2b95      	cmp	r3, #149	@ 0x95
 80009b2:	d804      	bhi.n	80009be <display_update+0xba>
	    uart_DMA_printf(&uart, "\r[|||:................]");
 80009b4:	496c      	ldr	r1, [pc, #432]	@ (8000b68 <display_update+0x264>)
 80009b6:	4865      	ldr	r0, [pc, #404]	@ (8000b4c <display_update+0x248>)
 80009b8:	f001 fdc0 	bl	800253c <uart_DMA_printf>
 80009bc:	e1d8      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 150 && level < 169) {
 80009be:	89fb      	ldrh	r3, [r7, #14]
 80009c0:	2b95      	cmp	r3, #149	@ 0x95
 80009c2:	d907      	bls.n	80009d4 <display_update+0xd0>
 80009c4:	89fb      	ldrh	r3, [r7, #14]
 80009c6:	2ba8      	cmp	r3, #168	@ 0xa8
 80009c8:	d804      	bhi.n	80009d4 <display_update+0xd0>
	    uart_DMA_printf(&uart, "\r[||||................]");
 80009ca:	4968      	ldr	r1, [pc, #416]	@ (8000b6c <display_update+0x268>)
 80009cc:	485f      	ldr	r0, [pc, #380]	@ (8000b4c <display_update+0x248>)
 80009ce:	f001 fdb5 	bl	800253c <uart_DMA_printf>
 80009d2:	e1cd      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 169 && level < 188) {
 80009d4:	89fb      	ldrh	r3, [r7, #14]
 80009d6:	2ba8      	cmp	r3, #168	@ 0xa8
 80009d8:	d907      	bls.n	80009ea <display_update+0xe6>
 80009da:	89fb      	ldrh	r3, [r7, #14]
 80009dc:	2bbb      	cmp	r3, #187	@ 0xbb
 80009de:	d804      	bhi.n	80009ea <display_update+0xe6>
	    uart_DMA_printf(&uart, "\r[||||:...............]");
 80009e0:	4963      	ldr	r1, [pc, #396]	@ (8000b70 <display_update+0x26c>)
 80009e2:	485a      	ldr	r0, [pc, #360]	@ (8000b4c <display_update+0x248>)
 80009e4:	f001 fdaa 	bl	800253c <uart_DMA_printf>
 80009e8:	e1c2      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 188 && level < 206) {
 80009ea:	89fb      	ldrh	r3, [r7, #14]
 80009ec:	2bbb      	cmp	r3, #187	@ 0xbb
 80009ee:	d907      	bls.n	8000a00 <display_update+0xfc>
 80009f0:	89fb      	ldrh	r3, [r7, #14]
 80009f2:	2bcd      	cmp	r3, #205	@ 0xcd
 80009f4:	d804      	bhi.n	8000a00 <display_update+0xfc>
	    uart_DMA_printf(&uart, "\r[|||||...............]");
 80009f6:	495f      	ldr	r1, [pc, #380]	@ (8000b74 <display_update+0x270>)
 80009f8:	4854      	ldr	r0, [pc, #336]	@ (8000b4c <display_update+0x248>)
 80009fa:	f001 fd9f 	bl	800253c <uart_DMA_printf>
 80009fe:	e1b7      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 206 && level < 225) {
 8000a00:	89fb      	ldrh	r3, [r7, #14]
 8000a02:	2bcd      	cmp	r3, #205	@ 0xcd
 8000a04:	d907      	bls.n	8000a16 <display_update+0x112>
 8000a06:	89fb      	ldrh	r3, [r7, #14]
 8000a08:	2be0      	cmp	r3, #224	@ 0xe0
 8000a0a:	d804      	bhi.n	8000a16 <display_update+0x112>
	    uart_DMA_printf(&uart, "\r[|||||:..............]");
 8000a0c:	495a      	ldr	r1, [pc, #360]	@ (8000b78 <display_update+0x274>)
 8000a0e:	484f      	ldr	r0, [pc, #316]	@ (8000b4c <display_update+0x248>)
 8000a10:	f001 fd94 	bl	800253c <uart_DMA_printf>
 8000a14:	e1ac      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 225 && level < 244) {
 8000a16:	89fb      	ldrh	r3, [r7, #14]
 8000a18:	2be0      	cmp	r3, #224	@ 0xe0
 8000a1a:	d907      	bls.n	8000a2c <display_update+0x128>
 8000a1c:	89fb      	ldrh	r3, [r7, #14]
 8000a1e:	2bf3      	cmp	r3, #243	@ 0xf3
 8000a20:	d804      	bhi.n	8000a2c <display_update+0x128>
	    uart_DMA_printf(&uart, "\r[||||||..............]");
 8000a22:	4956      	ldr	r1, [pc, #344]	@ (8000b7c <display_update+0x278>)
 8000a24:	4849      	ldr	r0, [pc, #292]	@ (8000b4c <display_update+0x248>)
 8000a26:	f001 fd89 	bl	800253c <uart_DMA_printf>
 8000a2a:	e1a1      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 244 && level < 263) {
 8000a2c:	89fb      	ldrh	r3, [r7, #14]
 8000a2e:	2bf3      	cmp	r3, #243	@ 0xf3
 8000a30:	d908      	bls.n	8000a44 <display_update+0x140>
 8000a32:	89fb      	ldrh	r3, [r7, #14]
 8000a34:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8000a38:	d804      	bhi.n	8000a44 <display_update+0x140>
	    uart_DMA_printf(&uart, "\r[||||||:.............]");
 8000a3a:	4951      	ldr	r1, [pc, #324]	@ (8000b80 <display_update+0x27c>)
 8000a3c:	4843      	ldr	r0, [pc, #268]	@ (8000b4c <display_update+0x248>)
 8000a3e:	f001 fd7d 	bl	800253c <uart_DMA_printf>
 8000a42:	e195      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 263 && level < 281) {
 8000a44:	89fb      	ldrh	r3, [r7, #14]
 8000a46:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8000a4a:	d908      	bls.n	8000a5e <display_update+0x15a>
 8000a4c:	89fb      	ldrh	r3, [r7, #14]
 8000a4e:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8000a52:	d804      	bhi.n	8000a5e <display_update+0x15a>
	    uart_DMA_printf(&uart, "\r[|||||||.............]");
 8000a54:	494b      	ldr	r1, [pc, #300]	@ (8000b84 <display_update+0x280>)
 8000a56:	483d      	ldr	r0, [pc, #244]	@ (8000b4c <display_update+0x248>)
 8000a58:	f001 fd70 	bl	800253c <uart_DMA_printf>
 8000a5c:	e188      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 281 && level < 300) {
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8000a64:	d908      	bls.n	8000a78 <display_update+0x174>
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a6c:	d204      	bcs.n	8000a78 <display_update+0x174>
	    uart_DMA_printf(&uart, "\r[|||||||:............]");
 8000a6e:	4946      	ldr	r1, [pc, #280]	@ (8000b88 <display_update+0x284>)
 8000a70:	4836      	ldr	r0, [pc, #216]	@ (8000b4c <display_update+0x248>)
 8000a72:	f001 fd63 	bl	800253c <uart_DMA_printf>
 8000a76:	e17b      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 300 && level < 319) {
 8000a78:	89fb      	ldrh	r3, [r7, #14]
 8000a7a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a7e:	d308      	bcc.n	8000a92 <display_update+0x18e>
 8000a80:	89fb      	ldrh	r3, [r7, #14]
 8000a82:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8000a86:	d804      	bhi.n	8000a92 <display_update+0x18e>
	    uart_DMA_printf(&uart, "\r[||||||||............]");
 8000a88:	4940      	ldr	r1, [pc, #256]	@ (8000b8c <display_update+0x288>)
 8000a8a:	4830      	ldr	r0, [pc, #192]	@ (8000b4c <display_update+0x248>)
 8000a8c:	f001 fd56 	bl	800253c <uart_DMA_printf>
 8000a90:	e16e      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 319 && level < 338) {
 8000a92:	89fb      	ldrh	r3, [r7, #14]
 8000a94:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8000a98:	d908      	bls.n	8000aac <display_update+0x1a8>
 8000a9a:	89fb      	ldrh	r3, [r7, #14]
 8000a9c:	f5b3 7fa9 	cmp.w	r3, #338	@ 0x152
 8000aa0:	d204      	bcs.n	8000aac <display_update+0x1a8>
	    uart_DMA_printf(&uart, "\r[||||||||:...........]");
 8000aa2:	493b      	ldr	r1, [pc, #236]	@ (8000b90 <display_update+0x28c>)
 8000aa4:	4829      	ldr	r0, [pc, #164]	@ (8000b4c <display_update+0x248>)
 8000aa6:	f001 fd49 	bl	800253c <uart_DMA_printf>
 8000aaa:	e161      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 338 && level < 356) {
 8000aac:	89fb      	ldrh	r3, [r7, #14]
 8000aae:	f5b3 7fa9 	cmp.w	r3, #338	@ 0x152
 8000ab2:	d308      	bcc.n	8000ac6 <display_update+0x1c2>
 8000ab4:	89fb      	ldrh	r3, [r7, #14]
 8000ab6:	f5b3 7fb2 	cmp.w	r3, #356	@ 0x164
 8000aba:	d204      	bcs.n	8000ac6 <display_update+0x1c2>
	    uart_DMA_printf(&uart, "\r[|||||||||...........]");
 8000abc:	4935      	ldr	r1, [pc, #212]	@ (8000b94 <display_update+0x290>)
 8000abe:	4823      	ldr	r0, [pc, #140]	@ (8000b4c <display_update+0x248>)
 8000ac0:	f001 fd3c 	bl	800253c <uart_DMA_printf>
 8000ac4:	e154      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 356 && level < 375) {
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	f5b3 7fb2 	cmp.w	r3, #356	@ 0x164
 8000acc:	d308      	bcc.n	8000ae0 <display_update+0x1dc>
 8000ace:	89fb      	ldrh	r3, [r7, #14]
 8000ad0:	f5b3 7fbb 	cmp.w	r3, #374	@ 0x176
 8000ad4:	d804      	bhi.n	8000ae0 <display_update+0x1dc>
	    uart_DMA_printf(&uart, "\r[|||||||||:..........]");
 8000ad6:	4930      	ldr	r1, [pc, #192]	@ (8000b98 <display_update+0x294>)
 8000ad8:	481c      	ldr	r0, [pc, #112]	@ (8000b4c <display_update+0x248>)
 8000ada:	f001 fd2f 	bl	800253c <uart_DMA_printf>
 8000ade:	e147      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 375 && level < 394) {
 8000ae0:	89fb      	ldrh	r3, [r7, #14]
 8000ae2:	f5b3 7fbb 	cmp.w	r3, #374	@ 0x176
 8000ae6:	d908      	bls.n	8000afa <display_update+0x1f6>
 8000ae8:	89fb      	ldrh	r3, [r7, #14]
 8000aea:	f5b3 7fc5 	cmp.w	r3, #394	@ 0x18a
 8000aee:	d204      	bcs.n	8000afa <display_update+0x1f6>
	    uart_DMA_printf(&uart, "\r[||||||||||..........]");
 8000af0:	492a      	ldr	r1, [pc, #168]	@ (8000b9c <display_update+0x298>)
 8000af2:	4816      	ldr	r0, [pc, #88]	@ (8000b4c <display_update+0x248>)
 8000af4:	f001 fd22 	bl	800253c <uart_DMA_printf>
 8000af8:	e13a      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 394 && level < 413) {
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f5b3 7fc5 	cmp.w	r3, #394	@ 0x18a
 8000b00:	d308      	bcc.n	8000b14 <display_update+0x210>
 8000b02:	89fb      	ldrh	r3, [r7, #14]
 8000b04:	f5b3 7fce 	cmp.w	r3, #412	@ 0x19c
 8000b08:	d804      	bhi.n	8000b14 <display_update+0x210>
	    uart_DMA_printf(&uart, "\r[||||||||||:.........]");
 8000b0a:	4925      	ldr	r1, [pc, #148]	@ (8000ba0 <display_update+0x29c>)
 8000b0c:	480f      	ldr	r0, [pc, #60]	@ (8000b4c <display_update+0x248>)
 8000b0e:	f001 fd15 	bl	800253c <uart_DMA_printf>
 8000b12:	e12d      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 413 && level < 431) {
 8000b14:	89fb      	ldrh	r3, [r7, #14]
 8000b16:	f5b3 7fce 	cmp.w	r3, #412	@ 0x19c
 8000b1a:	d908      	bls.n	8000b2e <display_update+0x22a>
 8000b1c:	89fb      	ldrh	r3, [r7, #14]
 8000b1e:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 8000b22:	d804      	bhi.n	8000b2e <display_update+0x22a>
	    uart_DMA_printf(&uart, "\r[|||||||||||.........]");
 8000b24:	491f      	ldr	r1, [pc, #124]	@ (8000ba4 <display_update+0x2a0>)
 8000b26:	4809      	ldr	r0, [pc, #36]	@ (8000b4c <display_update+0x248>)
 8000b28:	f001 fd08 	bl	800253c <uart_DMA_printf>
 8000b2c:	e120      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 431 && level < 450) {
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 8000b34:	d93a      	bls.n	8000bac <display_update+0x2a8>
 8000b36:	89fb      	ldrh	r3, [r7, #14]
 8000b38:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8000b3c:	d236      	bcs.n	8000bac <display_update+0x2a8>
	    uart_DMA_printf(&uart, "\r[|||||||||||:........]");
 8000b3e:	491a      	ldr	r1, [pc, #104]	@ (8000ba8 <display_update+0x2a4>)
 8000b40:	4802      	ldr	r0, [pc, #8]	@ (8000b4c <display_update+0x248>)
 8000b42:	f001 fcfb 	bl	800253c <uart_DMA_printf>
 8000b46:	e113      	b.n	8000d70 <display_update+0x46c>
 8000b48:	08003890 	.word	0x08003890
 8000b4c:	20000150 	.word	0x20000150
 8000b50:	080038a8 	.word	0x080038a8
 8000b54:	080038c0 	.word	0x080038c0
 8000b58:	080038d8 	.word	0x080038d8
 8000b5c:	080038f0 	.word	0x080038f0
 8000b60:	08003908 	.word	0x08003908
 8000b64:	08003920 	.word	0x08003920
 8000b68:	08003938 	.word	0x08003938
 8000b6c:	08003950 	.word	0x08003950
 8000b70:	08003968 	.word	0x08003968
 8000b74:	08003980 	.word	0x08003980
 8000b78:	08003998 	.word	0x08003998
 8000b7c:	080039b0 	.word	0x080039b0
 8000b80:	080039c8 	.word	0x080039c8
 8000b84:	080039e0 	.word	0x080039e0
 8000b88:	080039f8 	.word	0x080039f8
 8000b8c:	08003a10 	.word	0x08003a10
 8000b90:	08003a28 	.word	0x08003a28
 8000b94:	08003a40 	.word	0x08003a40
 8000b98:	08003a58 	.word	0x08003a58
 8000b9c:	08003a70 	.word	0x08003a70
 8000ba0:	08003a88 	.word	0x08003a88
 8000ba4:	08003aa0 	.word	0x08003aa0
 8000ba8:	08003ab8 	.word	0x08003ab8
	} else if (level >= 450 && level < 469) {
 8000bac:	89fb      	ldrh	r3, [r7, #14]
 8000bae:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8000bb2:	d308      	bcc.n	8000bc6 <display_update+0x2c2>
 8000bb4:	89fb      	ldrh	r3, [r7, #14]
 8000bb6:	f5b3 7fea 	cmp.w	r3, #468	@ 0x1d4
 8000bba:	d804      	bhi.n	8000bc6 <display_update+0x2c2>
	    uart_DMA_printf(&uart, "\r[||||||||||||........]");
 8000bbc:	496e      	ldr	r1, [pc, #440]	@ (8000d78 <display_update+0x474>)
 8000bbe:	486f      	ldr	r0, [pc, #444]	@ (8000d7c <display_update+0x478>)
 8000bc0:	f001 fcbc 	bl	800253c <uart_DMA_printf>
 8000bc4:	e0d4      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 469 && level < 488) {
 8000bc6:	89fb      	ldrh	r3, [r7, #14]
 8000bc8:	f5b3 7fea 	cmp.w	r3, #468	@ 0x1d4
 8000bcc:	d908      	bls.n	8000be0 <display_update+0x2dc>
 8000bce:	89fb      	ldrh	r3, [r7, #14]
 8000bd0:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 8000bd4:	d204      	bcs.n	8000be0 <display_update+0x2dc>
	    uart_DMA_printf(&uart, "\r[||||||||||||:.......]");
 8000bd6:	496a      	ldr	r1, [pc, #424]	@ (8000d80 <display_update+0x47c>)
 8000bd8:	4868      	ldr	r0, [pc, #416]	@ (8000d7c <display_update+0x478>)
 8000bda:	f001 fcaf 	bl	800253c <uart_DMA_printf>
 8000bde:	e0c7      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 488 && level < 506) {
 8000be0:	89fb      	ldrh	r3, [r7, #14]
 8000be2:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 8000be6:	d308      	bcc.n	8000bfa <display_update+0x2f6>
 8000be8:	89fb      	ldrh	r3, [r7, #14]
 8000bea:	f5b3 7ffd 	cmp.w	r3, #506	@ 0x1fa
 8000bee:	d204      	bcs.n	8000bfa <display_update+0x2f6>
	    uart_DMA_printf(&uart, "\r[|||||||||||||.......]");
 8000bf0:	4964      	ldr	r1, [pc, #400]	@ (8000d84 <display_update+0x480>)
 8000bf2:	4862      	ldr	r0, [pc, #392]	@ (8000d7c <display_update+0x478>)
 8000bf4:	f001 fca2 	bl	800253c <uart_DMA_printf>
 8000bf8:	e0ba      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 506 && level < 525) {
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	f5b3 7ffd 	cmp.w	r3, #506	@ 0x1fa
 8000c00:	d308      	bcc.n	8000c14 <display_update+0x310>
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000c08:	d804      	bhi.n	8000c14 <display_update+0x310>
	    uart_DMA_printf(&uart, "\r[|||||||||||||:......]");
 8000c0a:	495f      	ldr	r1, [pc, #380]	@ (8000d88 <display_update+0x484>)
 8000c0c:	485b      	ldr	r0, [pc, #364]	@ (8000d7c <display_update+0x478>)
 8000c0e:	f001 fc95 	bl	800253c <uart_DMA_printf>
 8000c12:	e0ad      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 525 && level < 544) {
 8000c14:	89fb      	ldrh	r3, [r7, #14]
 8000c16:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000c1a:	d908      	bls.n	8000c2e <display_update+0x32a>
 8000c1c:	89fb      	ldrh	r3, [r7, #14]
 8000c1e:	f5b3 7f08 	cmp.w	r3, #544	@ 0x220
 8000c22:	d204      	bcs.n	8000c2e <display_update+0x32a>
	    uart_DMA_printf(&uart, "\r[||||||||||||||......]");
 8000c24:	4959      	ldr	r1, [pc, #356]	@ (8000d8c <display_update+0x488>)
 8000c26:	4855      	ldr	r0, [pc, #340]	@ (8000d7c <display_update+0x478>)
 8000c28:	f001 fc88 	bl	800253c <uart_DMA_printf>
 8000c2c:	e0a0      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 544 && level < 563) {
 8000c2e:	89fb      	ldrh	r3, [r7, #14]
 8000c30:	f5b3 7f08 	cmp.w	r3, #544	@ 0x220
 8000c34:	d309      	bcc.n	8000c4a <display_update+0x346>
 8000c36:	89fb      	ldrh	r3, [r7, #14]
 8000c38:	f240 2232 	movw	r2, #562	@ 0x232
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d804      	bhi.n	8000c4a <display_update+0x346>
	    uart_DMA_printf(&uart, "\r[||||||||||||||:.....]");
 8000c40:	4953      	ldr	r1, [pc, #332]	@ (8000d90 <display_update+0x48c>)
 8000c42:	484e      	ldr	r0, [pc, #312]	@ (8000d7c <display_update+0x478>)
 8000c44:	f001 fc7a 	bl	800253c <uart_DMA_printf>
 8000c48:	e092      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 563 && level < 581) {
 8000c4a:	89fb      	ldrh	r3, [r7, #14]
 8000c4c:	f240 2232 	movw	r2, #562	@ 0x232
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d908      	bls.n	8000c66 <display_update+0x362>
 8000c54:	89fb      	ldrh	r3, [r7, #14]
 8000c56:	f5b3 7f11 	cmp.w	r3, #580	@ 0x244
 8000c5a:	d804      	bhi.n	8000c66 <display_update+0x362>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||.....]");
 8000c5c:	494d      	ldr	r1, [pc, #308]	@ (8000d94 <display_update+0x490>)
 8000c5e:	4847      	ldr	r0, [pc, #284]	@ (8000d7c <display_update+0x478>)
 8000c60:	f001 fc6c 	bl	800253c <uart_DMA_printf>
 8000c64:	e084      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 581 && level < 600) {
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	f5b3 7f11 	cmp.w	r3, #580	@ 0x244
 8000c6c:	d908      	bls.n	8000c80 <display_update+0x37c>
 8000c6e:	89fb      	ldrh	r3, [r7, #14]
 8000c70:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000c74:	d204      	bcs.n	8000c80 <display_update+0x37c>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||:....]");
 8000c76:	4948      	ldr	r1, [pc, #288]	@ (8000d98 <display_update+0x494>)
 8000c78:	4840      	ldr	r0, [pc, #256]	@ (8000d7c <display_update+0x478>)
 8000c7a:	f001 fc5f 	bl	800253c <uart_DMA_printf>
 8000c7e:	e077      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 600 && level < 619) {
 8000c80:	89fb      	ldrh	r3, [r7, #14]
 8000c82:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000c86:	d309      	bcc.n	8000c9c <display_update+0x398>
 8000c88:	89fb      	ldrh	r3, [r7, #14]
 8000c8a:	f240 226a 	movw	r2, #618	@ 0x26a
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d804      	bhi.n	8000c9c <display_update+0x398>
	    uart_DMA_printf(&uart, "\r[||||||||||||||||....]");
 8000c92:	4942      	ldr	r1, [pc, #264]	@ (8000d9c <display_update+0x498>)
 8000c94:	4839      	ldr	r0, [pc, #228]	@ (8000d7c <display_update+0x478>)
 8000c96:	f001 fc51 	bl	800253c <uart_DMA_printf>
 8000c9a:	e069      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 619 && level < 638) {
 8000c9c:	89fb      	ldrh	r3, [r7, #14]
 8000c9e:	f240 226a 	movw	r2, #618	@ 0x26a
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d909      	bls.n	8000cba <display_update+0x3b6>
 8000ca6:	89fb      	ldrh	r3, [r7, #14]
 8000ca8:	f240 227d 	movw	r2, #637	@ 0x27d
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d804      	bhi.n	8000cba <display_update+0x3b6>
	    uart_DMA_printf(&uart, "\r[||||||||||||||||:...]");
 8000cb0:	493b      	ldr	r1, [pc, #236]	@ (8000da0 <display_update+0x49c>)
 8000cb2:	4832      	ldr	r0, [pc, #200]	@ (8000d7c <display_update+0x478>)
 8000cb4:	f001 fc42 	bl	800253c <uart_DMA_printf>
 8000cb8:	e05a      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 638 && level < 656) {
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	f240 227d 	movw	r2, #637	@ 0x27d
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d908      	bls.n	8000cd6 <display_update+0x3d2>
 8000cc4:	89fb      	ldrh	r3, [r7, #14]
 8000cc6:	f5b3 7f24 	cmp.w	r3, #656	@ 0x290
 8000cca:	d204      	bcs.n	8000cd6 <display_update+0x3d2>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||||...]");
 8000ccc:	4935      	ldr	r1, [pc, #212]	@ (8000da4 <display_update+0x4a0>)
 8000cce:	482b      	ldr	r0, [pc, #172]	@ (8000d7c <display_update+0x478>)
 8000cd0:	f001 fc34 	bl	800253c <uart_DMA_printf>
 8000cd4:	e04c      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 656 && level < 675) {
 8000cd6:	89fb      	ldrh	r3, [r7, #14]
 8000cd8:	f5b3 7f24 	cmp.w	r3, #656	@ 0x290
 8000cdc:	d309      	bcc.n	8000cf2 <display_update+0x3ee>
 8000cde:	89fb      	ldrh	r3, [r7, #14]
 8000ce0:	f240 22a2 	movw	r2, #674	@ 0x2a2
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d804      	bhi.n	8000cf2 <display_update+0x3ee>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||||:..]");
 8000ce8:	492f      	ldr	r1, [pc, #188]	@ (8000da8 <display_update+0x4a4>)
 8000cea:	4824      	ldr	r0, [pc, #144]	@ (8000d7c <display_update+0x478>)
 8000cec:	f001 fc26 	bl	800253c <uart_DMA_printf>
 8000cf0:	e03e      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 675 && level < 694) {
 8000cf2:	89fb      	ldrh	r3, [r7, #14]
 8000cf4:	f240 22a2 	movw	r2, #674	@ 0x2a2
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d909      	bls.n	8000d10 <display_update+0x40c>
 8000cfc:	89fb      	ldrh	r3, [r7, #14]
 8000cfe:	f240 22b5 	movw	r2, #693	@ 0x2b5
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d804      	bhi.n	8000d10 <display_update+0x40c>
	    uart_DMA_printf(&uart, "\r[||||||||||||||||||..]");
 8000d06:	4929      	ldr	r1, [pc, #164]	@ (8000dac <display_update+0x4a8>)
 8000d08:	481c      	ldr	r0, [pc, #112]	@ (8000d7c <display_update+0x478>)
 8000d0a:	f001 fc17 	bl	800253c <uart_DMA_printf>
 8000d0e:	e02f      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 694 && level < 713) {
 8000d10:	89fb      	ldrh	r3, [r7, #14]
 8000d12:	f240 22b5 	movw	r2, #693	@ 0x2b5
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d908      	bls.n	8000d2c <display_update+0x428>
 8000d1a:	89fb      	ldrh	r3, [r7, #14]
 8000d1c:	f5b3 7f32 	cmp.w	r3, #712	@ 0x2c8
 8000d20:	d804      	bhi.n	8000d2c <display_update+0x428>
	    uart_DMA_printf(&uart, "\r[||||||||||||||||||:.]");
 8000d22:	4923      	ldr	r1, [pc, #140]	@ (8000db0 <display_update+0x4ac>)
 8000d24:	4815      	ldr	r0, [pc, #84]	@ (8000d7c <display_update+0x478>)
 8000d26:	f001 fc09 	bl	800253c <uart_DMA_printf>
 8000d2a:	e021      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 713 && level < 731) {
 8000d2c:	89fb      	ldrh	r3, [r7, #14]
 8000d2e:	f5b3 7f32 	cmp.w	r3, #712	@ 0x2c8
 8000d32:	d909      	bls.n	8000d48 <display_update+0x444>
 8000d34:	89fb      	ldrh	r3, [r7, #14]
 8000d36:	f240 22da 	movw	r2, #730	@ 0x2da
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d804      	bhi.n	8000d48 <display_update+0x444>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||||||.]");
 8000d3e:	491d      	ldr	r1, [pc, #116]	@ (8000db4 <display_update+0x4b0>)
 8000d40:	480e      	ldr	r0, [pc, #56]	@ (8000d7c <display_update+0x478>)
 8000d42:	f001 fbfb 	bl	800253c <uart_DMA_printf>
 8000d46:	e013      	b.n	8000d70 <display_update+0x46c>
	} else if (level >= 731 && level < 750) {
 8000d48:	89fb      	ldrh	r3, [r7, #14]
 8000d4a:	f240 22da 	movw	r2, #730	@ 0x2da
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d909      	bls.n	8000d66 <display_update+0x462>
 8000d52:	89fb      	ldrh	r3, [r7, #14]
 8000d54:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d804      	bhi.n	8000d66 <display_update+0x462>
	    uart_DMA_printf(&uart, "\r[|||||||||||||||||||:]");
 8000d5c:	4916      	ldr	r1, [pc, #88]	@ (8000db8 <display_update+0x4b4>)
 8000d5e:	4807      	ldr	r0, [pc, #28]	@ (8000d7c <display_update+0x478>)
 8000d60:	f001 fbec 	bl	800253c <uart_DMA_printf>
 8000d64:	e004      	b.n	8000d70 <display_update+0x46c>
	    uart_DMA_printf(&uart, "\r[||||||||||||||||||||]");
 8000d66:	4915      	ldr	r1, [pc, #84]	@ (8000dbc <display_update+0x4b8>)
 8000d68:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <display_update+0x478>)
 8000d6a:	f001 fbe7 	bl	800253c <uart_DMA_printf>
}
 8000d6e:	e7ff      	b.n	8000d70 <display_update+0x46c>
 8000d70:	bf00      	nop
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	08003ad0 	.word	0x08003ad0
 8000d7c:	20000150 	.word	0x20000150
 8000d80:	08003ae8 	.word	0x08003ae8
 8000d84:	08003b00 	.word	0x08003b00
 8000d88:	08003b18 	.word	0x08003b18
 8000d8c:	08003b30 	.word	0x08003b30
 8000d90:	08003b48 	.word	0x08003b48
 8000d94:	08003b60 	.word	0x08003b60
 8000d98:	08003b78 	.word	0x08003b78
 8000d9c:	08003b90 	.word	0x08003b90
 8000da0:	08003ba8 	.word	0x08003ba8
 8000da4:	08003bc0 	.word	0x08003bc0
 8000da8:	08003bd8 	.word	0x08003bd8
 8000dac:	08003bf0 	.word	0x08003bf0
 8000db0:	08003c08 	.word	0x08003c08
 8000db4:	08003c20 	.word	0x08003c20
 8000db8:	08003c38 	.word	0x08003c38
 8000dbc:	08003c50 	.word	0x08003c50

08000dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ddc:	4013      	ands	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000df2:	4a04      	ldr	r2, [pc, #16]	@ (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	60d3      	str	r3, [r2, #12]
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e0c:	4b04      	ldr	r3, [pc, #16]	@ (8000e20 <__NVIC_GetPriorityGrouping+0x18>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	f003 0307 	and.w	r3, r3, #7
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	db0b      	blt.n	8000e4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	f003 021f 	and.w	r2, r3, #31
 8000e3c:	4907      	ldr	r1, [pc, #28]	@ (8000e5c <__NVIC_EnableIRQ+0x38>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	095b      	lsrs	r3, r3, #5
 8000e44:	2001      	movs	r0, #1
 8000e46:	fa00 f202 	lsl.w	r2, r0, r2
 8000e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e4e:	bf00      	nop
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000e100 	.word	0xe000e100

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	@ (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	@ (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	@ 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	@ 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <LL_ADC_REG_SetSequencerRanks>:
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b089      	sub	sp, #36	@ 0x24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	60f8      	str	r0, [r7, #12]
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	332c      	adds	r3, #44	@ 0x2c
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000f32:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f36:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f38:	697a      	ldr	r2, [r7, #20]
 8000f3a:	fa92 f2a2 	rbit	r2, r2
 8000f3e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	2a00      	cmp	r2, #0
 8000f48:	d101      	bne.n	8000f4e <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 8000f4a:	2220      	movs	r2, #32
 8000f4c:	e003      	b.n	8000f56 <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	fab2 f282 	clz	r2, r2
 8000f54:	b2d2      	uxtb	r2, r2
 8000f56:	40d3      	lsrs	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(*preg,
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	f003 031f 	and.w	r3, r3, #31
 8000f68:	211f      	movs	r1, #31
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	401a      	ands	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f003 011f 	and.w	r1, r3, #31
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	f003 031f 	and.w	r3, r3, #31
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	431a      	orrs	r2, r3
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	601a      	str	r2, [r3, #0]
}
 8000f88:	bf00      	nop
 8000f8a:	3724      	adds	r7, #36	@ 0x24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <LL_ADC_REG_SetFlagEndOfConversion>:
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	609a      	str	r2, [r3, #8]
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <LL_ADC_SetChannelSamplingTime>:
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b08f      	sub	sp, #60	@ 0x3c
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	60f8      	str	r0, [r7, #12]
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	330c      	adds	r3, #12
 8000fca:	4619      	mov	r1, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fd2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fd6:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	fa92 f2a2 	rbit	r2, r2
 8000fde:	613a      	str	r2, [r7, #16]
  return result;
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	2a00      	cmp	r2, #0
 8000fe8:	d101      	bne.n	8000fee <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 8000fea:	2220      	movs	r2, #32
 8000fec:	e003      	b.n	8000ff6 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	fab2 f282 	clz	r2, r2
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	40d3      	lsrs	r3, r2
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	440b      	add	r3, r1
 8000ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(*preg,
 8000ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001008:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800100c:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100e:	6a39      	ldr	r1, [r7, #32]
 8001010:	fa91 f1a1 	rbit	r1, r1
 8001014:	61f9      	str	r1, [r7, #28]
  return result;
 8001016:	69f9      	ldr	r1, [r7, #28]
 8001018:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 800101a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800101c:	2900      	cmp	r1, #0
 800101e:	d101      	bne.n	8001024 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8001020:	2120      	movs	r1, #32
 8001022:	e003      	b.n	800102c <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8001024:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001026:	fab1 f181 	clz	r1, r1
 800102a:	b2c9      	uxtb	r1, r1
 800102c:	40cb      	lsrs	r3, r1
 800102e:	2107      	movs	r1, #7
 8001030:	fa01 f303 	lsl.w	r3, r1, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	401a      	ands	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 800103e:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8001042:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001046:	fa91 f1a1 	rbit	r1, r1
 800104a:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 800104c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800104e:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8001050:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001052:	2900      	cmp	r1, #0
 8001054:	d101      	bne.n	800105a <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8001056:	2120      	movs	r1, #32
 8001058:	e003      	b.n	8001062 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 800105a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800105c:	fab1 f181 	clz	r1, r1
 8001060:	b2c9      	uxtb	r1, r1
 8001062:	40cb      	lsrs	r3, r1
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	fa01 f303 	lsl.w	r3, r1, r3
 800106a:	431a      	orrs	r2, r3
 800106c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106e:	601a      	str	r2, [r3, #0]
}
 8001070:	bf00      	nop
 8001072:	373c      	adds	r7, #60	@ 0x3c
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <LL_DMA_SetDataTransferDirection+0x44>)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	4413      	add	r3, r2
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4413      	add	r3, r2
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800109c:	4908      	ldr	r1, [pc, #32]	@ (80010c0 <LL_DMA_SetDataTransferDirection+0x44>)
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	440b      	add	r3, r1
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	440b      	add	r3, r1
 80010aa:	4619      	mov	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	600b      	str	r3, [r1, #0]
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	08003ccc 	.word	0x08003ccc

080010c4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80010d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <LL_DMA_SetMode+0x44>)
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	4413      	add	r3, r2
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4413      	add	r3, r2
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 80010e4:	4908      	ldr	r1, [pc, #32]	@ (8001108 <LL_DMA_SetMode+0x44>)
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	440b      	add	r3, r1
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	440b      	add	r3, r1
 80010f2:	4619      	mov	r1, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	600b      	str	r3, [r1, #0]
}
 80010fa:	bf00      	nop
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	08003ccc 	.word	0x08003ccc

0800110c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001118:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <LL_DMA_SetPeriphIncMode+0x44>)
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4413      	add	r3, r2
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800112c:	4908      	ldr	r1, [pc, #32]	@ (8001150 <LL_DMA_SetPeriphIncMode+0x44>)
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	440b      	add	r3, r1
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	440b      	add	r3, r1
 800113a:	4619      	mov	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]
}
 8001142:	bf00      	nop
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	08003ccc 	.word	0x08003ccc

08001154 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001160:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <LL_DMA_SetMemoryIncMode+0x44>)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	4413      	add	r3, r2
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4413      	add	r3, r2
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001174:	4908      	ldr	r1, [pc, #32]	@ (8001198 <LL_DMA_SetMemoryIncMode+0x44>)
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	440b      	add	r3, r1
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	4619      	mov	r1, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	440b      	add	r3, r1
 8001182:	4619      	mov	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4313      	orrs	r3, r2
 8001188:	600b      	str	r3, [r1, #0]
}
 800118a:	bf00      	nop
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	08003ccc 	.word	0x08003ccc

0800119c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 80011a8:	4a0d      	ldr	r2, [pc, #52]	@ (80011e0 <LL_DMA_SetPeriphSize+0x44>)
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	4413      	add	r3, r2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80011bc:	4908      	ldr	r1, [pc, #32]	@ (80011e0 <LL_DMA_SetPeriphSize+0x44>)
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	440b      	add	r3, r1
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	440b      	add	r3, r1
 80011ca:	4619      	mov	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	600b      	str	r3, [r1, #0]
}
 80011d2:	bf00      	nop
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	08003ccc 	.word	0x08003ccc

080011e4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 80011f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001228 <LL_DMA_SetMemorySize+0x44>)
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	4413      	add	r3, r2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4413      	add	r3, r2
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8001204:	4908      	ldr	r1, [pc, #32]	@ (8001228 <LL_DMA_SetMemorySize+0x44>)
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	440b      	add	r3, r1
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	440b      	add	r3, r1
 8001212:	4619      	mov	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4313      	orrs	r3, r2
 8001218:	600b      	str	r3, [r1, #0]
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	08003ccc 	.word	0x08003ccc

0800122c <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	4413      	add	r3, r2
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	4413      	add	r3, r2
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800124c:	4908      	ldr	r1, [pc, #32]	@ (8001270 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	440b      	add	r3, r1
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4619      	mov	r1, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	440b      	add	r3, r1
 800125a:	4619      	mov	r1, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]
}
 8001262:	bf00      	nop
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	08003ccc 	.word	0x08003ccc

08001274 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LL_DMA_SetChannelSelection+0x44>)
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	4413      	add	r3, r2
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	461a      	mov	r2, r3
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4413      	add	r3, r2
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001294:	4908      	ldr	r1, [pc, #32]	@ (80012b8 <LL_DMA_SetChannelSelection+0x44>)
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	440b      	add	r3, r1
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	4619      	mov	r1, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	440b      	add	r3, r1
 80012a2:	4619      	mov	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]
}
 80012aa:	bf00      	nop
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	08003ccc 	.word	0x08003ccc

080012bc <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 80012c6:	4a0c      	ldr	r2, [pc, #48]	@ (80012f8 <LL_DMA_DisableFifoMode+0x3c>)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	4413      	add	r3, r2
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4413      	add	r3, r2
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	4908      	ldr	r1, [pc, #32]	@ (80012f8 <LL_DMA_DisableFifoMode+0x3c>)
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	440a      	add	r2, r1
 80012dc:	7812      	ldrb	r2, [r2, #0]
 80012de:	4611      	mov	r1, r2
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	440a      	add	r2, r1
 80012e4:	f023 0304 	bic.w	r3, r3, #4
 80012e8:	6153      	str	r3, [r2, #20]
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	08003ccc 	.word	0x08003ccc

080012fc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <LL_RCC_HSI_Enable+0x1c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <LL_RCC_HSI_Enable+0x1c>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	6013      	str	r3, [r2, #0]
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800

0800131c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <LL_RCC_HSI_IsReady+0x20>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b02      	cmp	r3, #2
 800132a:	bf0c      	ite	eq
 800132c:	2301      	moveq	r3, #1
 800132e:	2300      	movne	r3, #0
 8001330:	b2db      	uxtb	r3, r3
}
 8001332:	4618      	mov	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	40023800 	.word	0x40023800

08001340 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001348:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4904      	ldr	r1, [pc, #16]	@ (8001368 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001356:	4313      	orrs	r3, r2
 8001358:	600b      	str	r3, [r1, #0]
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800

0800136c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <LL_RCC_SetSysClkSource+0x24>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f023 0203 	bic.w	r2, r3, #3
 800137c:	4904      	ldr	r1, [pc, #16]	@ (8001390 <LL_RCC_SetSysClkSource+0x24>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4313      	orrs	r3, r2
 8001382:	608b      	str	r3, [r1, #8]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	40023800 	.word	0x40023800

08001394 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <LL_RCC_GetSysClkSource+0x18>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 030c 	and.w	r3, r3, #12
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013c0:	4904      	ldr	r1, [pc, #16]	@ (80013d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	608b      	str	r3, [r1, #8]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	40023800 	.word	0x40023800

080013d8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80013e8:	4904      	ldr	r1, [pc, #16]	@ (80013fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	608b      	str	r3, [r1, #8]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	40023800 	.word	0x40023800

08001400 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <LL_RCC_SetAPB2Prescaler+0x24>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001410:	4904      	ldr	r1, [pc, #16]	@ (8001424 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4313      	orrs	r3, r2
 8001416:	608b      	str	r3, [r1, #8]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	40023800 	.word	0x40023800

08001428 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001430:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <LL_RCC_SetTIMPrescaler+0x28>)
 8001432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001436:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800143a:	4905      	ldr	r1, [pc, #20]	@ (8001450 <LL_RCC_SetTIMPrescaler+0x28>)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4313      	orrs	r3, r2
 8001440:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	40023800 	.word	0x40023800

08001454 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001458:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <LL_RCC_PLL_Enable+0x1c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <LL_RCC_PLL_Enable+0x1c>)
 800145e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40023800 	.word	0x40023800

08001474 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001478:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <LL_RCC_PLL_IsReady+0x24>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001480:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001484:	bf0c      	ite	eq
 8001486:	2301      	moveq	r3, #1
 8001488:	2300      	movne	r3, #0
 800148a:	b2db      	uxtb	r3, r3
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800

0800149c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
 80014a8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80014aa:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80014b0:	4013      	ands	r3, r2
 80014b2:	68f9      	ldr	r1, [r7, #12]
 80014b4:	68ba      	ldr	r2, [r7, #8]
 80014b6:	4311      	orrs	r1, r2
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	0192      	lsls	r2, r2, #6
 80014bc:	430a      	orrs	r2, r1
 80014be:	490c      	ldr	r1, [pc, #48]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80014c4:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80014cc:	4908      	ldr	r1, [pc, #32]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80014dc:	4904      	ldr	r1, [pc, #16]	@ (80014f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80014e4:	bf00      	nop
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	40023800 	.word	0x40023800
 80014f4:	ffbf8000 	.word	0xffbf8000

080014f8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001502:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001504:	4907      	ldr	r1, [pc, #28]	@ (8001524 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4313      	orrs	r3, r2
 800150a:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800150c:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800150e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4013      	ands	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	40023800 	.word	0x40023800

08001528 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001530:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001532:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001534:	4907      	ldr	r1, [pc, #28]	@ (8001554 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4313      	orrs	r3, r2
 800153a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <LL_APB1_GRP1_EnableClock+0x2c>)
 800153e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4013      	ands	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	40023800 	.word	0x40023800

08001558 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001562:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001564:	4907      	ldr	r1, [pc, #28]	@ (8001584 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4313      	orrs	r3, r2
 800156a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <LL_APB2_GRP1_EnableClock+0x2c>)
 800156e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4013      	ands	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	bf00      	nop
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40023800 	.word	0x40023800

08001588 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001592:	4a17      	ldr	r2, [pc, #92]	@ (80015f0 <LL_SYSCFG_SetEXTISource+0x68>)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	3302      	adds	r3, #2
 800159a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	0c1b      	lsrs	r3, r3, #16
 80015a2:	43db      	mvns	r3, r3
 80015a4:	ea02 0103 	and.w	r1, r2, r3
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	0c1b      	lsrs	r3, r3, #16
 80015ac:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	fa93 f3a3 	rbit	r3, r3
 80015b4:	60fb      	str	r3, [r7, #12]
  return result;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 80015c0:	2320      	movs	r3, #32
 80015c2:	e003      	b.n	80015cc <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	fab3 f383 	clz	r3, r3
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	461a      	mov	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	fa03 f202 	lsl.w	r2, r3, r2
 80015d4:	4806      	ldr	r0, [pc, #24]	@ (80015f0 <LL_SYSCFG_SetEXTISource+0x68>)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	430a      	orrs	r2, r1
 80015dc:	3302      	adds	r3, #2
 80015de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80015e2:	bf00      	nop
 80015e4:	371c      	adds	r7, #28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40013800 	.word	0x40013800

080015f4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <LL_FLASH_SetLatency+0x24>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f023 020f 	bic.w	r2, r3, #15
 8001604:	4904      	ldr	r1, [pc, #16]	@ (8001618 <LL_FLASH_SetLatency+0x24>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4313      	orrs	r3, r2
 800160a:	600b      	str	r3, [r1, #0]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	40023c00 	.word	0x40023c00

0800161c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001620:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <LL_FLASH_GetLatency+0x18>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 030f 	and.w	r3, r3, #15
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40023c00 	.word	0x40023c00

08001638 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 800163c:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <LL_PWR_DisableOverDriveMode+0x1c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a04      	ldr	r2, [pc, #16]	@ (8001654 <LL_PWR_DisableOverDriveMode+0x1c>)
 8001642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001646:	6013      	str	r3, [r2, #0]
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	40007000 	.word	0x40007000

08001658 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001668:	4904      	ldr	r1, [pc, #16]	@ (800167c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4313      	orrs	r3, r2
 800166e:	600b      	str	r3, [r1, #0]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	40007000 	.word	0x40007000

08001680 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001684:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800168c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001690:	bf0c      	ite	eq
 8001692:	2301      	moveq	r3, #1
 8001694:	2300      	movne	r3, #0
 8001696:	b2db      	uxtb	r3, r3
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40007000 	.word	0x40007000

080016a8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80016da:	f023 0307 	bic.w	r3, r3, #7
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	431a      	orrs	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	609a      	str	r2, [r3, #8]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
 80016fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	605a      	str	r2, [r3, #4]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	609a      	str	r2, [r3, #8]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	60da      	str	r2, [r3, #12]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	615a      	str	r2, [r3, #20]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001784:	b480      	push	{r7}
 8001786:	b08b      	sub	sp, #44	@ 0x2c
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa93 f3a3 	rbit	r3, r3
 800179e:	613b      	str	r3, [r7, #16]
  return result;
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80017aa:	2320      	movs	r3, #32
 80017ac:	e003      	b.n	80017b6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	fab3 f383 	clz	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2103      	movs	r1, #3
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	401a      	ands	r2, r3
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	fa93 f3a3 	rbit	r3, r3
 80017cc:	61fb      	str	r3, [r7, #28]
  return result;
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80017d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80017d8:	2320      	movs	r3, #32
 80017da:	e003      	b.n	80017e4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017de:	fab3 f383 	clz	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	431a      	orrs	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	601a      	str	r2, [r3, #0]
}
 80017f2:	bf00      	nop
 80017f4:	372c      	adds	r7, #44	@ 0x2c
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80017fe:	b480      	push	{r7}
 8001800:	b08b      	sub	sp, #44	@ 0x2c
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	68da      	ldr	r2, [r3, #12]
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	fa93 f3a3 	rbit	r3, r3
 8001818:	613b      	str	r3, [r7, #16]
  return result;
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001824:	2320      	movs	r3, #32
 8001826:	e003      	b.n	8001830 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	fab3 f383 	clz	r3, r3
 800182e:	b2db      	uxtb	r3, r3
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	2103      	movs	r1, #3
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001840:	6a3b      	ldr	r3, [r7, #32]
 8001842:	fa93 f3a3 	rbit	r3, r3
 8001846:	61fb      	str	r3, [r7, #28]
  return result;
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001852:	2320      	movs	r3, #32
 8001854:	e003      	b.n	800185e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	fab3 f383 	clz	r3, r3
 800185c:	b2db      	uxtb	r3, r3
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	6879      	ldr	r1, [r7, #4]
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	431a      	orrs	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	60da      	str	r2, [r3, #12]
}
 800186c:	bf00      	nop
 800186e:	372c      	adds	r7, #44	@ 0x2c
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	041a      	lsls	r2, r3, #16
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	619a      	str	r2, [r3, #24]
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800189c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80018a0:	f7ff fe5a 	bl	8001558 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80018a4:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80018a8:	f7ff fe3e 	bl	8001528 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018ac:	2007      	movs	r0, #7
 80018ae:	f7ff fa87 	bl	8000dc0 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b2:	f000 f85b 	bl	800196c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018b6:	f000 fa51 	bl	8001d5c <MX_GPIO_Init>
  MX_DMA_Init();
 80018ba:	f000 fa37 	bl	8001d2c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018be:	f000 f9a5 	bl	8001c0c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80018c2:	f000 f8a5 	bl	8001a10 <MX_ADC1_Init>
  MX_TIM2_Init();
 80018c6:	f000 f929 	bl	8001b1c <MX_TIM2_Init>
  MX_TIM3_Init();
 80018ca:	f000 f965 	bl	8001b98 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  circbuf_init(&txbuf);
 80018ce:	481c      	ldr	r0, [pc, #112]	@ (8001940 <main+0xa8>)
 80018d0:	f7fe fefe 	bl	80006d0 <circbuf_init>
  uart_init(&uart, &txbuf);
 80018d4:	491a      	ldr	r1, [pc, #104]	@ (8001940 <main+0xa8>)
 80018d6:	481b      	ldr	r0, [pc, #108]	@ (8001944 <main+0xac>)
 80018d8:	f000 fd52 	bl	8002380 <uart_init>
  adc_init(&adc, &txbuf);
 80018dc:	4918      	ldr	r1, [pc, #96]	@ (8001940 <main+0xa8>)
 80018de:	481a      	ldr	r0, [pc, #104]	@ (8001948 <main+0xb0>)
 80018e0:	f7fe fe92 	bl	8000608 <adc_init>
  timer_init(&timer);
 80018e4:	4819      	ldr	r0, [pc, #100]	@ (800194c <main+0xb4>)
 80018e6:	f000 fb59 	bl	8001f9c <timer_init>
  display_init(&disp);
 80018ea:	4819      	ldr	r0, [pc, #100]	@ (8001950 <main+0xb8>)
 80018ec:	f7fe ffd5 	bl	800089a <display_init>

  uart_DMA_printf(&uart, "\nUART initialized!\r\n");
 80018f0:	4918      	ldr	r1, [pc, #96]	@ (8001954 <main+0xbc>)
 80018f2:	4814      	ldr	r0, [pc, #80]	@ (8001944 <main+0xac>)
 80018f4:	f000 fe22 	bl	800253c <uart_DMA_printf>
  uart_DMA_printf(&uart, "Circular Buffer initialized!\r\n");
 80018f8:	4917      	ldr	r1, [pc, #92]	@ (8001958 <main+0xc0>)
 80018fa:	4812      	ldr	r0, [pc, #72]	@ (8001944 <main+0xac>)
 80018fc:	f000 fe1e 	bl	800253c <uart_DMA_printf>
  uart_DMA_printf(&uart, "ADC initialized!\r\n");
 8001900:	4916      	ldr	r1, [pc, #88]	@ (800195c <main+0xc4>)
 8001902:	4810      	ldr	r0, [pc, #64]	@ (8001944 <main+0xac>)
 8001904:	f000 fe1a 	bl	800253c <uart_DMA_printf>
  uart_DMA_printf(&uart, "Timers initialized\r\n");
 8001908:	4915      	ldr	r1, [pc, #84]	@ (8001960 <main+0xc8>)
 800190a:	480e      	ldr	r0, [pc, #56]	@ (8001944 <main+0xac>)
 800190c:	f000 fe16 	bl	800253c <uart_DMA_printf>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  if (adc_tick == 1) {
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <main+0xcc>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b01      	cmp	r3, #1
 8001918:	d105      	bne.n	8001926 <main+0x8e>
	          adc_tick = 0;
 800191a:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <main+0xcc>)
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
	          adc_start_conversion(&adc);
 8001920:	4809      	ldr	r0, [pc, #36]	@ (8001948 <main+0xb0>)
 8001922:	f7fe fe9f 	bl	8000664 <adc_start_conversion>
	  }

	  if (display_tick == 1) {
 8001926:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <main+0xd0>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d1ef      	bne.n	8001910 <main+0x78>
	          display_tick = 0;
 8001930:	4b0d      	ldr	r3, [pc, #52]	@ (8001968 <main+0xd0>)
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
	          display_update(&adc, &txbuf);
 8001936:	4902      	ldr	r1, [pc, #8]	@ (8001940 <main+0xa8>)
 8001938:	4803      	ldr	r0, [pc, #12]	@ (8001948 <main+0xb0>)
 800193a:	f7fe ffe3 	bl	8000904 <display_update>
	  if (adc_tick == 1) {
 800193e:	e7e7      	b.n	8001910 <main+0x78>
 8001940:	2000002c 	.word	0x2000002c
 8001944:	20000150 	.word	0x20000150
 8001948:	20000020 	.word	0x20000020
 800194c:	20000140 	.word	0x20000140
 8001950:	20000134 	.word	0x20000134
 8001954:	08003c68 	.word	0x08003c68
 8001958:	08003c80 	.word	0x08003c80
 800195c:	08003ca0 	.word	0x08003ca0
 8001960:	08003cb4 	.word	0x08003cb4
 8001964:	2000013c 	.word	0x2000013c
 8001968:	2000013d 	.word	0x2000013d

0800196c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8001970:	2002      	movs	r0, #2
 8001972:	f7ff fe3f 	bl	80015f4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8001976:	bf00      	nop
 8001978:	f7ff fe50 	bl	800161c <LL_FLASH_GetLatency>
 800197c:	4603      	mov	r3, r0
 800197e:	2b02      	cmp	r3, #2
 8001980:	d1fa      	bne.n	8001978 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8001982:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001986:	f7ff fe67 	bl	8001658 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 800198a:	f7ff fe55 	bl	8001638 <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 800198e:	2010      	movs	r0, #16
 8001990:	f7ff fcd6 	bl	8001340 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001994:	f7ff fcb2 	bl	80012fc <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001998:	bf00      	nop
 800199a:	f7ff fcbf 	bl	800131c <LL_RCC_HSI_IsReady>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d1fa      	bne.n	800199a <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 80019a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019a8:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 80019ac:	2110      	movs	r1, #16
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7ff fd74 	bl	800149c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80019b4:	f7ff fd4e 	bl	8001454 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80019b8:	bf00      	nop
 80019ba:	f7ff fd5b 	bl	8001474 <LL_RCC_PLL_IsReady>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d1fa      	bne.n	80019ba <SystemClock_Config+0x4e>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80019c4:	bf00      	nop
 80019c6:	f7ff fe5b 	bl	8001680 <LL_PWR_IsActiveFlag_VOS>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0fa      	beq.n	80019c6 <SystemClock_Config+0x5a>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80019d0:	2000      	movs	r0, #0
 80019d2:	f7ff fced 	bl	80013b0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 80019d6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80019da:	f7ff fcfd 	bl	80013d8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80019de:	2000      	movs	r0, #0
 80019e0:	f7ff fd0e 	bl	8001400 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80019e4:	2002      	movs	r0, #2
 80019e6:	f7ff fcc1 	bl	800136c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80019ea:	bf00      	nop
 80019ec:	f7ff fcd2 	bl	8001394 <LL_RCC_GetSysClkSource>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d1fa      	bne.n	80019ec <SystemClock_Config+0x80>
  {

  }
  LL_Init1msTick(84000000);
 80019f6:	4805      	ldr	r0, [pc, #20]	@ (8001a0c <SystemClock_Config+0xa0>)
 80019f8:	f001 fefc 	bl	80037f4 <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 80019fc:	4803      	ldr	r0, [pc, #12]	@ (8001a0c <SystemClock_Config+0xa0>)
 80019fe:	f001 ff07 	bl	8003810 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f7ff fd10 	bl	8001428 <LL_RCC_SetTIMPrescaler>
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	0501bd00 	.word	0x0501bd00

08001a10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b092      	sub	sp, #72	@ 0x48
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001a16:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001a22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
 8001a30:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001a32:	f107 0318 	add.w	r3, r7, #24
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	463b      	mov	r3, r7
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]
 8001a4e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001a50:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a54:	f7ff fd80 	bl	8001558 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f7ff fd4d 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA1   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001a62:	2303      	movs	r3, #3
 8001a64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6a:	463b      	mov	r3, r7
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4827      	ldr	r0, [pc, #156]	@ (8001b0c <MX_ADC1_Init+0xfc>)
 8001a70:	f001 f8f0 	bl	8002c54 <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a74:	f7ff f9c8 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fa18 	bl	8000eb4 <NVIC_EncodePriority>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4619      	mov	r1, r3
 8001a88:	2012      	movs	r0, #18
 8001a8a:	f7ff f9e9 	bl	8000e60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8001a8e:	2012      	movs	r0, #18
 8001a90:	f7ff f9c8 	bl	8000e24 <__NVIC_EnableIRQ>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001a94:	2300      	movs	r3, #0
 8001a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001aa0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	481a      	ldr	r0, [pc, #104]	@ (8001b10 <MX_ADC1_Init+0x100>)
 8001aa8:	f000 fe04 	bl	80026b4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001ac0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4812      	ldr	r0, [pc, #72]	@ (8001b10 <MX_ADC1_Init+0x100>)
 8001ac8:	f000 fe20 	bl	800270c <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8001acc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ad0:	480f      	ldr	r0, [pc, #60]	@ (8001b10 <MX_ADC1_Init+0x100>)
 8001ad2:	f7ff fa5f 	bl	8000f94 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ad6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ada:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001ae0:	f107 0318 	add.w	r3, r7, #24
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480b      	ldr	r0, [pc, #44]	@ (8001b14 <MX_ADC1_Init+0x104>)
 8001ae8:	f000 fd9c 	bl	8002624 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8001aec:	4a0a      	ldr	r2, [pc, #40]	@ (8001b18 <MX_ADC1_Init+0x108>)
 8001aee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001af2:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <MX_ADC1_Init+0x100>)
 8001af4:	f7ff fa11 	bl	8000f1a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_3CYCLES);
 8001af8:	2200      	movs	r2, #0
 8001afa:	4907      	ldr	r1, [pc, #28]	@ (8001b18 <MX_ADC1_Init+0x108>)
 8001afc:	4804      	ldr	r0, [pc, #16]	@ (8001b10 <MX_ADC1_Init+0x100>)
 8001afe:	f7ff fa5c 	bl	8000fba <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b02:	bf00      	nop
 8001b04:	3748      	adds	r7, #72	@ 0x48
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40012000 	.word	0x40012000
 8001b14:	40012300 	.word	0x40012300
 8001b18:	02300001 	.word	0x02300001

08001b1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001b30:	2001      	movs	r0, #1
 8001b32:	f7ff fcf9 	bl	8001528 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001b36:	f7ff f967 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff f9b7 	bl	8000eb4 <NVIC_EncodePriority>
 8001b46:	4603      	mov	r3, r0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	201c      	movs	r0, #28
 8001b4c:	f7ff f988 	bl	8000e60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001b50:	201c      	movs	r0, #28
 8001b52:	f7ff f967 	bl	8000e24 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */

  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]

  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	4619      	mov	r1, r3
 8001b62:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b66:	f001 faa9 	bl	80030bc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001b6a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b6e:	f7ff fd9b 	bl	80016a8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001b72:	2100      	movs	r1, #0
 8001b74:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b78:	f7ff fda6 	bl	80016c8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b82:	f7ff fdb6 	bl	80016f2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001b86:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b8a:	f7ff fdc5 	bl	8001718 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001bac:	2002      	movs	r0, #2
 8001bae:	f7ff fcbb 	bl	8001528 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001bb2:	f7ff f929 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f979 	bl	8000eb4 <NVIC_EncodePriority>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	201d      	movs	r0, #29
 8001bc8:	f7ff f94a 	bl	8000e60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001bcc:	201d      	movs	r0, #29
 8001bce:	f7ff f929 	bl	8000e24 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */

  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]

  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	4619      	mov	r1, r3
 8001bde:	480a      	ldr	r0, [pc, #40]	@ (8001c08 <MX_TIM3_Init+0x70>)
 8001be0:	f001 fa6c 	bl	80030bc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001be4:	4808      	ldr	r0, [pc, #32]	@ (8001c08 <MX_TIM3_Init+0x70>)
 8001be6:	f7ff fd5f 	bl	80016a8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001bea:	2100      	movs	r1, #0
 8001bec:	4806      	ldr	r0, [pc, #24]	@ (8001c08 <MX_TIM3_Init+0x70>)
 8001bee:	f7ff fd6b 	bl	80016c8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4804      	ldr	r0, [pc, #16]	@ (8001c08 <MX_TIM3_Init+0x70>)
 8001bf6:	f7ff fd7c 	bl	80016f2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001bfa:	4803      	ldr	r0, [pc, #12]	@ (8001c08 <MX_TIM3_Init+0x70>)
 8001bfc:	f7ff fd8c 	bl	8001718 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40000400 	.word	0x40000400

08001c0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	@ 0x38
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
 8001c20:	611a      	str	r2, [r3, #16]
 8001c22:	615a      	str	r2, [r3, #20]
 8001c24:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
 8001c34:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001c36:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001c3a:	f7ff fc75 	bl	8001528 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fc5a 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c44:	230c      	movs	r3, #12
 8001c46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001c58:	2307      	movs	r3, #7
 8001c5a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	4619      	mov	r1, r3
 8001c60:	482f      	ldr	r0, [pc, #188]	@ (8001d20 <MX_USART2_UART_Init+0x114>)
 8001c62:	f000 fff7 	bl	8002c54 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 8001c66:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c6a:	2106      	movs	r1, #6
 8001c6c:	482d      	ldr	r0, [pc, #180]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001c6e:	f7ff fb01 	bl	8001274 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001c72:	2240      	movs	r2, #64	@ 0x40
 8001c74:	2106      	movs	r1, #6
 8001c76:	482b      	ldr	r0, [pc, #172]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001c78:	f7ff fa00 	bl	800107c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2106      	movs	r1, #6
 8001c80:	4828      	ldr	r0, [pc, #160]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001c82:	f7ff fad3 	bl	800122c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2106      	movs	r1, #6
 8001c8a:	4826      	ldr	r0, [pc, #152]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001c8c:	f7ff fa1a 	bl	80010c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2106      	movs	r1, #6
 8001c94:	4823      	ldr	r0, [pc, #140]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001c96:	f7ff fa39 	bl	800110c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8001c9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c9e:	2106      	movs	r1, #6
 8001ca0:	4820      	ldr	r0, [pc, #128]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001ca2:	f7ff fa57 	bl	8001154 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2106      	movs	r1, #6
 8001caa:	481e      	ldr	r0, [pc, #120]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001cac:	f7ff fa76 	bl	800119c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2106      	movs	r1, #6
 8001cb4:	481b      	ldr	r0, [pc, #108]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001cb6:	f7ff fa95 	bl	80011e4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 8001cba:	2106      	movs	r1, #6
 8001cbc:	4819      	ldr	r0, [pc, #100]	@ (8001d24 <MX_USART2_UART_Init+0x118>)
 8001cbe:	f7ff fafd 	bl	80012bc <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001cc2:	f7ff f8a1 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2100      	movs	r1, #0
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff f8f1 	bl	8000eb4 <NVIC_EncodePriority>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	2026      	movs	r0, #38	@ 0x26
 8001cd8:	f7ff f8c2 	bl	8000e60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001cdc:	2026      	movs	r0, #38	@ 0x26
 8001cde:	f7ff f8a1 	bl	8000e24 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001ce2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001ce6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001cf4:	230c      	movs	r3, #12
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	4619      	mov	r1, r3
 8001d06:	4808      	ldr	r0, [pc, #32]	@ (8001d28 <MX_USART2_UART_Init+0x11c>)
 8001d08:	f001 fcda 	bl	80036c0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001d0c:	4806      	ldr	r0, [pc, #24]	@ (8001d28 <MX_USART2_UART_Init+0x11c>)
 8001d0e:	f7ff fd23 	bl	8001758 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001d12:	4805      	ldr	r0, [pc, #20]	@ (8001d28 <MX_USART2_UART_Init+0x11c>)
 8001d14:	f7ff fd10 	bl	8001738 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	3738      	adds	r7, #56	@ 0x38
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40020000 	.word	0x40020000
 8001d24:	40026000 	.word	0x40026000
 8001d28:	40004400 	.word	0x40004400

08001d2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001d30:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001d34:	f7ff fbe0 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d38:	f7ff f866 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff f8b6 	bl	8000eb4 <NVIC_EncodePriority>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	2011      	movs	r0, #17
 8001d4e:	f7ff f887 	bl	8000e60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d52:	2011      	movs	r0, #17
 8001d54:	f7ff f866 	bl	8000e24 <__NVIC_EnableIRQ>

}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001d62:	f107 0318 	add.w	r3, r7, #24
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
 8001d78:	611a      	str	r2, [r3, #16]
 8001d7a:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d7c:	2004      	movs	r0, #4
 8001d7e:	f7ff fbbb 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001d82:	2080      	movs	r0, #128	@ 0x80
 8001d84:	f7ff fbb8 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d88:	2001      	movs	r0, #1
 8001d8a:	f7ff fbb5 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d8e:	2002      	movs	r0, #2
 8001d90:	f7ff fbb2 	bl	80014f8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001d94:	2120      	movs	r1, #32
 8001d96:	481a      	ldr	r0, [pc, #104]	@ (8001e00 <MX_GPIO_Init+0xa4>)
 8001d98:	f7ff fd6e 	bl	8001878 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001d9c:	4919      	ldr	r1, [pc, #100]	@ (8001e04 <MX_GPIO_Init+0xa8>)
 8001d9e:	2002      	movs	r0, #2
 8001da0:	f7ff fbf2 	bl	8001588 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001da4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001da8:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001daa:	2301      	movs	r3, #1
 8001dac:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001dae:	2300      	movs	r3, #0
 8001db0:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001db2:	2302      	movs	r3, #2
 8001db4:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001db6:	f107 0318 	add.w	r3, r7, #24
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fd80 	bl	80028c0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dc6:	4810      	ldr	r0, [pc, #64]	@ (8001e08 <MX_GPIO_Init+0xac>)
 8001dc8:	f7ff fd19 	bl	80017fe <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dd2:	480d      	ldr	r0, [pc, #52]	@ (8001e08 <MX_GPIO_Init+0xac>)
 8001dd4:	f7ff fcd6 	bl	8001784 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8001dd8:	2320      	movs	r3, #32
 8001dda:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001de8:	2300      	movs	r3, #0
 8001dea:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001dec:	463b      	mov	r3, r7
 8001dee:	4619      	mov	r1, r3
 8001df0:	4803      	ldr	r0, [pc, #12]	@ (8001e00 <MX_GPIO_Init+0xa4>)
 8001df2:	f000 ff2f 	bl	8002c54 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001df6:	bf00      	nop
 8001df8:	3720      	adds	r7, #32
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40020000 	.word	0x40020000
 8001e04:	00f00003 	.word	0x00f00003
 8001e08:	40020800 	.word	0x40020800

08001e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <NMI_Handler+0x4>

08001e14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <HardFault_Handler+0x4>

08001e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <MemManage_Handler+0x4>

08001e24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <BusFault_Handler+0x4>

08001e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <UsageFault_Handler+0x4>

08001e34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	uart_handle_dma_irq(&uart);
 8001e70:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <DMA1_Stream6_IRQHandler+0x10>)
 8001e72:	f000 fb1d 	bl	80024b0 <uart_handle_dma_irq>
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000150 	.word	0x20000150

08001e80 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	adc_handle_irq(&adc);
 8001e84:	4802      	ldr	r0, [pc, #8]	@ (8001e90 <ADC_IRQHandler+0x10>)
 8001e86:	f7fe fbfb 	bl	8000680 <adc_handle_irq>
  /* USER CODE END ADC_IRQn 0 */
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000020 	.word	0x20000020

08001e94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	timer_handle_irq2();
 8001e98:	f000 f8c0 	bl	800201c <timer_handle_irq2>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	timer_handle_irq3();
 8001ea4:	f000 f8ce 	bl	8002044 <timer_handle_irq3>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
	...

08001ebc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec0:	4b06      	ldr	r3, [pc, #24]	@ (8001edc <SystemInit+0x20>)
 8001ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ec6:	4a05      	ldr	r2, [pc, #20]	@ (8001edc <SystemInit+0x20>)
 8001ec8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ecc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <LL_TIM_EnableCounter>:
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	601a      	str	r2, [r3, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_TIM_SetPrescaler>:
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_TIM_SetAutoReload>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f06f 0201 	mvn.w	r2, #1
 8001f46:	611a      	str	r2, [r3, #16]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d101      	bne.n	8001f6c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e000      	b.n	8001f6e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	f043 0201 	orr.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	60da      	str	r2, [r3, #12]
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <timer_init>:
/**
  * @brief  Initialize timer module
  * @param  *timer Pointer to the TIM_Handle_t instance
  * @retval Void
**/
void timer_init(TIM_Handle_t* timer) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]

	// initialize software state (prescaler and autoreload values)
	timer->prescaler2 = TIM2_PRESCALER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2253      	movs	r2, #83	@ 0x53
 8001fa8:	601a      	str	r2, [r3, #0]
	timer->autoreload2 = TIM2_AUTORELOAD;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2231      	movs	r2, #49	@ 0x31
 8001fae:	605a      	str	r2, [r3, #4]
	timer->prescaler3 = TIM3_PRESCALER;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2253      	movs	r2, #83	@ 0x53
 8001fb4:	609a      	str	r2, [r3, #8]
	timer->autoreload3 = TIM3_AUTORELOAD;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f248 2234 	movw	r2, #33332	@ 0x8234
 8001fbc:	60da      	str	r2, [r3, #12]

	// set timer 2 prescaler and autoreload values with LL functions
	LL_TIM_SetPrescaler(TIM2, timer->prescaler2);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001fc8:	f7ff ff9a 	bl	8001f00 <LL_TIM_SetPrescaler>
	LL_TIM_SetAutoReload(TIM2, timer->autoreload2);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001fd6:	f7ff ffa1 	bl	8001f1c <LL_TIM_SetAutoReload>

	// set timer 2 prescaler and autoreload values with LL functions
	LL_TIM_SetPrescaler(TIM3, timer->prescaler3);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480d      	ldr	r0, [pc, #52]	@ (8002018 <timer_init+0x7c>)
 8001fe2:	f7ff ff8d 	bl	8001f00 <LL_TIM_SetPrescaler>
	LL_TIM_SetAutoReload(TIM3, timer->autoreload3);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	4619      	mov	r1, r3
 8001fec:	480a      	ldr	r0, [pc, #40]	@ (8002018 <timer_init+0x7c>)
 8001fee:	f7ff ff95 	bl	8001f1c <LL_TIM_SetAutoReload>

	// enable timer 2 and 3 flags
	LL_TIM_EnableIT_UPDATE(TIM2);
 8001ff2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001ff6:	f7ff ffc0 	bl	8001f7a <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(TIM2);
 8001ffa:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001ffe:	f7ff ff6f 	bl	8001ee0 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM3);
 8002002:	4805      	ldr	r0, [pc, #20]	@ (8002018 <timer_init+0x7c>)
 8002004:	f7ff ffb9 	bl	8001f7a <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(TIM3);
 8002008:	4803      	ldr	r0, [pc, #12]	@ (8002018 <timer_init+0x7c>)
 800200a:	f7ff ff69 	bl	8001ee0 <LL_TIM_EnableCounter>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40000400 	.word	0x40000400

0800201c <timer_handle_irq2>:
/**
  * @brief  Update adc_tick software flag
  * @param  Void
  * @retval Void
**/
void timer_handle_irq2(void) {
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM2)) {
 8002020:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002024:	f7ff ff96 	bl	8001f54 <LL_TIM_IsActiveFlag_UPDATE>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d006      	beq.n	800203c <timer_handle_irq2+0x20>
			LL_TIM_ClearFlag_UPDATE(TIM2);
 800202e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002032:	f7ff ff81 	bl	8001f38 <LL_TIM_ClearFlag_UPDATE>

			// update adc_tick
			adc_tick = 1;
 8002036:	4b02      	ldr	r3, [pc, #8]	@ (8002040 <timer_handle_irq2+0x24>)
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
	}
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}
 8002040:	2000013c 	.word	0x2000013c

08002044 <timer_handle_irq3>:
/**
  * @brief  Update display_tick software flag
  * @param  Void
  * @retval Void
**/
void timer_handle_irq3(void) {
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM3)) {
 8002048:	4806      	ldr	r0, [pc, #24]	@ (8002064 <timer_handle_irq3+0x20>)
 800204a:	f7ff ff83 	bl	8001f54 <LL_TIM_IsActiveFlag_UPDATE>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d005      	beq.n	8002060 <timer_handle_irq3+0x1c>
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8002054:	4803      	ldr	r0, [pc, #12]	@ (8002064 <timer_handle_irq3+0x20>)
 8002056:	f7ff ff6f 	bl	8001f38 <LL_TIM_ClearFlag_UPDATE>

			// update display_tick
			display_tick = 1;
 800205a:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <timer_handle_irq3+0x24>)
 800205c:	2201      	movs	r2, #1
 800205e:	701a      	strb	r2, [r3, #0]
	}
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40000400 	.word	0x40000400
 8002068:	2000013d 	.word	0x2000013d

0800206c <LL_DMA_EnableStream>:
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8002076:	4a0c      	ldr	r2, [pc, #48]	@ (80020a8 <LL_DMA_EnableStream+0x3c>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4413      	add	r3, r2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	461a      	mov	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4413      	add	r3, r2
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <LL_DMA_EnableStream+0x3c>)
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	440a      	add	r2, r1
 800208c:	7812      	ldrb	r2, [r2, #0]
 800208e:	4611      	mov	r1, r2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	440a      	add	r2, r1
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	6013      	str	r3, [r2, #0]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	08003cec 	.word	0x08003cec

080020ac <LL_DMA_DisableStream>:
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80020b6:	4a0c      	ldr	r2, [pc, #48]	@ (80020e8 <LL_DMA_DisableStream+0x3c>)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4413      	add	r3, r2
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4908      	ldr	r1, [pc, #32]	@ (80020e8 <LL_DMA_DisableStream+0x3c>)
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	440a      	add	r2, r1
 80020cc:	7812      	ldrb	r2, [r2, #0]
 80020ce:	4611      	mov	r1, r2
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	440a      	add	r2, r1
 80020d4:	f023 0301 	bic.w	r3, r3, #1
 80020d8:	6013      	str	r3, [r2, #0]
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	08003cec 	.word	0x08003cec

080020ec <LL_DMA_IsEnabledStream>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 80020f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002120 <LL_DMA_IsEnabledStream+0x34>)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	4413      	add	r3, r2
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	461a      	mov	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b01      	cmp	r3, #1
 800210c:	bf0c      	ite	eq
 800210e:	2301      	moveq	r3, #1
 8002110:	2300      	movne	r3, #0
 8002112:	b2db      	uxtb	r3, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	08003cec 	.word	0x08003cec

08002124 <LL_DMA_SetDataLength>:
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8002130:	4a0d      	ldr	r2, [pc, #52]	@ (8002168 <LL_DMA_SetDataLength+0x44>)
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	4413      	add	r3, r2
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	461a      	mov	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4413      	add	r3, r2
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	0c1b      	lsrs	r3, r3, #16
 8002142:	041b      	lsls	r3, r3, #16
 8002144:	4908      	ldr	r1, [pc, #32]	@ (8002168 <LL_DMA_SetDataLength+0x44>)
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	440a      	add	r2, r1
 800214a:	7812      	ldrb	r2, [r2, #0]
 800214c:	4611      	mov	r1, r2
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	440a      	add	r2, r1
 8002152:	4611      	mov	r1, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
}
 800215a:	bf00      	nop
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	08003cec 	.word	0x08003cec

0800216c <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8002178:	4a07      	ldr	r2, [pc, #28]	@ (8002198 <LL_DMA_SetMemoryAddress+0x2c>)
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	4413      	add	r3, r2
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	4413      	add	r3, r2
 8002186:	461a      	mov	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	60d3      	str	r3, [r2, #12]
}
 800218c:	bf00      	nop
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	08003cec 	.word	0x08003cec

0800219c <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 80021a8:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <LL_DMA_SetPeriphAddress+0x2c>)
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	4413      	add	r3, r2
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	461a      	mov	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4413      	add	r3, r2
 80021b6:	461a      	mov	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6093      	str	r3, [r2, #8]
}
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	08003cec 	.word	0x08003cec

080021cc <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80021e0:	bf0c      	ite	eq
 80021e2:	2301      	moveq	r3, #1
 80021e4:	2300      	movne	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll HISR  TEIF6    LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002204:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002208:	bf0c      	ite	eq
 800220a:	2301      	moveq	r3, #1
 800220c:	2300      	movne	r3, #0
 800220e:	b2db      	uxtb	r3, r3
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_DMA_IsActiveFlag_DME6>:
  * @rmtoll HISR  DMEIF6    LL_DMA_IsActiveFlag_DME6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF6)==(DMA_HISR_DMEIF6));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800222c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002230:	bf0c      	ite	eq
 8002232:	2301      	moveq	r3, #1
 8002234:	2300      	movne	r3, #0
 8002236:	b2db      	uxtb	r3, r3
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_DMA_IsActiveFlag_FE6>:
  * @rmtoll HISR  FEIF6    LL_DMA_IsActiveFlag_FE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF6)==(DMA_HISR_FEIF6));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002258:	bf0c      	ite	eq
 800225a:	2301      	moveq	r3, #1
 800225c:	2300      	movne	r3, #0
 800225e:	b2db      	uxtb	r3, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_DMA_ClearFlag_HT6>:
  * @rmtoll HIFCR  CHTIF6    LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800227a:	60da      	str	r2, [r3, #12]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002296:	60da      	str	r2, [r3, #12]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_DMA_ClearFlag_TE6>:
  * @rmtoll HIFCR  CTEIF6    LL_DMA_ClearFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80022b2:	60da      	str	r2, [r3, #12]
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <LL_DMA_ClearFlag_DME6>:
  * @rmtoll HIFCR  CDMEIF6    LL_DMA_ClearFlag_DME6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF6);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80022ce:	60da      	str	r2, [r3, #12]
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_DMA_ClearFlag_FE6>:
  * @rmtoll HIFCR  CFEIF6    LL_DMA_ClearFlag_FE6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF6);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022ea:	60da      	str	r2, [r3, #12]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8002302:	4a0c      	ldr	r2, [pc, #48]	@ (8002334 <LL_DMA_EnableIT_TC+0x3c>)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4413      	add	r3, r2
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4413      	add	r3, r2
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4908      	ldr	r1, [pc, #32]	@ (8002334 <LL_DMA_EnableIT_TC+0x3c>)
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	440a      	add	r2, r1
 8002318:	7812      	ldrb	r2, [r2, #0]
 800231a:	4611      	mov	r1, r2
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	440a      	add	r2, r1
 8002320:	f043 0310 	orr.w	r3, r3, #16
 8002324:	6013      	str	r3, [r2, #0]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	08003cec 	.word	0x08003cec

08002338 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002338:	b480      	push	{r7}
 800233a:	b089      	sub	sp, #36	@ 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3314      	adds	r3, #20
 8002344:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	e853 3f00 	ldrex	r3, [r3]
 800234c:	60bb      	str	r3, [r7, #8]
   return(result);
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002354:	61fb      	str	r3, [r7, #28]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3314      	adds	r3, #20
 800235a:	69fa      	ldr	r2, [r7, #28]
 800235c:	61ba      	str	r2, [r7, #24]
 800235e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002360:	6979      	ldr	r1, [r7, #20]
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	e841 2300 	strex	r3, r2, [r1]
 8002368:	613b      	str	r3, [r7, #16]
   return(result);
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1e7      	bne.n	8002340 <LL_USART_EnableDMAReq_TX+0x8>
}
 8002370:	bf00      	nop
 8002372:	bf00      	nop
 8002374:	3724      	adds	r7, #36	@ 0x24
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
	...

08002380 <uart_init>:
  * @brief  Initialize uart module
  * @param  *uart Pointer to the UART_Handle_t instance
  * @param  *circ_buf Pointer to CircBuf instance
  * @retval Void
**/
void uart_init(UART_Handle_t* uart, CircBuf* circ_buf) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]

	// initialize software state
	uart->Instance = USART2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a1d      	ldr	r2, [pc, #116]	@ (8002404 <uart_init+0x84>)
 800238e:	601a      	str	r2, [r3, #0]
	uart->DMA_Stream = LL_DMA_STREAM_6;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2206      	movs	r2, #6
 8002394:	605a      	str	r2, [r3, #4]
	uart->circ_buffer = circ_buf;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	609a      	str	r2, [r3, #8]
	uart->tx_buffer = NULL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	60da      	str	r2, [r3, #12]
	uart->tx_length = 0;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	611a      	str	r2, [r3, #16]
	uart->tx_busy = false;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	751a      	strb	r2, [r3, #20]

	// ensure DMA stream 6 is disabled
	LL_DMA_DisableStream(DMA1, uart->DMA_Stream);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	4619      	mov	r1, r3
 80023b4:	4814      	ldr	r0, [pc, #80]	@ (8002408 <uart_init+0x88>)
 80023b6:	f7ff fe79 	bl	80020ac <LL_DMA_DisableStream>

	// clear all DMA flags
	LL_DMA_ClearFlag_TC6(DMA1);
 80023ba:	4813      	ldr	r0, [pc, #76]	@ (8002408 <uart_init+0x88>)
 80023bc:	f7ff ff64 	bl	8002288 <LL_DMA_ClearFlag_TC6>
	LL_DMA_ClearFlag_TE6(DMA1);
 80023c0:	4811      	ldr	r0, [pc, #68]	@ (8002408 <uart_init+0x88>)
 80023c2:	f7ff ff6f 	bl	80022a4 <LL_DMA_ClearFlag_TE6>
	LL_DMA_ClearFlag_FE6(DMA1);
 80023c6:	4810      	ldr	r0, [pc, #64]	@ (8002408 <uart_init+0x88>)
 80023c8:	f7ff ff88 	bl	80022dc <LL_DMA_ClearFlag_FE6>
	LL_DMA_ClearFlag_DME6(DMA1);
 80023cc:	480e      	ldr	r0, [pc, #56]	@ (8002408 <uart_init+0x88>)
 80023ce:	f7ff ff77 	bl	80022c0 <LL_DMA_ClearFlag_DME6>
	LL_DMA_ClearFlag_HT6(DMA1);
 80023d2:	480d      	ldr	r0, [pc, #52]	@ (8002408 <uart_init+0x88>)
 80023d4:	f7ff ff4a 	bl	800226c <LL_DMA_ClearFlag_HT6>

	// set DMA peripheral address
	LL_DMA_SetPeriphAddress(DMA1, uart->DMA_Stream, (uint32_t)&USART2->DR);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	4a0b      	ldr	r2, [pc, #44]	@ (800240c <uart_init+0x8c>)
 80023de:	4619      	mov	r1, r3
 80023e0:	4809      	ldr	r0, [pc, #36]	@ (8002408 <uart_init+0x88>)
 80023e2:	f7ff fedb 	bl	800219c <LL_DMA_SetPeriphAddress>

	// enable USART DMA TX request
	LL_USART_EnableDMAReq_TX(uart->Instance);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff ffa4 	bl	8002338 <LL_USART_EnableDMAReq_TX>

	// enable DMA transfer complete interrupt
	LL_DMA_EnableIT_TC(DMA1, uart->DMA_Stream);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	4619      	mov	r1, r3
 80023f6:	4804      	ldr	r0, [pc, #16]	@ (8002408 <uart_init+0x88>)
 80023f8:	f7ff ff7e 	bl	80022f8 <LL_DMA_EnableIT_TC>

}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40004400 	.word	0x40004400
 8002408:	40026000 	.word	0x40026000
 800240c:	40004404 	.word	0x40004404

08002410 <uart_send_dma>:
/**
  * @brief  Send largest contiguous chunk of data from circular buffer over DMA
  * @param  *uart Pointer to the UART_Handle_t instance
  * @retval Void
**/
void uart_send_dma(UART_Handle_t* uart) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]

	// check if tx busy; return
	if (uart->tx_busy) {
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	7d1b      	ldrb	r3, [r3, #20]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d13d      	bne.n	800249e <uart_send_dma+0x8e>
	}

	// store buffer ptr and len values
	uint8_t* chunk_ptr;
	uint16_t chunk_len;
	circbuf_peek_contiguous(uart->circ_buffer, &chunk_ptr, &chunk_len);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f107 020a 	add.w	r2, r7, #10
 800242a:	f107 010c 	add.w	r1, r7, #12
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe f990 	bl	8000754 <circbuf_peek_contiguous>

	// set tx_buffer and tx_length fields
	uart->tx_buffer = chunk_ptr;
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	60da      	str	r2, [r3, #12]
	uart->tx_length = chunk_len;
 800243a:	897b      	ldrh	r3, [r7, #10]
 800243c:	461a      	mov	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	611a      	str	r2, [r3, #16]
	if (uart->tx_length == 0) {
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d02b      	beq.n	80024a2 <uart_send_dma+0x92>
		return;
	}

	// set tx state to busy
	uart->tx_busy = true;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	751a      	strb	r2, [r3, #20]

	// wait until DMA stream is fully idle
	LL_DMA_DisableStream(DMA1, uart->DMA_Stream);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4619      	mov	r1, r3
 8002456:	4815      	ldr	r0, [pc, #84]	@ (80024ac <uart_send_dma+0x9c>)
 8002458:	f7ff fe28 	bl	80020ac <LL_DMA_DisableStream>
	while (LL_DMA_IsEnabledStream(DMA1, uart->DMA_Stream));
 800245c:	bf00      	nop
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	4619      	mov	r1, r3
 8002464:	4811      	ldr	r0, [pc, #68]	@ (80024ac <uart_send_dma+0x9c>)
 8002466:	f7ff fe41 	bl	80020ec <LL_DMA_IsEnabledStream>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1f6      	bne.n	800245e <uart_send_dma+0x4e>

	// set DMA memory address and transfer length
	LL_DMA_SetMemoryAddress(DMA1, uart->DMA_Stream, (uint32_t)uart->tx_buffer);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6859      	ldr	r1, [r3, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	461a      	mov	r2, r3
 800247a:	480c      	ldr	r0, [pc, #48]	@ (80024ac <uart_send_dma+0x9c>)
 800247c:	f7ff fe76 	bl	800216c <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, uart->DMA_Stream, uart->tx_length);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6859      	ldr	r1, [r3, #4]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	461a      	mov	r2, r3
 800248a:	4808      	ldr	r0, [pc, #32]	@ (80024ac <uart_send_dma+0x9c>)
 800248c:	f7ff fe4a 	bl	8002124 <LL_DMA_SetDataLength>

	// enable stream (start transfer)
	LL_DMA_EnableStream(DMA1, uart->DMA_Stream);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4619      	mov	r1, r3
 8002496:	4805      	ldr	r0, [pc, #20]	@ (80024ac <uart_send_dma+0x9c>)
 8002498:	f7ff fde8 	bl	800206c <LL_DMA_EnableStream>

	return;
 800249c:	e002      	b.n	80024a4 <uart_send_dma+0x94>
		return;
 800249e:	bf00      	nop
 80024a0:	e000      	b.n	80024a4 <uart_send_dma+0x94>
		return;
 80024a2:	bf00      	nop

}
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40026000 	.word	0x40026000

080024b0 <uart_handle_dma_irq>:
/**
  * @brief  Reset flags after DMA tranfer complete, recur if more data in buffer
  * @param  *uart Pointer to the UART_Handle_t instance
  * @retval Void
**/
void uart_handle_dma_irq(UART_Handle_t* uart) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

	// if transfer complete flag enabled, clear flag, set tx_busy to false
	if (LL_DMA_IsActiveFlag_TC6(DMA1)) {
 80024b8:	481f      	ldr	r0, [pc, #124]	@ (8002538 <uart_handle_dma_irq+0x88>)
 80024ba:	f7ff fe87 	bl	80021cc <LL_DMA_IsActiveFlag_TC6>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d019      	beq.n	80024f8 <uart_handle_dma_irq+0x48>
		LL_DMA_ClearFlag_TC6(DMA1);
 80024c4:	481c      	ldr	r0, [pc, #112]	@ (8002538 <uart_handle_dma_irq+0x88>)
 80024c6:	f7ff fedf 	bl	8002288 <LL_DMA_ClearFlag_TC6>
		uart->tx_busy = false;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	751a      	strb	r2, [r3, #20]

		// advance circbuf by tx_length
		circbuf_advance(uart->circ_buffer, uart->tx_length);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	b29b      	uxth	r3, r3
 80024da:	4619      	mov	r1, r3
 80024dc:	4610      	mov	r0, r2
 80024de:	f7fe f96f 	bl	80007c0 <circbuf_advance>

		// if more data, send again
		if (circbuf_count(uart->circ_buffer) > 0) {
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f985 	bl	80007f6 <circbuf_count>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <uart_handle_dma_irq+0x48>
			uart_send_dma(uart);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff ff8c 	bl	8002410 <uart_send_dma>
		}
	}

	// clear all other potential flags
	if (LL_DMA_IsActiveFlag_TE6(DMA1)) {
 80024f8:	480f      	ldr	r0, [pc, #60]	@ (8002538 <uart_handle_dma_irq+0x88>)
 80024fa:	f7ff fe7b 	bl	80021f4 <LL_DMA_IsActiveFlag_TE6>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d002      	beq.n	800250a <uart_handle_dma_irq+0x5a>
		LL_DMA_ClearFlag_TE6(DMA1);
 8002504:	480c      	ldr	r0, [pc, #48]	@ (8002538 <uart_handle_dma_irq+0x88>)
 8002506:	f7ff fecd 	bl	80022a4 <LL_DMA_ClearFlag_TE6>
	}
	if (LL_DMA_IsActiveFlag_DME6(DMA1)) {
 800250a:	480b      	ldr	r0, [pc, #44]	@ (8002538 <uart_handle_dma_irq+0x88>)
 800250c:	f7ff fe86 	bl	800221c <LL_DMA_IsActiveFlag_DME6>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <uart_handle_dma_irq+0x6c>
		LL_DMA_ClearFlag_DME6(DMA1);
 8002516:	4808      	ldr	r0, [pc, #32]	@ (8002538 <uart_handle_dma_irq+0x88>)
 8002518:	f7ff fed2 	bl	80022c0 <LL_DMA_ClearFlag_DME6>
	}
	if (LL_DMA_IsActiveFlag_FE6(DMA1)) {
 800251c:	4806      	ldr	r0, [pc, #24]	@ (8002538 <uart_handle_dma_irq+0x88>)
 800251e:	f7ff fe91 	bl	8002244 <LL_DMA_IsActiveFlag_FE6>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <uart_handle_dma_irq+0x80>
		LL_DMA_ClearFlag_FE6(DMA1);
 8002528:	4803      	ldr	r0, [pc, #12]	@ (8002538 <uart_handle_dma_irq+0x88>)
 800252a:	f7ff fed7 	bl	80022dc <LL_DMA_ClearFlag_FE6>
	}
	return;
 800252e:	bf00      	nop
 8002530:	bf00      	nop
}
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40026000 	.word	0x40026000

0800253c <uart_DMA_printf>:
  * @param  *uart Pointer to the UART_Handle_t instance
  * @param  *str  Pointer to first char in string
  * @retval Void
**/
void uart_DMA_printf(UART_Handle_t* uart, char* str)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
    // write all characters to circular buffer
    while (*str != '\0') {
 8002546:	e00a      	b.n	800255e <uart_DMA_printf+0x22>
        circbuf_write_byte(uart->circ_buffer, *str);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	4619      	mov	r1, r3
 8002552:	4610      	mov	r0, r2
 8002554:	f7fe f970 	bl	8000838 <circbuf_write_byte>
        str++;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	3301      	adds	r3, #1
 800255c:	603b      	str	r3, [r7, #0]
    while (*str != '\0') {
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <uart_DMA_printf+0xc>
    }

    // send DMA if not already active
    if (!uart->tx_busy) {
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	7d1b      	ldrb	r3, [r3, #20]
 800256a:	b2db      	uxtb	r3, r3
 800256c:	f083 0301 	eor.w	r3, r3, #1
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <uart_DMA_printf+0x40>
            uart_send_dma(uart);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff ff4a 	bl	8002410 <uart_send_dma>
    }
}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002588:	f7ff fc98 	bl	8001ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800258c:	480c      	ldr	r0, [pc, #48]	@ (80025c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800258e:	490d      	ldr	r1, [pc, #52]	@ (80025c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002594:	e002      	b.n	800259c <LoopCopyDataInit>

08002596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259a:	3304      	adds	r3, #4

0800259c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800259c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800259e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a0:	d3f9      	bcc.n	8002596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a2:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025a4:	4c0a      	ldr	r4, [pc, #40]	@ (80025d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025a8:	e001      	b.n	80025ae <LoopFillZerobss>

080025aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ac:	3204      	adds	r2, #4

080025ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b0:	d3fb      	bcc.n	80025aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80025b2:	f001 f93d 	bl	8003830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025b6:	f7ff f96f 	bl	8001898 <main>
  bx  lr    
 80025ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80025c8:	08003d04 	.word	0x08003d04
  ldr r2, =_sbss
 80025cc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80025d0:	20000168 	.word	0x20000168

080025d4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d4:	e7fe      	b.n	80025d4 <CAN1_RX0_IRQHandler>

080025d6 <LL_ADC_REG_SetSequencerLength>:
{
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
 80025de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <LL_ADC_IsEnabled>:
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b01      	cmp	r3, #1
 800260e:	bf0c      	ite	eq
 8002610:	2301      	moveq	r3, #1
 8002612:	2300      	movne	r3, #0
 8002614:	b2db      	uxtb	r3, r3
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800262e:	2300      	movs	r3, #0
 8002630:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8002632:	481c      	ldr	r0, [pc, #112]	@ (80026a4 <LL_ADC_CommonInit+0x80>)
 8002634:	f7ff ffe2 	bl	80025fc <LL_ADC_IsEnabled>
 8002638:	4604      	mov	r4, r0
 800263a:	481b      	ldr	r0, [pc, #108]	@ (80026a8 <LL_ADC_CommonInit+0x84>)
 800263c:	f7ff ffde 	bl	80025fc <LL_ADC_IsEnabled>
 8002640:	4603      	mov	r3, r0
 8002642:	431c      	orrs	r4, r3
 8002644:	4819      	ldr	r0, [pc, #100]	@ (80026ac <LL_ADC_CommonInit+0x88>)
 8002646:	f7ff ffd9 	bl	80025fc <LL_ADC_IsEnabled>
 800264a:	4603      	mov	r3, r0
 800264c:	4323      	orrs	r3, r4
 800264e:	2b00      	cmp	r3, #0
 8002650:	d120      	bne.n	8002694 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d012      	beq.n	8002680 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	4b14      	ldr	r3, [pc, #80]	@ (80026b0 <LL_ADC_CommonInit+0x8c>)
 8002660:	4013      	ands	r3, r2
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	6811      	ldr	r1, [r2, #0]
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	6852      	ldr	r2, [r2, #4]
 800266a:	4311      	orrs	r1, r2
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	6892      	ldr	r2, [r2, #8]
 8002670:	4311      	orrs	r1, r2
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	68d2      	ldr	r2, [r2, #12]
 8002676:	430a      	orrs	r2, r1
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	e00b      	b.n	8002698 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <LL_ADC_CommonInit+0x8c>)
 8002686:	4013      	ands	r3, r2
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	e001      	b.n	8002698 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002698:	7bfb      	ldrb	r3, [r7, #15]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3714      	adds	r7, #20
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd90      	pop	{r4, r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40012000 	.word	0x40012000
 80026a8:	40012100 	.word	0x40012100
 80026ac:	40012200 	.word	0x40012200
 80026b0:	fffc10e0 	.word	0xfffc10e0

080026b4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff ff9a 	bl	80025fc <LL_ADC_IsEnabled>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d117      	bne.n	80026fe <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80026d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	6811      	ldr	r1, [r2, #0]
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	6892      	ldr	r2, [r2, #8]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	431a      	orrs	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]
 80026fc:	e001      	b.n	8002702 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002702:	7bfb      	ldrb	r3, [r7, #15]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002716:	2300      	movs	r3, #0
 8002718:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff ff6e 	bl	80025fc <LL_ADC_IsEnabled>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d12b      	bne.n	800277e <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d009      	beq.n	8002742 <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	605a      	str	r2, [r3, #4]
 8002740:	e005      	b.n	800274e <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <LL_ADC_REG_Init+0x80>)
 8002754:	4013      	ands	r3, r2
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	68d2      	ldr	r2, [r2, #12]
 8002762:	4311      	orrs	r1, r2
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	6912      	ldr	r2, [r2, #16]
 8002768:	430a      	orrs	r2, r1
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	4619      	mov	r1, r3
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff ff2d 	bl	80025d6 <LL_ADC_REG_SetSequencerLength>
 800277c:	e001      	b.n	8002782 <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002782:	7bfb      	ldrb	r3, [r7, #15]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	c0fffcfd 	.word	0xc0fffcfd

08002790 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002798:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4904      	ldr	r1, [pc, #16]	@ (80027b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	600b      	str	r3, [r1, #0]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	40013c00 	.word	0x40013c00

080027b4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <LL_EXTI_DisableIT_0_31+0x24>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	43db      	mvns	r3, r3
 80027c4:	4904      	ldr	r1, [pc, #16]	@ (80027d8 <LL_EXTI_DisableIT_0_31+0x24>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	600b      	str	r3, [r1, #0]
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	40013c00 	.word	0x40013c00

080027dc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80027e4:	4b05      	ldr	r3, [pc, #20]	@ (80027fc <LL_EXTI_EnableEvent_0_31+0x20>)
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4904      	ldr	r1, [pc, #16]	@ (80027fc <LL_EXTI_EnableEvent_0_31+0x20>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	604b      	str	r3, [r1, #4]

}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	40013c00 	.word	0x40013c00

08002800 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002808:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <LL_EXTI_DisableEvent_0_31+0x24>)
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	43db      	mvns	r3, r3
 8002810:	4904      	ldr	r1, [pc, #16]	@ (8002824 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002812:	4013      	ands	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40013c00 	.word	0x40013c00

08002828 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002830:	4b05      	ldr	r3, [pc, #20]	@ (8002848 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	4904      	ldr	r1, [pc, #16]	@ (8002848 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]

}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	40013c00 	.word	0x40013c00

0800284c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	43db      	mvns	r3, r3
 800285c:	4904      	ldr	r1, [pc, #16]	@ (8002870 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800285e:	4013      	ands	r3, r2
 8002860:	608b      	str	r3, [r1, #8]

}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40013c00 	.word	0x40013c00

08002874 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800287c:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	4904      	ldr	r1, [pc, #16]	@ (8002894 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4313      	orrs	r3, r2
 8002886:	60cb      	str	r3, [r1, #12]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	40013c00 	.word	0x40013c00

08002898 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80028a0:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	43db      	mvns	r3, r3
 80028a8:	4904      	ldr	r1, [pc, #16]	@ (80028bc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	60cb      	str	r3, [r1, #12]
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40013c00 	.word	0x40013c00

080028c0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	791b      	ldrb	r3, [r3, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d065      	beq.n	80029a0 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d06b      	beq.n	80029b4 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	795b      	ldrb	r3, [r3, #5]
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d01c      	beq.n	800291e <LL_EXTI_Init+0x5e>
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	dc25      	bgt.n	8002934 <LL_EXTI_Init+0x74>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d002      	beq.n	80028f2 <LL_EXTI_Init+0x32>
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d00b      	beq.n	8002908 <LL_EXTI_Init+0x48>
 80028f0:	e020      	b.n	8002934 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7ff ff82 	bl	8002800 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff ff45 	bl	8002790 <LL_EXTI_EnableIT_0_31>
          break;
 8002906:	e018      	b.n	800293a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff51 	bl	80027b4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ff60 	bl	80027dc <LL_EXTI_EnableEvent_0_31>
          break;
 800291c:	e00d      	b.n	800293a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ff34 	bl	8002790 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ff55 	bl	80027dc <LL_EXTI_EnableEvent_0_31>
          break;
 8002932:	e002      	b.n	800293a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	73fb      	strb	r3, [r7, #15]
          break;
 8002938:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	799b      	ldrb	r3, [r3, #6]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d038      	beq.n	80029b4 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	799b      	ldrb	r3, [r3, #6]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d01c      	beq.n	8002984 <LL_EXTI_Init+0xc4>
 800294a:	2b03      	cmp	r3, #3
 800294c:	dc25      	bgt.n	800299a <LL_EXTI_Init+0xda>
 800294e:	2b01      	cmp	r3, #1
 8002950:	d002      	beq.n	8002958 <LL_EXTI_Init+0x98>
 8002952:	2b02      	cmp	r3, #2
 8002954:	d00b      	beq.n	800296e <LL_EXTI_Init+0xae>
 8002956:	e020      	b.n	800299a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ff9b 	bl	8002898 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ff5e 	bl	8002828 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800296c:	e022      	b.n	80029b4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff ff6a 	bl	800284c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff79 	bl	8002874 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002982:	e017      	b.n	80029b4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff4d 	bl	8002828 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ff6e 	bl	8002874 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002998:	e00c      	b.n	80029b4 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
            break;
 800299e:	e009      	b.n	80029b4 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff05 	bl	80027b4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff26 	bl	8002800 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <LL_GPIO_SetPinMode>:
{
 80029be:	b480      	push	{r7}
 80029c0:	b08b      	sub	sp, #44	@ 0x2c
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	fa93 f3a3 	rbit	r3, r3
 80029d8:	613b      	str	r3, [r7, #16]
  return result;
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d101      	bne.n	80029e8 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80029e4:	2320      	movs	r3, #32
 80029e6:	e003      	b.n	80029f0 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	fab3 f383 	clz	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	2103      	movs	r1, #3
 80029f4:	fa01 f303 	lsl.w	r3, r1, r3
 80029f8:	43db      	mvns	r3, r3
 80029fa:	401a      	ands	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	61fb      	str	r3, [r7, #28]
  return result;
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002a12:	2320      	movs	r3, #32
 8002a14:	e003      	b.n	8002a1e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	fab3 f383 	clz	r3, r3
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	fa01 f303 	lsl.w	r3, r1, r3
 8002a26:	431a      	orrs	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	601a      	str	r2, [r3, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	372c      	adds	r7, #44	@ 0x2c
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <LL_GPIO_SetPinOutputType>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	fb01 f303 	mul.w	r3, r1, r3
 8002a56:	431a      	orrs	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	605a      	str	r2, [r3, #4]
}
 8002a5c:	bf00      	nop
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <LL_GPIO_SetPinSpeed>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b08b      	sub	sp, #44	@ 0x2c
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	613b      	str	r3, [r7, #16]
  return result;
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002a8e:	2320      	movs	r3, #32
 8002a90:	e003      	b.n	8002a9a <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	2103      	movs	r1, #3
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	401a      	ands	r2, r3
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	fa93 f3a3 	rbit	r3, r3
 8002ab0:	61fb      	str	r3, [r7, #28]
  return result;
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002abc:	2320      	movs	r3, #32
 8002abe:	e003      	b.n	8002ac8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	609a      	str	r2, [r3, #8]
}
 8002ad6:	bf00      	nop
 8002ad8:	372c      	adds	r7, #44	@ 0x2c
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_GPIO_SetPinPull>:
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b08b      	sub	sp, #44	@ 0x2c
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	613b      	str	r3, [r7, #16]
  return result;
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002b08:	2320      	movs	r3, #32
 8002b0a:	e003      	b.n	8002b14 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2103      	movs	r1, #3
 8002b18:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	401a      	ands	r2, r3
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	61fb      	str	r3, [r7, #28]
  return result;
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002b36:	2320      	movs	r3, #32
 8002b38:	e003      	b.n	8002b42 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	fab3 f383 	clz	r3, r3
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	60da      	str	r2, [r3, #12]
}
 8002b50:	bf00      	nop
 8002b52:	372c      	adds	r7, #44	@ 0x2c
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <LL_GPIO_SetAFPin_0_7>:
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b08b      	sub	sp, #44	@ 0x2c
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a1a      	ldr	r2, [r3, #32]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	613b      	str	r3, [r7, #16]
  return result;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002b82:	2320      	movs	r3, #32
 8002b84:	e003      	b.n	8002b8e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	fab3 f383 	clz	r3, r3
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	210f      	movs	r1, #15
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	401a      	ands	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	fa93 f3a3 	rbit	r3, r3
 8002ba4:	61fb      	str	r3, [r7, #28]
  return result;
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	e003      	b.n	8002bbc <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	6879      	ldr	r1, [r7, #4]
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	621a      	str	r2, [r3, #32]
}
 8002bca:	bf00      	nop
 8002bcc:	372c      	adds	r7, #44	@ 0x2c
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <LL_GPIO_SetAFPin_8_15>:
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b08b      	sub	sp, #44	@ 0x2c
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	0a1b      	lsrs	r3, r3, #8
 8002bea:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	fa93 f3a3 	rbit	r3, r3
 8002bf2:	613b      	str	r3, [r7, #16]
  return result;
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002bfe:	2320      	movs	r3, #32
 8002c00:	e003      	b.n	8002c0a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	fab3 f383 	clz	r3, r3
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	210f      	movs	r1, #15
 8002c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	401a      	ands	r2, r3
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	0a1b      	lsrs	r3, r3, #8
 8002c1a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	6a3b      	ldr	r3, [r7, #32]
 8002c1e:	fa93 f3a3 	rbit	r3, r3
 8002c22:	61fb      	str	r3, [r7, #28]
  return result;
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002c2e:	2320      	movs	r3, #32
 8002c30:	e003      	b.n	8002c3a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	fab3 f383 	clz	r3, r3
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c42:	431a      	orrs	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002c48:	bf00      	nop
 8002c4a:	372c      	adds	r7, #44	@ 0x2c
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08a      	sub	sp, #40	@ 0x28
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	fa93 f3a3 	rbit	r3, r3
 8002c72:	617b      	str	r3, [r7, #20]
  return result;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <LL_GPIO_Init+0x2e>
    return 32U;
 8002c7e:	2320      	movs	r3, #32
 8002c80:	e003      	b.n	8002c8a <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fab3 f383 	clz	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002c8c:	e057      	b.n	8002d3e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	2101      	movs	r1, #1
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d049      	beq.n	8002d38 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d003      	beq.n	8002cb4 <LL_GPIO_Init+0x60>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d10d      	bne.n	8002cd0 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	461a      	mov	r2, r3
 8002cba:	6a39      	ldr	r1, [r7, #32]
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff fed3 	bl	8002a68 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	6a39      	ldr	r1, [r7, #32]
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff feb4 	bl	8002a38 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	6a39      	ldr	r1, [r7, #32]
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff ff02 	bl	8002ae2 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d121      	bne.n	8002d2a <LL_GPIO_Init+0xd6>
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	60bb      	str	r3, [r7, #8]
  return result;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <LL_GPIO_Init+0xac>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002d08:	2b07      	cmp	r3, #7
 8002d0a:	d807      	bhi.n	8002d1c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	461a      	mov	r2, r3
 8002d12:	6a39      	ldr	r1, [r7, #32]
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ff21 	bl	8002b5c <LL_GPIO_SetAFPin_0_7>
 8002d1a:	e006      	b.n	8002d2a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	461a      	mov	r2, r3
 8002d22:	6a39      	ldr	r1, [r7, #32]
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff56 	bl	8002bd6 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	6a39      	ldr	r1, [r7, #32]
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff fe43 	bl	80029be <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	fa22 f303 	lsr.w	r3, r2, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1a0      	bne.n	8002c8e <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3728      	adds	r7, #40	@ 0x28
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <LL_RCC_GetSysClkSource>:
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002d5c:	4b04      	ldr	r3, [pc, #16]	@ (8002d70 <LL_RCC_GetSysClkSource+0x18>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 030c 	and.w	r3, r3, #12
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	40023800 	.word	0x40023800

08002d74 <LL_RCC_GetAHBPrescaler>:
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002d78:	4b04      	ldr	r3, [pc, #16]	@ (8002d8c <LL_RCC_GetAHBPrescaler+0x18>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	40023800 	.word	0x40023800

08002d90 <LL_RCC_GetAPB1Prescaler>:
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002d94:	4b04      	ldr	r3, [pc, #16]	@ (8002da8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40023800 	.word	0x40023800

08002dac <LL_RCC_GetAPB2Prescaler>:
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002db0:	4b04      	ldr	r3, [pc, #16]	@ (8002dc4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800

08002dc8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002dcc:	4b04      	ldr	r3, [pc, #16]	@ (8002de0 <LL_RCC_PLL_GetMainSource+0x18>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800

08002de4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002de8:	4b04      	ldr	r3, [pc, #16]	@ (8002dfc <LL_RCC_PLL_GetN+0x18>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	40023800 	.word	0x40023800

08002e00 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002e04:	4b04      	ldr	r3, [pc, #16]	@ (8002e18 <LL_RCC_PLL_GetP+0x18>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800

08002e1c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002e20:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <LL_RCC_PLL_GetR+0x18>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40023800 	.word	0x40023800

08002e38 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002e3c:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <LL_RCC_PLL_GetDivider+0x18>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800

08002e54 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002e5c:	f000 f820 	bl	8002ea0 <RCC_GetSystemClockFreq>
 8002e60:	4602      	mov	r2, r0
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f000 f85c 	bl	8002f28 <RCC_GetHCLKClockFreq>
 8002e70:	4602      	mov	r2, r0
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 f86a 	bl	8002f54 <RCC_GetPCLK1ClockFreq>
 8002e80:	4602      	mov	r2, r0
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 f876 	bl	8002f7c <RCC_GetPCLK2ClockFreq>
 8002e90:	4602      	mov	r2, r0
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60da      	str	r2, [r3, #12]
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002eaa:	f7ff ff55 	bl	8002d58 <LL_RCC_GetSysClkSource>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b0c      	cmp	r3, #12
 8002eb2:	d82d      	bhi.n	8002f10 <RCC_GetSystemClockFreq+0x70>
 8002eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002ebc <RCC_GetSystemClockFreq+0x1c>)
 8002eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eba:	bf00      	nop
 8002ebc:	08002ef1 	.word	0x08002ef1
 8002ec0:	08002f11 	.word	0x08002f11
 8002ec4:	08002f11 	.word	0x08002f11
 8002ec8:	08002f11 	.word	0x08002f11
 8002ecc:	08002ef7 	.word	0x08002ef7
 8002ed0:	08002f11 	.word	0x08002f11
 8002ed4:	08002f11 	.word	0x08002f11
 8002ed8:	08002f11 	.word	0x08002f11
 8002edc:	08002efd 	.word	0x08002efd
 8002ee0:	08002f11 	.word	0x08002f11
 8002ee4:	08002f11 	.word	0x08002f11
 8002ee8:	08002f11 	.word	0x08002f11
 8002eec:	08002f07 	.word	0x08002f07
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <RCC_GetSystemClockFreq+0x80>)
 8002ef2:	607b      	str	r3, [r7, #4]
      break;
 8002ef4:	e00f      	b.n	8002f16 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f24 <RCC_GetSystemClockFreq+0x84>)
 8002ef8:	607b      	str	r3, [r7, #4]
      break;
 8002efa:	e00c      	b.n	8002f16 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002efc:	2008      	movs	r0, #8
 8002efe:	f000 f851 	bl	8002fa4 <RCC_PLL_GetFreqDomain_SYS>
 8002f02:	6078      	str	r0, [r7, #4]
      break;
 8002f04:	e007      	b.n	8002f16 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002f06:	200c      	movs	r0, #12
 8002f08:	f000 f84c 	bl	8002fa4 <RCC_PLL_GetFreqDomain_SYS>
 8002f0c:	6078      	str	r0, [r7, #4]
      break;
 8002f0e:	e002      	b.n	8002f16 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002f10:	4b03      	ldr	r3, [pc, #12]	@ (8002f20 <RCC_GetSystemClockFreq+0x80>)
 8002f12:	607b      	str	r3, [r7, #4]
      break;
 8002f14:	bf00      	nop
  }

  return frequency;
 8002f16:	687b      	ldr	r3, [r7, #4]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	00f42400 	.word	0x00f42400
 8002f24:	007a1200 	.word	0x007a1200

08002f28 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002f30:	f7ff ff20 	bl	8002d74 <LL_RCC_GetAHBPrescaler>
 8002f34:	4603      	mov	r3, r0
 8002f36:	091b      	lsrs	r3, r3, #4
 8002f38:	f003 030f 	and.w	r3, r3, #15
 8002f3c:	4a04      	ldr	r2, [pc, #16]	@ (8002f50 <RCC_GetHCLKClockFreq+0x28>)
 8002f3e:	5cd3      	ldrb	r3, [r2, r3]
 8002f40:	461a      	mov	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	40d3      	lsrs	r3, r2
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	08003cd4 	.word	0x08003cd4

08002f54 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002f5c:	f7ff ff18 	bl	8002d90 <LL_RCC_GetAPB1Prescaler>
 8002f60:	4603      	mov	r3, r0
 8002f62:	0a9b      	lsrs	r3, r3, #10
 8002f64:	4a04      	ldr	r2, [pc, #16]	@ (8002f78 <RCC_GetPCLK1ClockFreq+0x24>)
 8002f66:	5cd3      	ldrb	r3, [r2, r3]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	40d3      	lsrs	r3, r2
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	08003ce4 	.word	0x08003ce4

08002f7c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002f84:	f7ff ff12 	bl	8002dac <LL_RCC_GetAPB2Prescaler>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	0b5b      	lsrs	r3, r3, #13
 8002f8c:	4a04      	ldr	r2, [pc, #16]	@ (8002fa0 <RCC_GetPCLK2ClockFreq+0x24>)
 8002f8e:	5cd3      	ldrb	r3, [r2, r3]
 8002f90:	461a      	mov	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	40d3      	lsrs	r3, r2
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	08003ce4 	.word	0x08003ce4

08002fa4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b087      	sub	sp, #28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002fb8:	f7ff ff06 	bl	8002dc8 <LL_RCC_PLL_GetMainSource>
 8002fbc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fca:	d003      	beq.n	8002fd4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002fcc:	e005      	b.n	8002fda <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002fce:	4b1c      	ldr	r3, [pc, #112]	@ (8003040 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002fd0:	617b      	str	r3, [r7, #20]
      break;
 8002fd2:	e005      	b.n	8002fe0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003044 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8002fd6:	617b      	str	r3, [r7, #20]
      break;
 8002fd8:	e002      	b.n	8002fe0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002fda:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002fdc:	617b      	str	r3, [r7, #20]
      break;
 8002fde:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b08      	cmp	r3, #8
 8002fe4:	d114      	bne.n	8003010 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002fe6:	f7ff ff27 	bl	8002e38 <LL_RCC_PLL_GetDivider>
 8002fea:	4602      	mov	r2, r0
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	fbb3 f4f2 	udiv	r4, r3, r2
 8002ff2:	f7ff fef7 	bl	8002de4 <LL_RCC_PLL_GetN>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	fb03 f404 	mul.w	r4, r3, r4
 8002ffc:	f7ff ff00 	bl	8002e00 <LL_RCC_PLL_GetP>
 8003000:	4603      	mov	r3, r0
 8003002:	0c1b      	lsrs	r3, r3, #16
 8003004:	3301      	adds	r3, #1
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	fbb4 f3f3 	udiv	r3, r4, r3
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	e011      	b.n	8003034 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003010:	f7ff ff12 	bl	8002e38 <LL_RCC_PLL_GetDivider>
 8003014:	4602      	mov	r2, r0
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	fbb3 f4f2 	udiv	r4, r3, r2
 800301c:	f7ff fee2 	bl	8002de4 <LL_RCC_PLL_GetN>
 8003020:	4603      	mov	r3, r0
 8003022:	fb03 f404 	mul.w	r4, r3, r4
 8003026:	f7ff fef9 	bl	8002e1c <LL_RCC_PLL_GetR>
 800302a:	4603      	mov	r3, r0
 800302c:	0f1b      	lsrs	r3, r3, #28
 800302e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003032:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003034:	693b      	ldr	r3, [r7, #16]
}
 8003036:	4618      	mov	r0, r3
 8003038:	371c      	adds	r7, #28
 800303a:	46bd      	mov	sp, r7
 800303c:	bd90      	pop	{r4, r7, pc}
 800303e:	bf00      	nop
 8003040:	00f42400 	.word	0x00f42400
 8003044:	007a1200 	.word	0x007a1200

08003048 <LL_TIM_SetPrescaler>:
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <LL_TIM_SetAutoReload>:
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <LL_TIM_SetRepetitionCounter>:
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	f043 0201 	orr.w	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	615a      	str	r2, [r3, #20]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a3d      	ldr	r2, [pc, #244]	@ (80031c4 <LL_TIM_Init+0x108>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d013      	beq.n	80030fc <LL_TIM_Init+0x40>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030da:	d00f      	beq.n	80030fc <LL_TIM_Init+0x40>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a3a      	ldr	r2, [pc, #232]	@ (80031c8 <LL_TIM_Init+0x10c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d00b      	beq.n	80030fc <LL_TIM_Init+0x40>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a39      	ldr	r2, [pc, #228]	@ (80031cc <LL_TIM_Init+0x110>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d007      	beq.n	80030fc <LL_TIM_Init+0x40>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a38      	ldr	r2, [pc, #224]	@ (80031d0 <LL_TIM_Init+0x114>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d003      	beq.n	80030fc <LL_TIM_Init+0x40>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a37      	ldr	r2, [pc, #220]	@ (80031d4 <LL_TIM_Init+0x118>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d106      	bne.n	800310a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	4313      	orrs	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a2d      	ldr	r2, [pc, #180]	@ (80031c4 <LL_TIM_Init+0x108>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d02b      	beq.n	800316a <LL_TIM_Init+0xae>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003118:	d027      	beq.n	800316a <LL_TIM_Init+0xae>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a2a      	ldr	r2, [pc, #168]	@ (80031c8 <LL_TIM_Init+0x10c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d023      	beq.n	800316a <LL_TIM_Init+0xae>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a29      	ldr	r2, [pc, #164]	@ (80031cc <LL_TIM_Init+0x110>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d01f      	beq.n	800316a <LL_TIM_Init+0xae>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a28      	ldr	r2, [pc, #160]	@ (80031d0 <LL_TIM_Init+0x114>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d01b      	beq.n	800316a <LL_TIM_Init+0xae>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a27      	ldr	r2, [pc, #156]	@ (80031d4 <LL_TIM_Init+0x118>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d017      	beq.n	800316a <LL_TIM_Init+0xae>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a26      	ldr	r2, [pc, #152]	@ (80031d8 <LL_TIM_Init+0x11c>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d013      	beq.n	800316a <LL_TIM_Init+0xae>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a25      	ldr	r2, [pc, #148]	@ (80031dc <LL_TIM_Init+0x120>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d00f      	beq.n	800316a <LL_TIM_Init+0xae>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a24      	ldr	r2, [pc, #144]	@ (80031e0 <LL_TIM_Init+0x124>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00b      	beq.n	800316a <LL_TIM_Init+0xae>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a23      	ldr	r2, [pc, #140]	@ (80031e4 <LL_TIM_Init+0x128>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d007      	beq.n	800316a <LL_TIM_Init+0xae>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a22      	ldr	r2, [pc, #136]	@ (80031e8 <LL_TIM_Init+0x12c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d003      	beq.n	800316a <LL_TIM_Init+0xae>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a21      	ldr	r2, [pc, #132]	@ (80031ec <LL_TIM_Init+0x130>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d106      	bne.n	8003178 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	4619      	mov	r1, r3
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7ff ff6d 	bl	8003064 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	4619      	mov	r1, r3
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7ff ff59 	bl	8003048 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <LL_TIM_Init+0x108>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d003      	beq.n	80031a6 <LL_TIM_Init+0xea>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a0c      	ldr	r2, [pc, #48]	@ (80031d4 <LL_TIM_Init+0x118>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d105      	bne.n	80031b2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	4619      	mov	r1, r3
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ff67 	bl	8003080 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff ff72 	bl	800309c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40010000 	.word	0x40010000
 80031c8:	40000400 	.word	0x40000400
 80031cc:	40000800 	.word	0x40000800
 80031d0:	40000c00 	.word	0x40000c00
 80031d4:	40010400 	.word	0x40010400
 80031d8:	40014000 	.word	0x40014000
 80031dc:	40014400 	.word	0x40014400
 80031e0:	40014800 	.word	0x40014800
 80031e4:	40001800 	.word	0x40001800
 80031e8:	40001c00 	.word	0x40001c00
 80031ec:	40002000 	.word	0x40002000

080031f0 <LL_USART_IsEnabled>:
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003204:	bf0c      	ite	eq
 8003206:	2301      	moveq	r3, #1
 8003208:	2300      	movne	r3, #0
 800320a:	b2db      	uxtb	r3, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <LL_USART_SetStopBitsLength>:
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	611a      	str	r2, [r3, #16]
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_USART_SetHWFlowCtrl>:
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	615a      	str	r2, [r3, #20]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_USART_SetBaudRate>:
{
 8003264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003268:	b0c0      	sub	sp, #256	@ 0x100
 800326a:	af00      	add	r7, sp, #0
 800326c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003270:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8003274:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8003278:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800327c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003280:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003284:	f040 810c 	bne.w	80034a0 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003288:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800328c:	2200      	movs	r2, #0
 800328e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003292:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003296:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800329a:	4622      	mov	r2, r4
 800329c:	462b      	mov	r3, r5
 800329e:	1891      	adds	r1, r2, r2
 80032a0:	6639      	str	r1, [r7, #96]	@ 0x60
 80032a2:	415b      	adcs	r3, r3
 80032a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80032a6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80032aa:	4621      	mov	r1, r4
 80032ac:	eb12 0801 	adds.w	r8, r2, r1
 80032b0:	4629      	mov	r1, r5
 80032b2:	eb43 0901 	adc.w	r9, r3, r1
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032ca:	4690      	mov	r8, r2
 80032cc:	4699      	mov	r9, r3
 80032ce:	4623      	mov	r3, r4
 80032d0:	eb18 0303 	adds.w	r3, r8, r3
 80032d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032d8:	462b      	mov	r3, r5
 80032da:	eb49 0303 	adc.w	r3, r9, r3
 80032de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80032e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80032e6:	2200      	movs	r2, #0
 80032e8:	469a      	mov	sl, r3
 80032ea:	4693      	mov	fp, r2
 80032ec:	eb1a 030a 	adds.w	r3, sl, sl
 80032f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032f2:	eb4b 030b 	adc.w	r3, fp, fp
 80032f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80032f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80032fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003300:	f7fc ff80 	bl	8000204 <__aeabi_uldivmod>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4b64      	ldr	r3, [pc, #400]	@ (800349c <LL_USART_SetBaudRate+0x238>)
 800330a:	fba3 2302 	umull	r2, r3, r3, r2
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	b29b      	uxth	r3, r3
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	b29c      	uxth	r4, r3
 8003316:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800331a:	2200      	movs	r2, #0
 800331c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003320:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003324:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8003328:	4642      	mov	r2, r8
 800332a:	464b      	mov	r3, r9
 800332c:	1891      	adds	r1, r2, r2
 800332e:	6539      	str	r1, [r7, #80]	@ 0x50
 8003330:	415b      	adcs	r3, r3
 8003332:	657b      	str	r3, [r7, #84]	@ 0x54
 8003334:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003338:	4641      	mov	r1, r8
 800333a:	1851      	adds	r1, r2, r1
 800333c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800333e:	4649      	mov	r1, r9
 8003340:	414b      	adcs	r3, r1
 8003342:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8003350:	4659      	mov	r1, fp
 8003352:	00cb      	lsls	r3, r1, #3
 8003354:	4651      	mov	r1, sl
 8003356:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800335a:	4651      	mov	r1, sl
 800335c:	00ca      	lsls	r2, r1, #3
 800335e:	4610      	mov	r0, r2
 8003360:	4619      	mov	r1, r3
 8003362:	4603      	mov	r3, r0
 8003364:	4642      	mov	r2, r8
 8003366:	189b      	adds	r3, r3, r2
 8003368:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800336c:	464b      	mov	r3, r9
 800336e:	460a      	mov	r2, r1
 8003370:	eb42 0303 	adc.w	r3, r2, r3
 8003374:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003378:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800337c:	2200      	movs	r2, #0
 800337e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003382:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8003386:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800338a:	460b      	mov	r3, r1
 800338c:	18db      	adds	r3, r3, r3
 800338e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003390:	4613      	mov	r3, r2
 8003392:	eb42 0303 	adc.w	r3, r2, r3
 8003396:	647b      	str	r3, [r7, #68]	@ 0x44
 8003398:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800339c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80033a0:	f7fc ff30 	bl	8000204 <__aeabi_uldivmod>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4611      	mov	r1, r2
 80033aa:	4b3c      	ldr	r3, [pc, #240]	@ (800349c <LL_USART_SetBaudRate+0x238>)
 80033ac:	fba3 2301 	umull	r2, r3, r3, r1
 80033b0:	095b      	lsrs	r3, r3, #5
 80033b2:	2264      	movs	r2, #100	@ 0x64
 80033b4:	fb02 f303 	mul.w	r3, r2, r3
 80033b8:	1acb      	subs	r3, r1, r3
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80033c0:	4b36      	ldr	r3, [pc, #216]	@ (800349c <LL_USART_SetBaudRate+0x238>)
 80033c2:	fba3 2302 	umull	r2, r3, r3, r2
 80033c6:	095b      	lsrs	r3, r3, #5
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	4423      	add	r3, r4
 80033d6:	b29c      	uxth	r4, r3
 80033d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80033dc:	2200      	movs	r2, #0
 80033de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033e2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80033e6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80033ea:	4642      	mov	r2, r8
 80033ec:	464b      	mov	r3, r9
 80033ee:	1891      	adds	r1, r2, r2
 80033f0:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033f2:	415b      	adcs	r3, r3
 80033f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80033fa:	4641      	mov	r1, r8
 80033fc:	1851      	adds	r1, r2, r1
 80033fe:	6339      	str	r1, [r7, #48]	@ 0x30
 8003400:	4649      	mov	r1, r9
 8003402:	414b      	adcs	r3, r1
 8003404:	637b      	str	r3, [r7, #52]	@ 0x34
 8003406:	f04f 0200 	mov.w	r2, #0
 800340a:	f04f 0300 	mov.w	r3, #0
 800340e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003412:	4659      	mov	r1, fp
 8003414:	00cb      	lsls	r3, r1, #3
 8003416:	4651      	mov	r1, sl
 8003418:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800341c:	4651      	mov	r1, sl
 800341e:	00ca      	lsls	r2, r1, #3
 8003420:	4610      	mov	r0, r2
 8003422:	4619      	mov	r1, r3
 8003424:	4603      	mov	r3, r0
 8003426:	4642      	mov	r2, r8
 8003428:	189b      	adds	r3, r3, r2
 800342a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800342e:	464b      	mov	r3, r9
 8003430:	460a      	mov	r2, r1
 8003432:	eb42 0303 	adc.w	r3, r2, r3
 8003436:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800343a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003444:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8003448:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800344c:	460b      	mov	r3, r1
 800344e:	18db      	adds	r3, r3, r3
 8003450:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003452:	4613      	mov	r3, r2
 8003454:	eb42 0303 	adc.w	r3, r2, r3
 8003458:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800345a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800345e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8003462:	f7fc fecf 	bl	8000204 <__aeabi_uldivmod>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4b0c      	ldr	r3, [pc, #48]	@ (800349c <LL_USART_SetBaudRate+0x238>)
 800346c:	fba3 1302 	umull	r1, r3, r3, r2
 8003470:	095b      	lsrs	r3, r3, #5
 8003472:	2164      	movs	r1, #100	@ 0x64
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	3332      	adds	r3, #50	@ 0x32
 800347e:	4a07      	ldr	r2, [pc, #28]	@ (800349c <LL_USART_SetBaudRate+0x238>)
 8003480:	fba2 2303 	umull	r2, r3, r2, r3
 8003484:	095b      	lsrs	r3, r3, #5
 8003486:	b29b      	uxth	r3, r3
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	b29b      	uxth	r3, r3
 800348e:	4423      	add	r3, r4
 8003490:	b29b      	uxth	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003498:	609a      	str	r2, [r3, #8]
}
 800349a:	e108      	b.n	80036ae <LL_USART_SetBaudRate+0x44a>
 800349c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80034a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034a4:	2200      	movs	r2, #0
 80034a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80034aa:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80034ae:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80034b2:	4642      	mov	r2, r8
 80034b4:	464b      	mov	r3, r9
 80034b6:	1891      	adds	r1, r2, r2
 80034b8:	6239      	str	r1, [r7, #32]
 80034ba:	415b      	adcs	r3, r3
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80034be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034c2:	4641      	mov	r1, r8
 80034c4:	1854      	adds	r4, r2, r1
 80034c6:	4649      	mov	r1, r9
 80034c8:	eb43 0501 	adc.w	r5, r3, r1
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	00eb      	lsls	r3, r5, #3
 80034d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034da:	00e2      	lsls	r2, r4, #3
 80034dc:	4614      	mov	r4, r2
 80034de:	461d      	mov	r5, r3
 80034e0:	4643      	mov	r3, r8
 80034e2:	18e3      	adds	r3, r4, r3
 80034e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80034e8:	464b      	mov	r3, r9
 80034ea:	eb45 0303 	adc.w	r3, r5, r3
 80034ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80034f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80034f6:	2200      	movs	r2, #0
 80034f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034fc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800350c:	4629      	mov	r1, r5
 800350e:	008b      	lsls	r3, r1, #2
 8003510:	4621      	mov	r1, r4
 8003512:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003516:	4621      	mov	r1, r4
 8003518:	008a      	lsls	r2, r1, #2
 800351a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 800351e:	f7fc fe71 	bl	8000204 <__aeabi_uldivmod>
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	4b65      	ldr	r3, [pc, #404]	@ (80036bc <LL_USART_SetBaudRate+0x458>)
 8003528:	fba3 2302 	umull	r2, r3, r3, r2
 800352c:	095b      	lsrs	r3, r3, #5
 800352e:	b29b      	uxth	r3, r3
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	b29c      	uxth	r4, r3
 8003534:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003538:	2200      	movs	r2, #0
 800353a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800353e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003542:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8003546:	4642      	mov	r2, r8
 8003548:	464b      	mov	r3, r9
 800354a:	1891      	adds	r1, r2, r2
 800354c:	61b9      	str	r1, [r7, #24]
 800354e:	415b      	adcs	r3, r3
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003556:	4641      	mov	r1, r8
 8003558:	1851      	adds	r1, r2, r1
 800355a:	6139      	str	r1, [r7, #16]
 800355c:	4649      	mov	r1, r9
 800355e:	414b      	adcs	r3, r1
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	f04f 0200 	mov.w	r2, #0
 8003566:	f04f 0300 	mov.w	r3, #0
 800356a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800356e:	4659      	mov	r1, fp
 8003570:	00cb      	lsls	r3, r1, #3
 8003572:	4651      	mov	r1, sl
 8003574:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003578:	4651      	mov	r1, sl
 800357a:	00ca      	lsls	r2, r1, #3
 800357c:	4610      	mov	r0, r2
 800357e:	4619      	mov	r1, r3
 8003580:	4603      	mov	r3, r0
 8003582:	4642      	mov	r2, r8
 8003584:	189b      	adds	r3, r3, r2
 8003586:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800358a:	464b      	mov	r3, r9
 800358c:	460a      	mov	r2, r1
 800358e:	eb42 0303 	adc.w	r3, r2, r3
 8003592:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003596:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800359a:	2200      	movs	r2, #0
 800359c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035a0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	f04f 0300 	mov.w	r3, #0
 80035ac:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80035b0:	4649      	mov	r1, r9
 80035b2:	008b      	lsls	r3, r1, #2
 80035b4:	4641      	mov	r1, r8
 80035b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035ba:	4641      	mov	r1, r8
 80035bc:	008a      	lsls	r2, r1, #2
 80035be:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80035c2:	f7fc fe1f 	bl	8000204 <__aeabi_uldivmod>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	4611      	mov	r1, r2
 80035cc:	4b3b      	ldr	r3, [pc, #236]	@ (80036bc <LL_USART_SetBaudRate+0x458>)
 80035ce:	fba3 2301 	umull	r2, r3, r3, r1
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	2264      	movs	r2, #100	@ 0x64
 80035d6:	fb02 f303 	mul.w	r3, r2, r3
 80035da:	1acb      	subs	r3, r1, r3
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	3332      	adds	r3, #50	@ 0x32
 80035e0:	4a36      	ldr	r2, [pc, #216]	@ (80036bc <LL_USART_SetBaudRate+0x458>)
 80035e2:	fba2 2303 	umull	r2, r3, r2, r3
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	4423      	add	r3, r4
 80035f2:	b29c      	uxth	r4, r3
 80035f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035f8:	2200      	movs	r2, #0
 80035fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035fc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80035fe:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003602:	4642      	mov	r2, r8
 8003604:	464b      	mov	r3, r9
 8003606:	1891      	adds	r1, r2, r2
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	415b      	adcs	r3, r3
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003612:	4641      	mov	r1, r8
 8003614:	1851      	adds	r1, r2, r1
 8003616:	6039      	str	r1, [r7, #0]
 8003618:	4649      	mov	r1, r9
 800361a:	414b      	adcs	r3, r1
 800361c:	607b      	str	r3, [r7, #4]
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	f04f 0300 	mov.w	r3, #0
 8003626:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800362a:	4659      	mov	r1, fp
 800362c:	00cb      	lsls	r3, r1, #3
 800362e:	4651      	mov	r1, sl
 8003630:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003634:	4651      	mov	r1, sl
 8003636:	00ca      	lsls	r2, r1, #3
 8003638:	4610      	mov	r0, r2
 800363a:	4619      	mov	r1, r3
 800363c:	4603      	mov	r3, r0
 800363e:	4642      	mov	r2, r8
 8003640:	189b      	adds	r3, r3, r2
 8003642:	673b      	str	r3, [r7, #112]	@ 0x70
 8003644:	464b      	mov	r3, r9
 8003646:	460a      	mov	r2, r1
 8003648:	eb42 0303 	adc.w	r3, r2, r3
 800364c:	677b      	str	r3, [r7, #116]	@ 0x74
 800364e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003652:	2200      	movs	r2, #0
 8003654:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003656:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8003664:	4649      	mov	r1, r9
 8003666:	008b      	lsls	r3, r1, #2
 8003668:	4641      	mov	r1, r8
 800366a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800366e:	4641      	mov	r1, r8
 8003670:	008a      	lsls	r2, r1, #2
 8003672:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003676:	f7fc fdc5 	bl	8000204 <__aeabi_uldivmod>
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	4b0f      	ldr	r3, [pc, #60]	@ (80036bc <LL_USART_SetBaudRate+0x458>)
 8003680:	fba3 1302 	umull	r1, r3, r3, r2
 8003684:	095b      	lsrs	r3, r3, #5
 8003686:	2164      	movs	r1, #100	@ 0x64
 8003688:	fb01 f303 	mul.w	r3, r1, r3
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	3332      	adds	r3, #50	@ 0x32
 8003692:	4a0a      	ldr	r2, [pc, #40]	@ (80036bc <LL_USART_SetBaudRate+0x458>)
 8003694:	fba2 2303 	umull	r2, r3, r2, r3
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	b29b      	uxth	r3, r3
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	4423      	add	r3, r4
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	461a      	mov	r2, r3
 80036a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ac:	609a      	str	r2, [r3, #8]
}
 80036ae:	bf00      	nop
 80036b0:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80036b4:	46bd      	mov	sp, r7
 80036b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ba:	bf00      	nop
 80036bc:	51eb851f 	.word	0x51eb851f

080036c0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80036ce:	2300      	movs	r3, #0
 80036d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7ff fd8c 	bl	80031f0 <LL_USART_IsEnabled>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d15e      	bne.n	800379c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80036e6:	f023 030c 	bic.w	r3, r3, #12
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	6851      	ldr	r1, [r2, #4]
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	68d2      	ldr	r2, [r2, #12]
 80036f2:	4311      	orrs	r1, r2
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	6912      	ldr	r2, [r2, #16]
 80036f8:	4311      	orrs	r1, r2
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	6992      	ldr	r2, [r2, #24]
 80036fe:	430a      	orrs	r2, r1
 8003700:	431a      	orrs	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	4619      	mov	r1, r3
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff fd83 	bl	8003218 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4619      	mov	r1, r3
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff fd90 	bl	800323e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800371e:	f107 0308 	add.w	r3, r7, #8
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff fb96 	bl	8002e54 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a1f      	ldr	r2, [pc, #124]	@ (80037a8 <LL_USART_Init+0xe8>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d102      	bne.n	8003736 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	61bb      	str	r3, [r7, #24]
 8003734:	e021      	b.n	800377a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a1c      	ldr	r2, [pc, #112]	@ (80037ac <LL_USART_Init+0xec>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d102      	bne.n	8003744 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	61bb      	str	r3, [r7, #24]
 8003742:	e01a      	b.n	800377a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a1a      	ldr	r2, [pc, #104]	@ (80037b0 <LL_USART_Init+0xf0>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d102      	bne.n	8003752 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e013      	b.n	800377a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a17      	ldr	r2, [pc, #92]	@ (80037b4 <LL_USART_Init+0xf4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d102      	bne.n	8003760 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	e00c      	b.n	800377a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a15      	ldr	r2, [pc, #84]	@ (80037b8 <LL_USART_Init+0xf8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d102      	bne.n	800376e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	61bb      	str	r3, [r7, #24]
 800376c:	e005      	b.n	800377a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a12      	ldr	r2, [pc, #72]	@ (80037bc <LL_USART_Init+0xfc>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d101      	bne.n	800377a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00d      	beq.n	800379c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d009      	beq.n	800379c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003788:	2300      	movs	r3, #0
 800378a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003794:	69b9      	ldr	r1, [r7, #24]
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff fd64 	bl	8003264 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800379c:	7ffb      	ldrb	r3, [r7, #31]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3720      	adds	r7, #32
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40011000 	.word	0x40011000
 80037ac:	40004400 	.word	0x40004400
 80037b0:	40004800 	.word	0x40004800
 80037b4:	40011400 	.word	0x40011400
 80037b8:	40004c00 	.word	0x40004c00
 80037bc:	40005000 	.word	0x40005000

080037c0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d2:	4a07      	ldr	r2, [pc, #28]	@ (80037f0 <LL_InitTick+0x30>)
 80037d4:	3b01      	subs	r3, #1
 80037d6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <LL_InitTick+0x30>)
 80037da:	2200      	movs	r2, #0
 80037dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037de:	4b04      	ldr	r3, [pc, #16]	@ (80037f0 <LL_InitTick+0x30>)
 80037e0:	2205      	movs	r2, #5
 80037e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	e000e010 	.word	0xe000e010

080037f4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80037fc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff ffdd 	bl	80037c0 <LL_InitTick>
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
	...

08003810 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003818:	4a04      	ldr	r2, [pc, #16]	@ (800382c <LL_SetSystemCoreClock+0x1c>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6013      	str	r3, [r2, #0]
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20000000 	.word	0x20000000

08003830 <__libc_init_array>:
 8003830:	b570      	push	{r4, r5, r6, lr}
 8003832:	4d0d      	ldr	r5, [pc, #52]	@ (8003868 <__libc_init_array+0x38>)
 8003834:	4c0d      	ldr	r4, [pc, #52]	@ (800386c <__libc_init_array+0x3c>)
 8003836:	1b64      	subs	r4, r4, r5
 8003838:	10a4      	asrs	r4, r4, #2
 800383a:	2600      	movs	r6, #0
 800383c:	42a6      	cmp	r6, r4
 800383e:	d109      	bne.n	8003854 <__libc_init_array+0x24>
 8003840:	4d0b      	ldr	r5, [pc, #44]	@ (8003870 <__libc_init_array+0x40>)
 8003842:	4c0c      	ldr	r4, [pc, #48]	@ (8003874 <__libc_init_array+0x44>)
 8003844:	f000 f818 	bl	8003878 <_init>
 8003848:	1b64      	subs	r4, r4, r5
 800384a:	10a4      	asrs	r4, r4, #2
 800384c:	2600      	movs	r6, #0
 800384e:	42a6      	cmp	r6, r4
 8003850:	d105      	bne.n	800385e <__libc_init_array+0x2e>
 8003852:	bd70      	pop	{r4, r5, r6, pc}
 8003854:	f855 3b04 	ldr.w	r3, [r5], #4
 8003858:	4798      	blx	r3
 800385a:	3601      	adds	r6, #1
 800385c:	e7ee      	b.n	800383c <__libc_init_array+0xc>
 800385e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003862:	4798      	blx	r3
 8003864:	3601      	adds	r6, #1
 8003866:	e7f2      	b.n	800384e <__libc_init_array+0x1e>
 8003868:	08003cfc 	.word	0x08003cfc
 800386c:	08003cfc 	.word	0x08003cfc
 8003870:	08003cfc 	.word	0x08003cfc
 8003874:	08003d00 	.word	0x08003d00

08003878 <_init>:
 8003878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387a:	bf00      	nop
 800387c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800387e:	bc08      	pop	{r3}
 8003880:	469e      	mov	lr, r3
 8003882:	4770      	bx	lr

08003884 <_fini>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	bf00      	nop
 8003888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388a:	bc08      	pop	{r3}
 800388c:	469e      	mov	lr, r3
 800388e:	4770      	bx	lr
