module forward_dataflow_in_loop_VITIS_LOOP_14359_1_Loop_VITIS_LOOP_14240_1_proc202118 (ap_clk,ap_rst,ap_start,ap_done,ap_continue,ap_idle,ap_ready,v11490_address0,v11490_ce0,v11490_we0,v11490_d0,v11490_1_address0,v11490_1_ce0,v11490_1_we0,v11490_1_d0,v11490_2_address0,v11490_2_ce0,v11490_2_we0,v11490_2_d0,v11490_3_address0,v11490_3_ce0,v11490_3_we0,v11490_3_d0,v11490_4_address0,v11490_4_ce0,v11490_4_we0,v11490_4_d0,v11490_5_address0,v11490_5_ce0,v11490_5_we0,v11490_5_d0,v11490_6_address0,v11490_6_ce0,v11490_6_we0,v11490_6_d0,v11490_7_address0,v11490_7_ce0,v11490_7_we0,v11490_7_d0,v11490_8_address0,v11490_8_ce0,v11490_8_we0,v11490_8_d0,v11490_9_address0,v11490_9_ce0,v11490_9_we0,v11490_9_d0,v11490_10_address0,v11490_10_ce0,v11490_10_we0,v11490_10_d0,v11490_11_address0,v11490_11_ce0,v11490_11_we0,v11490_11_d0,v11490_12_address0,v11490_12_ce0,v11490_12_we0,v11490_12_d0,v11490_13_address0,v11490_13_ce0,v11490_13_we0,v11490_13_d0,v11490_14_address0,v11490_14_ce0,v11490_14_we0,v11490_14_d0,v11490_15_address0,v11490_15_ce0,v11490_15_we0,v11490_15_d0,v11490_16_address0,v11490_16_ce0,v11490_16_we0,v11490_16_d0,v11490_17_address0,v11490_17_ce0,v11490_17_we0,v11490_17_d0,v11490_18_address0,v11490_18_ce0,v11490_18_we0,v11490_18_d0,v11490_19_address0,v11490_19_ce0,v11490_19_we0,v11490_19_d0,v11490_20_address0,v11490_20_ce0,v11490_20_we0,v11490_20_d0,v11490_21_address0,v11490_21_ce0,v11490_21_we0,v11490_21_d0,v11490_22_address0,v11490_22_ce0,v11490_22_we0,v11490_22_d0,v11490_23_address0,v11490_23_ce0,v11490_23_we0,v11490_23_d0,v11490_24_address0,v11490_24_ce0,v11490_24_we0,v11490_24_d0,v11490_25_address0,v11490_25_ce0,v11490_25_we0,v11490_25_d0,v11490_26_address0,v11490_26_ce0,v11490_26_we0,v11490_26_d0,v11490_27_address0,v11490_27_ce0,v11490_27_we0,v11490_27_d0,v11490_28_address0,v11490_28_ce0,v11490_28_we0,v11490_28_d0,v11490_29_address0,v11490_29_ce0,v11490_29_we0,v11490_29_d0,v11490_30_address0,v11490_30_ce0,v11490_30_we0,v11490_30_d0,v11490_31_address0,v11490_31_ce0,v11490_31_we0,v11490_31_d0,v11484,v15408_0_0_address0,v15408_0_0_ce0,v15408_0_0_q0,v15408_0_1_address0,v15408_0_1_ce0,v15408_0_1_q0,v15408_0_2_address0,v15408_0_2_ce0,v15408_0_2_q0,v15408_0_3_address0,v15408_0_3_ce0,v15408_0_3_q0,v15408_1_0_address0,v15408_1_0_ce0,v15408_1_0_q0,v15408_1_1_address0,v15408_1_1_ce0,v15408_1_1_q0,v15408_1_2_address0,v15408_1_2_ce0,v15408_1_2_q0,v15408_1_3_address0,v15408_1_3_ce0,v15408_1_3_q0,v15408_2_0_address0,v15408_2_0_ce0,v15408_2_0_q0,v15408_2_1_address0,v15408_2_1_ce0,v15408_2_1_q0,v15408_2_2_address0,v15408_2_2_ce0,v15408_2_2_q0,v15408_2_3_address0,v15408_2_3_ce0,v15408_2_3_q0,v15408_3_0_address0,v15408_3_0_ce0,v15408_3_0_q0,v15408_3_1_address0,v15408_3_1_ce0,v15408_3_1_q0,v15408_3_2_address0,v15408_3_2_ce0,v15408_3_2_q0,v15408_3_3_address0,v15408_3_3_ce0,v15408_3_3_q0,v15408_4_0_address0,v15408_4_0_ce0,v15408_4_0_q0,v15408_4_1_address0,v15408_4_1_ce0,v15408_4_1_q0,v15408_4_2_address0,v15408_4_2_ce0,v15408_4_2_q0,v15408_4_3_address0,v15408_4_3_ce0,v15408_4_3_q0,v15408_5_0_address0,v15408_5_0_ce0,v15408_5_0_q0,v15408_5_1_address0,v15408_5_1_ce0,v15408_5_1_q0,v15408_5_2_address0,v15408_5_2_ce0,v15408_5_2_q0,v15408_5_3_address0,v15408_5_3_ce0,v15408_5_3_q0,v15408_6_0_address0,v15408_6_0_ce0,v15408_6_0_q0,v15408_6_1_address0,v15408_6_1_ce0,v15408_6_1_q0,v15408_6_2_address0,v15408_6_2_ce0,v15408_6_2_q0,v15408_6_3_address0,v15408_6_3_ce0,v15408_6_3_q0,v15408_7_0_address0,v15408_7_0_ce0,v15408_7_0_q0,v15408_7_1_address0,v15408_7_1_ce0,v15408_7_1_q0,v15408_7_2_address0,v15408_7_2_ce0,v15408_7_2_q0,v15408_7_3_address0,v15408_7_3_ce0,v15408_7_3_q0,ap_return); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [4:0] v11490_address0;
output   v11490_ce0;
output   v11490_we0;
output  [7:0] v11490_d0;
output  [4:0] v11490_1_address0;
output   v11490_1_ce0;
output   v11490_1_we0;
output  [7:0] v11490_1_d0;
output  [4:0] v11490_2_address0;
output   v11490_2_ce0;
output   v11490_2_we0;
output  [7:0] v11490_2_d0;
output  [4:0] v11490_3_address0;
output   v11490_3_ce0;
output   v11490_3_we0;
output  [7:0] v11490_3_d0;
output  [4:0] v11490_4_address0;
output   v11490_4_ce0;
output   v11490_4_we0;
output  [7:0] v11490_4_d0;
output  [4:0] v11490_5_address0;
output   v11490_5_ce0;
output   v11490_5_we0;
output  [7:0] v11490_5_d0;
output  [4:0] v11490_6_address0;
output   v11490_6_ce0;
output   v11490_6_we0;
output  [7:0] v11490_6_d0;
output  [4:0] v11490_7_address0;
output   v11490_7_ce0;
output   v11490_7_we0;
output  [7:0] v11490_7_d0;
output  [4:0] v11490_8_address0;
output   v11490_8_ce0;
output   v11490_8_we0;
output  [7:0] v11490_8_d0;
output  [4:0] v11490_9_address0;
output   v11490_9_ce0;
output   v11490_9_we0;
output  [7:0] v11490_9_d0;
output  [4:0] v11490_10_address0;
output   v11490_10_ce0;
output   v11490_10_we0;
output  [7:0] v11490_10_d0;
output  [4:0] v11490_11_address0;
output   v11490_11_ce0;
output   v11490_11_we0;
output  [7:0] v11490_11_d0;
output  [4:0] v11490_12_address0;
output   v11490_12_ce0;
output   v11490_12_we0;
output  [7:0] v11490_12_d0;
output  [4:0] v11490_13_address0;
output   v11490_13_ce0;
output   v11490_13_we0;
output  [7:0] v11490_13_d0;
output  [4:0] v11490_14_address0;
output   v11490_14_ce0;
output   v11490_14_we0;
output  [7:0] v11490_14_d0;
output  [4:0] v11490_15_address0;
output   v11490_15_ce0;
output   v11490_15_we0;
output  [7:0] v11490_15_d0;
output  [4:0] v11490_16_address0;
output   v11490_16_ce0;
output   v11490_16_we0;
output  [7:0] v11490_16_d0;
output  [4:0] v11490_17_address0;
output   v11490_17_ce0;
output   v11490_17_we0;
output  [7:0] v11490_17_d0;
output  [4:0] v11490_18_address0;
output   v11490_18_ce0;
output   v11490_18_we0;
output  [7:0] v11490_18_d0;
output  [4:0] v11490_19_address0;
output   v11490_19_ce0;
output   v11490_19_we0;
output  [7:0] v11490_19_d0;
output  [4:0] v11490_20_address0;
output   v11490_20_ce0;
output   v11490_20_we0;
output  [7:0] v11490_20_d0;
output  [4:0] v11490_21_address0;
output   v11490_21_ce0;
output   v11490_21_we0;
output  [7:0] v11490_21_d0;
output  [4:0] v11490_22_address0;
output   v11490_22_ce0;
output   v11490_22_we0;
output  [7:0] v11490_22_d0;
output  [4:0] v11490_23_address0;
output   v11490_23_ce0;
output   v11490_23_we0;
output  [7:0] v11490_23_d0;
output  [4:0] v11490_24_address0;
output   v11490_24_ce0;
output   v11490_24_we0;
output  [7:0] v11490_24_d0;
output  [4:0] v11490_25_address0;
output   v11490_25_ce0;
output   v11490_25_we0;
output  [7:0] v11490_25_d0;
output  [4:0] v11490_26_address0;
output   v11490_26_ce0;
output   v11490_26_we0;
output  [7:0] v11490_26_d0;
output  [4:0] v11490_27_address0;
output   v11490_27_ce0;
output   v11490_27_we0;
output  [7:0] v11490_27_d0;
output  [4:0] v11490_28_address0;
output   v11490_28_ce0;
output   v11490_28_we0;
output  [7:0] v11490_28_d0;
output  [4:0] v11490_29_address0;
output   v11490_29_ce0;
output   v11490_29_we0;
output  [7:0] v11490_29_d0;
output  [4:0] v11490_30_address0;
output   v11490_30_ce0;
output   v11490_30_we0;
output  [7:0] v11490_30_d0;
output  [4:0] v11490_31_address0;
output   v11490_31_ce0;
output   v11490_31_we0;
output  [7:0] v11490_31_d0;
input  [8:0] v11484;
output  [11:0] v15408_0_0_address0;
output   v15408_0_0_ce0;
input  [7:0] v15408_0_0_q0;
output  [11:0] v15408_0_1_address0;
output   v15408_0_1_ce0;
input  [7:0] v15408_0_1_q0;
output  [11:0] v15408_0_2_address0;
output   v15408_0_2_ce0;
input  [7:0] v15408_0_2_q0;
output  [11:0] v15408_0_3_address0;
output   v15408_0_3_ce0;
input  [7:0] v15408_0_3_q0;
output  [11:0] v15408_1_0_address0;
output   v15408_1_0_ce0;
input  [7:0] v15408_1_0_q0;
output  [11:0] v15408_1_1_address0;
output   v15408_1_1_ce0;
input  [7:0] v15408_1_1_q0;
output  [11:0] v15408_1_2_address0;
output   v15408_1_2_ce0;
input  [7:0] v15408_1_2_q0;
output  [11:0] v15408_1_3_address0;
output   v15408_1_3_ce0;
input  [7:0] v15408_1_3_q0;
output  [11:0] v15408_2_0_address0;
output   v15408_2_0_ce0;
input  [7:0] v15408_2_0_q0;
output  [11:0] v15408_2_1_address0;
output   v15408_2_1_ce0;
input  [7:0] v15408_2_1_q0;
output  [11:0] v15408_2_2_address0;
output   v15408_2_2_ce0;
input  [7:0] v15408_2_2_q0;
output  [11:0] v15408_2_3_address0;
output   v15408_2_3_ce0;
input  [7:0] v15408_2_3_q0;
output  [11:0] v15408_3_0_address0;
output   v15408_3_0_ce0;
input  [7:0] v15408_3_0_q0;
output  [11:0] v15408_3_1_address0;
output   v15408_3_1_ce0;
input  [7:0] v15408_3_1_q0;
output  [11:0] v15408_3_2_address0;
output   v15408_3_2_ce0;
input  [7:0] v15408_3_2_q0;
output  [11:0] v15408_3_3_address0;
output   v15408_3_3_ce0;
input  [7:0] v15408_3_3_q0;
output  [11:0] v15408_4_0_address0;
output   v15408_4_0_ce0;
input  [7:0] v15408_4_0_q0;
output  [11:0] v15408_4_1_address0;
output   v15408_4_1_ce0;
input  [7:0] v15408_4_1_q0;
output  [11:0] v15408_4_2_address0;
output   v15408_4_2_ce0;
input  [7:0] v15408_4_2_q0;
output  [11:0] v15408_4_3_address0;
output   v15408_4_3_ce0;
input  [7:0] v15408_4_3_q0;
output  [11:0] v15408_5_0_address0;
output   v15408_5_0_ce0;
input  [7:0] v15408_5_0_q0;
output  [11:0] v15408_5_1_address0;
output   v15408_5_1_ce0;
input  [7:0] v15408_5_1_q0;
output  [11:0] v15408_5_2_address0;
output   v15408_5_2_ce0;
input  [7:0] v15408_5_2_q0;
output  [11:0] v15408_5_3_address0;
output   v15408_5_3_ce0;
input  [7:0] v15408_5_3_q0;
output  [11:0] v15408_6_0_address0;
output   v15408_6_0_ce0;
input  [7:0] v15408_6_0_q0;
output  [11:0] v15408_6_1_address0;
output   v15408_6_1_ce0;
input  [7:0] v15408_6_1_q0;
output  [11:0] v15408_6_2_address0;
output   v15408_6_2_ce0;
input  [7:0] v15408_6_2_q0;
output  [11:0] v15408_6_3_address0;
output   v15408_6_3_ce0;
input  [7:0] v15408_6_3_q0;
output  [11:0] v15408_7_0_address0;
output   v15408_7_0_ce0;
input  [7:0] v15408_7_0_q0;
output  [11:0] v15408_7_1_address0;
output   v15408_7_1_ce0;
input  [7:0] v15408_7_1_q0;
output  [11:0] v15408_7_2_address0;
output   v15408_7_2_ce0;
input  [7:0] v15408_7_2_q0;
output  [11:0] v15408_7_3_address0;
output   v15408_7_3_ce0;
input  [7:0] v15408_7_3_q0;
output  [8:0] ap_return;
reg ap_idle;
reg[8:0] ap_return;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln14240_fu_1304_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
reg   [8:0] v11484_read_reg_1489;
reg   [8:0] v11484_read_reg_1489_pp0_iter1_reg;
wire   [5:0] trunc_ln_i_fu_1132_p3;
reg   [5:0] trunc_ln_i_reg_1493;
wire   [2:0] tmp_213_i_fu_1140_p4;
reg   [2:0] tmp_213_i_reg_1498;
reg   [2:0] lshr_ln_i_reg_1504;
reg   [1:0] lshr_ln_i_cast_reg_1509;
reg   [1:0] lshr_ln_i_cast_reg_1509_pp0_iter1_reg;
reg   [5:0] tmp_215_i_reg_1514;
reg   [2:0] lshr_ln120_i_reg_1520;
reg   [2:0] lshr_ln120_i_reg_1520_pp0_iter1_reg;
reg   [6:0] lshr_ln121_i_reg_1527;
wire   [0:0] xor_ln14241_fu_1298_p2;
reg   [0:0] xor_ln14241_reg_1532;
reg   [0:0] icmp_ln14240_reg_1537;
reg   [0:0] ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln14244_fu_1356_p1;
wire   [63:0] zext_ln14252_fu_1368_p1;
wire   [63:0] zext_ln14246_1_fu_1388_p1;
wire   [63:0] zext_ln14254_fu_1401_p1;
wire   [63:0] zext_ln14306_fu_1432_p1;
reg   [4:0] indvar_flatten381_i_fu_222;
wire   [4:0] add_ln14240_1_fu_1284_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten381_i_load;
reg   [5:0] v11432382_i_fu_226;
wire   [5:0] select_ln14240_1_fu_1200_p3;
reg   [5:0] ap_sig_allocacmp_v11432382_i_load;
reg   [5:0] v11433383_i_fu_230;
wire   [5:0] add_ln14241_fu_1278_p2;
reg   [5:0] ap_sig_allocacmp_v11433383_i_load;
reg    v15408_0_0_ce0_local;
reg    v15408_0_1_ce0_local;
reg    v15408_0_2_ce0_local;
reg    v15408_0_3_ce0_local;
reg    v15408_1_0_ce0_local;
reg    v15408_1_1_ce0_local;
reg    v15408_1_2_ce0_local;
reg    v15408_1_3_ce0_local;
reg    v15408_2_0_ce0_local;
reg    v15408_2_1_ce0_local;
reg    v15408_2_2_ce0_local;
reg    v15408_2_3_ce0_local;
reg    v15408_3_0_ce0_local;
reg    v15408_3_1_ce0_local;
reg    v15408_3_2_ce0_local;
reg    v15408_3_3_ce0_local;
reg    v15408_4_0_ce0_local;
reg    v15408_4_1_ce0_local;
reg    v15408_4_2_ce0_local;
reg    v15408_4_3_ce0_local;
reg    v15408_5_0_ce0_local;
reg    v15408_5_1_ce0_local;
reg    v15408_5_2_ce0_local;
reg    v15408_5_3_ce0_local;
reg    v15408_6_0_ce0_local;
reg    v15408_6_1_ce0_local;
reg    v15408_6_2_ce0_local;
reg    v15408_6_3_ce0_local;
reg    v15408_7_0_ce0_local;
reg    v15408_7_1_ce0_local;
reg    v15408_7_2_ce0_local;
reg    v15408_7_3_ce0_local;
reg    v11490_31_we0_local;
reg    v11490_31_ce0_local;
reg    v11490_30_we0_local;
reg    v11490_30_ce0_local;
reg    v11490_29_we0_local;
reg    v11490_29_ce0_local;
reg    v11490_28_we0_local;
reg    v11490_28_ce0_local;
reg    v11490_27_we0_local;
reg    v11490_27_ce0_local;
reg    v11490_26_we0_local;
reg    v11490_26_ce0_local;
reg    v11490_25_we0_local;
reg    v11490_25_ce0_local;
reg    v11490_24_we0_local;
reg    v11490_24_ce0_local;
reg    v11490_23_we0_local;
reg    v11490_23_ce0_local;
reg    v11490_22_we0_local;
reg    v11490_22_ce0_local;
reg    v11490_21_we0_local;
reg    v11490_21_ce0_local;
reg    v11490_20_we0_local;
reg    v11490_20_ce0_local;
reg    v11490_19_we0_local;
reg    v11490_19_ce0_local;
reg    v11490_18_we0_local;
reg    v11490_18_ce0_local;
reg    v11490_17_we0_local;
reg    v11490_17_ce0_local;
reg    v11490_16_we0_local;
reg    v11490_16_ce0_local;
reg    v11490_15_we0_local;
reg    v11490_15_ce0_local;
reg    v11490_14_we0_local;
reg    v11490_14_ce0_local;
reg    v11490_13_we0_local;
reg    v11490_13_ce0_local;
reg    v11490_12_we0_local;
reg    v11490_12_ce0_local;
reg    v11490_11_we0_local;
reg    v11490_11_ce0_local;
reg    v11490_10_we0_local;
reg    v11490_10_ce0_local;
reg    v11490_9_we0_local;
reg    v11490_9_ce0_local;
reg    v11490_8_we0_local;
reg    v11490_8_ce0_local;
reg    v11490_7_we0_local;
reg    v11490_7_ce0_local;
reg    v11490_6_we0_local;
reg    v11490_6_ce0_local;
reg    v11490_5_we0_local;
reg    v11490_5_ce0_local;
reg    v11490_4_we0_local;
reg    v11490_4_ce0_local;
reg    v11490_3_we0_local;
reg    v11490_3_ce0_local;
reg    v11490_2_we0_local;
reg    v11490_2_ce0_local;
reg    v11490_1_we0_local;
reg    v11490_1_ce0_local;
reg    v11490_we0_local;
reg    v11490_ce0_local;
wire   [3:0] tmp_i_fu_1114_p4;
wire   [7:0] mul_i213_i_i_fu_1150_p3;
wire   [5:0] add_ln14240_fu_1186_p2;
wire   [8:0] mul_i112_i_i_fu_1124_p3;
wire   [8:0] zext_ln14240_fu_1208_p1;
wire   [8:0] empty_fu_1232_p2;
wire   [5:0] select_ln14240_fu_1192_p3;
wire   [8:0] mul_i213_cast_i_i_fu_1158_p1;
wire   [8:0] zext_ln14241_fu_1248_p1;
wire   [8:0] add_ln14243_fu_1262_p2;
wire   [0:0] tmp_fu_1290_p3;
wire   [5:0] zext_ln14240_1_fu_1325_p1;
wire   [5:0] empty_376_fu_1328_p2;
wire   [11:0] tmp_220_i_fu_1348_p4;
wire   [11:0] tmp_222_i_fu_1361_p4;
wire   [11:0] tmp_214_i_fu_1333_p3;
wire   [11:0] zext_ln14246_fu_1379_p1;
wire   [11:0] add_ln14246_fu_1382_p2;
wire   [11:0] tmp_216_i_fu_1341_p3;
wire   [11:0] add_ln14254_fu_1395_p2;
wire   [4:0] tmp_218_i_fu_1426_p3;
reg   [8:0] ap_return_preg;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1064;
reg    ap_condition_485;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten381_i_fu_222 = 5'd0;
#0 v11432382_i_fu_226 = 6'd0;
#0 v11433383_i_fu_230 = 6'd0;
#0 ap_return_preg = 9'd0;
end
forward_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int),.ap_continue(ap_continue),.ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_return_preg <= v11484_read_reg_1489_pp0_iter1_reg;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_485)) begin
        indvar_flatten381_i_fu_222 <= add_ln14240_1_fu_1284_p2;
    end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_485)) begin
    v11432382_i_fu_226 <= select_ln14240_1_fu_1200_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_485)) begin
    v11433383_i_fu_230 <= add_ln14241_fu_1278_p2;
end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln14240_reg_1537 <= icmp_ln14240_fu_1304_p2;
        lshr_ln120_i_reg_1520 <= {{select_ln14240_fu_1192_p3[4:2]}};
        lshr_ln120_i_reg_1520_pp0_iter1_reg <= lshr_ln120_i_reg_1520;
        lshr_ln121_i_reg_1527 <= {{add_ln14243_fu_1262_p2[8:2]}};
        lshr_ln_i_cast_reg_1509 <= {{select_ln14240_1_fu_1200_p3[4:3]}};
        lshr_ln_i_cast_reg_1509_pp0_iter1_reg <= lshr_ln_i_cast_reg_1509;
        lshr_ln_i_reg_1504 <= {{select_ln14240_1_fu_1200_p3[5:3]}};
        tmp_213_i_reg_1498 <= {{v11484[8:6]}};
        tmp_215_i_reg_1514 <= {{empty_fu_1232_p2[8:3]}};
        trunc_ln_i_reg_1493[5 : 2] <= trunc_ln_i_fu_1132_p3[5 : 2];
        v11484_read_reg_1489_pp0_iter1_reg <= v11484_read_reg_1489;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v11484_read_reg_1489 <= v11484;
        xor_ln14241_reg_1532 <= xor_ln14241_fu_1298_p2;
    end
end
always @ (*) begin
    if (((icmp_ln14240_fu_1304_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1064)) begin
            ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4 = xor_ln14241_reg_1532;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4 = 1'd1;
        end else begin
            ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4 = xor_ln14241_reg_1532;
        end
    end else begin
        ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4 = xor_ln14241_reg_1532;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_return = v11484_read_reg_1489_pp0_iter1_reg;
    end else begin
        ap_return = ap_return_preg;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten381_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten381_i_load = indvar_flatten381_i_fu_222;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v11432382_i_load = 6'd0;
    end else begin
        ap_sig_allocacmp_v11432382_i_load = v11432382_i_fu_226;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v11433383_i_load = 6'd0;
    end else begin
        ap_sig_allocacmp_v11433383_i_load = v11433383_i_fu_230;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_10_ce0_local = 1'b1;
    end else begin
        v11490_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_10_we0_local = 1'b1;
    end else begin
        v11490_10_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_11_ce0_local = 1'b1;
    end else begin
        v11490_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_11_we0_local = 1'b1;
    end else begin
        v11490_11_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_12_ce0_local = 1'b1;
    end else begin
        v11490_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_12_we0_local = 1'b1;
    end else begin
        v11490_12_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_13_ce0_local = 1'b1;
    end else begin
        v11490_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_13_we0_local = 1'b1;
    end else begin
        v11490_13_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_14_ce0_local = 1'b1;
    end else begin
        v11490_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_14_we0_local = 1'b1;
    end else begin
        v11490_14_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_15_ce0_local = 1'b1;
    end else begin
        v11490_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_15_we0_local = 1'b1;
    end else begin
        v11490_15_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_16_ce0_local = 1'b1;
    end else begin
        v11490_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_16_we0_local = 1'b1;
    end else begin
        v11490_16_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_17_ce0_local = 1'b1;
    end else begin
        v11490_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_17_we0_local = 1'b1;
    end else begin
        v11490_17_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_18_ce0_local = 1'b1;
    end else begin
        v11490_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_18_we0_local = 1'b1;
    end else begin
        v11490_18_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_19_ce0_local = 1'b1;
    end else begin
        v11490_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_19_we0_local = 1'b1;
    end else begin
        v11490_19_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_1_ce0_local = 1'b1;
    end else begin
        v11490_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_1_we0_local = 1'b1;
    end else begin
        v11490_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_20_ce0_local = 1'b1;
    end else begin
        v11490_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_20_we0_local = 1'b1;
    end else begin
        v11490_20_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_21_ce0_local = 1'b1;
    end else begin
        v11490_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_21_we0_local = 1'b1;
    end else begin
        v11490_21_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_22_ce0_local = 1'b1;
    end else begin
        v11490_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_22_we0_local = 1'b1;
    end else begin
        v11490_22_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_23_ce0_local = 1'b1;
    end else begin
        v11490_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_23_we0_local = 1'b1;
    end else begin
        v11490_23_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_24_ce0_local = 1'b1;
    end else begin
        v11490_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_24_we0_local = 1'b1;
    end else begin
        v11490_24_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_25_ce0_local = 1'b1;
    end else begin
        v11490_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_25_we0_local = 1'b1;
    end else begin
        v11490_25_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_26_ce0_local = 1'b1;
    end else begin
        v11490_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_26_we0_local = 1'b1;
    end else begin
        v11490_26_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_27_ce0_local = 1'b1;
    end else begin
        v11490_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_27_we0_local = 1'b1;
    end else begin
        v11490_27_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_28_ce0_local = 1'b1;
    end else begin
        v11490_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_28_we0_local = 1'b1;
    end else begin
        v11490_28_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_29_ce0_local = 1'b1;
    end else begin
        v11490_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_29_we0_local = 1'b1;
    end else begin
        v11490_29_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_2_ce0_local = 1'b1;
    end else begin
        v11490_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_2_we0_local = 1'b1;
    end else begin
        v11490_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_30_ce0_local = 1'b1;
    end else begin
        v11490_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_30_we0_local = 1'b1;
    end else begin
        v11490_30_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_31_ce0_local = 1'b1;
    end else begin
        v11490_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_31_we0_local = 1'b1;
    end else begin
        v11490_31_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_3_ce0_local = 1'b1;
    end else begin
        v11490_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_3_we0_local = 1'b1;
    end else begin
        v11490_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_4_ce0_local = 1'b1;
    end else begin
        v11490_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_4_we0_local = 1'b1;
    end else begin
        v11490_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_5_ce0_local = 1'b1;
    end else begin
        v11490_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_5_we0_local = 1'b1;
    end else begin
        v11490_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_6_ce0_local = 1'b1;
    end else begin
        v11490_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_6_we0_local = 1'b1;
    end else begin
        v11490_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_7_ce0_local = 1'b1;
    end else begin
        v11490_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_7_we0_local = 1'b1;
    end else begin
        v11490_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_8_ce0_local = 1'b1;
    end else begin
        v11490_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_8_we0_local = 1'b1;
    end else begin
        v11490_8_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_9_ce0_local = 1'b1;
    end else begin
        v11490_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_9_we0_local = 1'b1;
    end else begin
        v11490_9_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_ce0_local = 1'b1;
    end else begin
        v11490_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v11490_we0_local = 1'b1;
    end else begin
        v11490_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_0_0_ce0_local = 1'b1;
    end else begin
        v15408_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_0_1_ce0_local = 1'b1;
    end else begin
        v15408_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_0_2_ce0_local = 1'b1;
    end else begin
        v15408_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_0_3_ce0_local = 1'b1;
    end else begin
        v15408_0_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_1_0_ce0_local = 1'b1;
    end else begin
        v15408_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_1_1_ce0_local = 1'b1;
    end else begin
        v15408_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_1_2_ce0_local = 1'b1;
    end else begin
        v15408_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_1_3_ce0_local = 1'b1;
    end else begin
        v15408_1_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_2_0_ce0_local = 1'b1;
    end else begin
        v15408_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_2_1_ce0_local = 1'b1;
    end else begin
        v15408_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_2_2_ce0_local = 1'b1;
    end else begin
        v15408_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_2_3_ce0_local = 1'b1;
    end else begin
        v15408_2_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_3_0_ce0_local = 1'b1;
    end else begin
        v15408_3_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_3_1_ce0_local = 1'b1;
    end else begin
        v15408_3_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_3_2_ce0_local = 1'b1;
    end else begin
        v15408_3_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_3_3_ce0_local = 1'b1;
    end else begin
        v15408_3_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_4_0_ce0_local = 1'b1;
    end else begin
        v15408_4_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_4_1_ce0_local = 1'b1;
    end else begin
        v15408_4_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_4_2_ce0_local = 1'b1;
    end else begin
        v15408_4_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_4_3_ce0_local = 1'b1;
    end else begin
        v15408_4_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_5_0_ce0_local = 1'b1;
    end else begin
        v15408_5_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_5_1_ce0_local = 1'b1;
    end else begin
        v15408_5_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_5_2_ce0_local = 1'b1;
    end else begin
        v15408_5_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_5_3_ce0_local = 1'b1;
    end else begin
        v15408_5_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_6_0_ce0_local = 1'b1;
    end else begin
        v15408_6_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_6_1_ce0_local = 1'b1;
    end else begin
        v15408_6_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_6_2_ce0_local = 1'b1;
    end else begin
        v15408_6_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_6_3_ce0_local = 1'b1;
    end else begin
        v15408_6_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_7_0_ce0_local = 1'b1;
    end else begin
        v15408_7_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_7_1_ce0_local = 1'b1;
    end else begin
        v15408_7_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_7_2_ce0_local = 1'b1;
    end else begin
        v15408_7_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v15408_7_3_ce0_local = 1'b1;
    end else begin
        v15408_7_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln14240_1_fu_1284_p2 = (ap_sig_allocacmp_indvar_flatten381_i_load + 5'd1);
assign add_ln14240_fu_1186_p2 = (ap_sig_allocacmp_v11432382_i_load + 6'd8);
assign add_ln14241_fu_1278_p2 = (select_ln14240_fu_1192_p3 + 6'd4);
assign add_ln14243_fu_1262_p2 = (mul_i213_cast_i_i_fu_1158_p1 + zext_ln14241_fu_1248_p1);
assign add_ln14246_fu_1382_p2 = (tmp_214_i_fu_1333_p3 + zext_ln14246_fu_1379_p1);
assign add_ln14254_fu_1395_p2 = (tmp_216_i_fu_1341_p3 + zext_ln14246_fu_1379_p1);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end
always @ (*) begin
    ap_condition_1064 = ((icmp_ln14240_reg_1537 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
always @ (*) begin
    ap_condition_485 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_376_fu_1328_p2 = (zext_ln14240_1_fu_1325_p1 + trunc_ln_i_reg_1493);
assign empty_fu_1232_p2 = (mul_i112_i_i_fu_1124_p3 + zext_ln14240_fu_1208_p1);
assign icmp_ln14240_fu_1304_p2 = ((ap_sig_allocacmp_indvar_flatten381_i_load == 5'd31) ? 1'b1 : 1'b0);
assign mul_i112_i_i_fu_1124_p3 = {{tmp_i_fu_1114_p4}, {5'd0}};
assign mul_i213_cast_i_i_fu_1158_p1 = mul_i213_i_i_fu_1150_p3;
assign mul_i213_i_i_fu_1150_p3 = {{tmp_213_i_fu_1140_p4}, {5'd0}};
assign select_ln14240_1_fu_1200_p3 = ((ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4[0:0] == 1'b1) ? ap_sig_allocacmp_v11432382_i_load : add_ln14240_fu_1186_p2);
assign select_ln14240_fu_1192_p3 = ((ap_phi_mux_icmp_ln14241384_i_phi_fu_1107_p4[0:0] == 1'b1) ? ap_sig_allocacmp_v11433383_i_load : 6'd0);
assign tmp_213_i_fu_1140_p4 = {{v11484[8:6]}};
assign tmp_214_i_fu_1333_p3 = {{empty_376_fu_1328_p2}, {6'd0}};
assign tmp_216_i_fu_1341_p3 = {{tmp_215_i_reg_1514}, {6'd0}};
assign tmp_218_i_fu_1426_p3 = {{lshr_ln_i_cast_reg_1509_pp0_iter1_reg}, {lshr_ln120_i_reg_1520_pp0_iter1_reg}};
assign tmp_220_i_fu_1348_p4 = {{{empty_376_fu_1328_p2}, {tmp_213_i_reg_1498}}, {lshr_ln120_i_reg_1520}};
assign tmp_222_i_fu_1361_p4 = {{{tmp_215_i_reg_1514}, {tmp_213_i_reg_1498}}, {lshr_ln120_i_reg_1520}};
assign tmp_fu_1290_p3 = add_ln14241_fu_1278_p2[32'd5];
assign tmp_i_fu_1114_p4 = {{v11484[5:2]}};
assign trunc_ln_i_fu_1132_p3 = {{tmp_i_fu_1114_p4}, {2'd0}};
assign v11490_10_address0 = zext_ln14306_fu_1432_p1;
assign v11490_10_ce0 = v11490_10_ce0_local;
assign v11490_10_d0 = v15408_5_1_q0;
assign v11490_10_we0 = v11490_10_we0_local;
assign v11490_11_address0 = zext_ln14306_fu_1432_p1;
assign v11490_11_ce0 = v11490_11_ce0_local;
assign v11490_11_d0 = v15408_5_0_q0;
assign v11490_11_we0 = v11490_11_we0_local;
assign v11490_12_address0 = zext_ln14306_fu_1432_p1;
assign v11490_12_ce0 = v11490_12_ce0_local;
assign v11490_12_d0 = v15408_4_3_q0;
assign v11490_12_we0 = v11490_12_we0_local;
assign v11490_13_address0 = zext_ln14306_fu_1432_p1;
assign v11490_13_ce0 = v11490_13_ce0_local;
assign v11490_13_d0 = v15408_4_2_q0;
assign v11490_13_we0 = v11490_13_we0_local;
assign v11490_14_address0 = zext_ln14306_fu_1432_p1;
assign v11490_14_ce0 = v11490_14_ce0_local;
assign v11490_14_d0 = v15408_4_1_q0;
assign v11490_14_we0 = v11490_14_we0_local;
assign v11490_15_address0 = zext_ln14306_fu_1432_p1;
assign v11490_15_ce0 = v11490_15_ce0_local;
assign v11490_15_d0 = v15408_4_0_q0;
assign v11490_15_we0 = v11490_15_we0_local;
assign v11490_16_address0 = zext_ln14306_fu_1432_p1;
assign v11490_16_ce0 = v11490_16_ce0_local;
assign v11490_16_d0 = v15408_3_3_q0;
assign v11490_16_we0 = v11490_16_we0_local;
assign v11490_17_address0 = zext_ln14306_fu_1432_p1;
assign v11490_17_ce0 = v11490_17_ce0_local;
assign v11490_17_d0 = v15408_3_2_q0;
assign v11490_17_we0 = v11490_17_we0_local;
assign v11490_18_address0 = zext_ln14306_fu_1432_p1;
assign v11490_18_ce0 = v11490_18_ce0_local;
assign v11490_18_d0 = v15408_3_1_q0;
assign v11490_18_we0 = v11490_18_we0_local;
assign v11490_19_address0 = zext_ln14306_fu_1432_p1;
assign v11490_19_ce0 = v11490_19_ce0_local;
assign v11490_19_d0 = v15408_3_0_q0;
assign v11490_19_we0 = v11490_19_we0_local;
assign v11490_1_address0 = zext_ln14306_fu_1432_p1;
assign v11490_1_ce0 = v11490_1_ce0_local;
assign v11490_1_d0 = v15408_7_2_q0;
assign v11490_1_we0 = v11490_1_we0_local;
assign v11490_20_address0 = zext_ln14306_fu_1432_p1;
assign v11490_20_ce0 = v11490_20_ce0_local;
assign v11490_20_d0 = v15408_2_3_q0;
assign v11490_20_we0 = v11490_20_we0_local;
assign v11490_21_address0 = zext_ln14306_fu_1432_p1;
assign v11490_21_ce0 = v11490_21_ce0_local;
assign v11490_21_d0 = v15408_2_2_q0;
assign v11490_21_we0 = v11490_21_we0_local;
assign v11490_22_address0 = zext_ln14306_fu_1432_p1;
assign v11490_22_ce0 = v11490_22_ce0_local;
assign v11490_22_d0 = v15408_2_1_q0;
assign v11490_22_we0 = v11490_22_we0_local;
assign v11490_23_address0 = zext_ln14306_fu_1432_p1;
assign v11490_23_ce0 = v11490_23_ce0_local;
assign v11490_23_d0 = v15408_2_0_q0;
assign v11490_23_we0 = v11490_23_we0_local;
assign v11490_24_address0 = zext_ln14306_fu_1432_p1;
assign v11490_24_ce0 = v11490_24_ce0_local;
assign v11490_24_d0 = v15408_1_3_q0;
assign v11490_24_we0 = v11490_24_we0_local;
assign v11490_25_address0 = zext_ln14306_fu_1432_p1;
assign v11490_25_ce0 = v11490_25_ce0_local;
assign v11490_25_d0 = v15408_1_2_q0;
assign v11490_25_we0 = v11490_25_we0_local;
assign v11490_26_address0 = zext_ln14306_fu_1432_p1;
assign v11490_26_ce0 = v11490_26_ce0_local;
assign v11490_26_d0 = v15408_1_1_q0;
assign v11490_26_we0 = v11490_26_we0_local;
assign v11490_27_address0 = zext_ln14306_fu_1432_p1;
assign v11490_27_ce0 = v11490_27_ce0_local;
assign v11490_27_d0 = v15408_1_0_q0;
assign v11490_27_we0 = v11490_27_we0_local;
assign v11490_28_address0 = zext_ln14306_fu_1432_p1;
assign v11490_28_ce0 = v11490_28_ce0_local;
assign v11490_28_d0 = v15408_0_3_q0;
assign v11490_28_we0 = v11490_28_we0_local;
assign v11490_29_address0 = zext_ln14306_fu_1432_p1;
assign v11490_29_ce0 = v11490_29_ce0_local;
assign v11490_29_d0 = v15408_0_2_q0;
assign v11490_29_we0 = v11490_29_we0_local;
assign v11490_2_address0 = zext_ln14306_fu_1432_p1;
assign v11490_2_ce0 = v11490_2_ce0_local;
assign v11490_2_d0 = v15408_7_1_q0;
assign v11490_2_we0 = v11490_2_we0_local;
assign v11490_30_address0 = zext_ln14306_fu_1432_p1;
assign v11490_30_ce0 = v11490_30_ce0_local;
assign v11490_30_d0 = v15408_0_1_q0;
assign v11490_30_we0 = v11490_30_we0_local;
assign v11490_31_address0 = zext_ln14306_fu_1432_p1;
assign v11490_31_ce0 = v11490_31_ce0_local;
assign v11490_31_d0 = v15408_0_0_q0;
assign v11490_31_we0 = v11490_31_we0_local;
assign v11490_3_address0 = zext_ln14306_fu_1432_p1;
assign v11490_3_ce0 = v11490_3_ce0_local;
assign v11490_3_d0 = v15408_7_0_q0;
assign v11490_3_we0 = v11490_3_we0_local;
assign v11490_4_address0 = zext_ln14306_fu_1432_p1;
assign v11490_4_ce0 = v11490_4_ce0_local;
assign v11490_4_d0 = v15408_6_3_q0;
assign v11490_4_we0 = v11490_4_we0_local;
assign v11490_5_address0 = zext_ln14306_fu_1432_p1;
assign v11490_5_ce0 = v11490_5_ce0_local;
assign v11490_5_d0 = v15408_6_2_q0;
assign v11490_5_we0 = v11490_5_we0_local;
assign v11490_6_address0 = zext_ln14306_fu_1432_p1;
assign v11490_6_ce0 = v11490_6_ce0_local;
assign v11490_6_d0 = v15408_6_1_q0;
assign v11490_6_we0 = v11490_6_we0_local;
assign v11490_7_address0 = zext_ln14306_fu_1432_p1;
assign v11490_7_ce0 = v11490_7_ce0_local;
assign v11490_7_d0 = v15408_6_0_q0;
assign v11490_7_we0 = v11490_7_we0_local;
assign v11490_8_address0 = zext_ln14306_fu_1432_p1;
assign v11490_8_ce0 = v11490_8_ce0_local;
assign v11490_8_d0 = v15408_5_3_q0;
assign v11490_8_we0 = v11490_8_we0_local;
assign v11490_9_address0 = zext_ln14306_fu_1432_p1;
assign v11490_9_ce0 = v11490_9_ce0_local;
assign v11490_9_d0 = v15408_5_2_q0;
assign v11490_9_we0 = v11490_9_we0_local;
assign v11490_address0 = zext_ln14306_fu_1432_p1;
assign v11490_ce0 = v11490_ce0_local;
assign v11490_d0 = v15408_7_3_q0;
assign v11490_we0 = v11490_we0_local;
assign v15408_0_0_address0 = zext_ln14244_fu_1356_p1;
assign v15408_0_0_ce0 = v15408_0_0_ce0_local;
assign v15408_0_1_address0 = zext_ln14246_1_fu_1388_p1;
assign v15408_0_1_ce0 = v15408_0_1_ce0_local;
assign v15408_0_2_address0 = zext_ln14246_1_fu_1388_p1;
assign v15408_0_2_ce0 = v15408_0_2_ce0_local;
assign v15408_0_3_address0 = zext_ln14246_1_fu_1388_p1;
assign v15408_0_3_ce0 = v15408_0_3_ce0_local;
assign v15408_1_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_1_0_ce0 = v15408_1_0_ce0_local;
assign v15408_1_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_1_1_ce0 = v15408_1_1_ce0_local;
assign v15408_1_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_1_2_ce0 = v15408_1_2_ce0_local;
assign v15408_1_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_1_3_ce0 = v15408_1_3_ce0_local;
assign v15408_2_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_2_0_ce0 = v15408_2_0_ce0_local;
assign v15408_2_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_2_1_ce0 = v15408_2_1_ce0_local;
assign v15408_2_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_2_2_ce0 = v15408_2_2_ce0_local;
assign v15408_2_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_2_3_ce0 = v15408_2_3_ce0_local;
assign v15408_3_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_3_0_ce0 = v15408_3_0_ce0_local;
assign v15408_3_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_3_1_ce0 = v15408_3_1_ce0_local;
assign v15408_3_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_3_2_ce0 = v15408_3_2_ce0_local;
assign v15408_3_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_3_3_ce0 = v15408_3_3_ce0_local;
assign v15408_4_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_4_0_ce0 = v15408_4_0_ce0_local;
assign v15408_4_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_4_1_ce0 = v15408_4_1_ce0_local;
assign v15408_4_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_4_2_ce0 = v15408_4_2_ce0_local;
assign v15408_4_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_4_3_ce0 = v15408_4_3_ce0_local;
assign v15408_5_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_5_0_ce0 = v15408_5_0_ce0_local;
assign v15408_5_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_5_1_ce0 = v15408_5_1_ce0_local;
assign v15408_5_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_5_2_ce0 = v15408_5_2_ce0_local;
assign v15408_5_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_5_3_ce0 = v15408_5_3_ce0_local;
assign v15408_6_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_6_0_ce0 = v15408_6_0_ce0_local;
assign v15408_6_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_6_1_ce0 = v15408_6_1_ce0_local;
assign v15408_6_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_6_2_ce0 = v15408_6_2_ce0_local;
assign v15408_6_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_6_3_ce0 = v15408_6_3_ce0_local;
assign v15408_7_0_address0 = zext_ln14252_fu_1368_p1;
assign v15408_7_0_ce0 = v15408_7_0_ce0_local;
assign v15408_7_1_address0 = zext_ln14254_fu_1401_p1;
assign v15408_7_1_ce0 = v15408_7_1_ce0_local;
assign v15408_7_2_address0 = zext_ln14254_fu_1401_p1;
assign v15408_7_2_ce0 = v15408_7_2_ce0_local;
assign v15408_7_3_address0 = zext_ln14254_fu_1401_p1;
assign v15408_7_3_ce0 = v15408_7_3_ce0_local;
assign xor_ln14241_fu_1298_p2 = (tmp_fu_1290_p3 ^ 1'd1);
assign zext_ln14240_1_fu_1325_p1 = lshr_ln_i_reg_1504;
assign zext_ln14240_fu_1208_p1 = select_ln14240_1_fu_1200_p3;
assign zext_ln14241_fu_1248_p1 = select_ln14240_fu_1192_p3;
assign zext_ln14244_fu_1356_p1 = tmp_220_i_fu_1348_p4;
assign zext_ln14246_1_fu_1388_p1 = add_ln14246_fu_1382_p2;
assign zext_ln14246_fu_1379_p1 = lshr_ln121_i_reg_1527;
assign zext_ln14252_fu_1368_p1 = tmp_222_i_fu_1361_p4;
assign zext_ln14254_fu_1401_p1 = add_ln14254_fu_1395_p2;
assign zext_ln14306_fu_1432_p1 = tmp_218_i_fu_1426_p3;
always @ (posedge ap_clk) begin
    trunc_ln_i_reg_1493[1:0] <= 2'b00;
end
endmodule 