#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 21 14:21:49 2025
# Process ID: 9228
# Current directory: C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1
# Command line: vivado.exe -log uart_watch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_watch.tcl
# Log file: C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1/uart_watch.vds
# Journal file: C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_watch.tcl -notrace
Command: synth_design -top uart_watch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_watch' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'get_string_UART' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/get_string_UART.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:5]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'boud_tick_gen' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:250]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BUAD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'boud_tick_gen' (1#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:250]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:50]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:94]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:50]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:146]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:191]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:3]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:45]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_cu' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:74]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_cu' (6#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (7#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyFIFORAM_verilog_files/fifo_que.v:3]
INFO: [Synth 8-6155] done synthesizing module 'get_string_UART' (8#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/get_string_UART.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:26]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1/.Xil/Vivado-9228-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (9#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1/.Xil/Vivado-9228-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_my_watch' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:2]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mod_indicator' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:168]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:178]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:179]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:175]
INFO: [Synth 8-6155] done synthesizing module 'mod_indicator' (10#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:168]
INFO: [Synth 8-6157] synthesizing module 'cmd_sig_box' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:329]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RUNSTOP bound to: 1 - type: integer 
	Parameter CLEAR bound to: 2 - type: integer 
	Parameter ADDH bound to: 3 - type: integer 
	Parameter ADDM bound to: 4 - type: integer 
	Parameter ADDS bound to: 5 - type: integer 
	Parameter ADDMS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmd_CU' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cmd_CU' (11#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cmd_sig_box' (12#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:329]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_BD' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:236]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/btn_debounce.v:44]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (13#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_BD' (14#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:236]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch.v:1]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stopwatch_control_unit' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch.v:48]
	Parameter STOP bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter CLEAR bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_control_unit' (15#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch.v:48]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:3]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stopwatch_tick_100hz' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:88]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_tick_100hz' (16#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:88]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_counter_tick' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:121]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_counter_tick' (17#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_counter_tick__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:121]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_counter_tick__parameterized0' (17#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:121]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (18#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch_dp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (19#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/stopwatch.v:1]
INFO: [Synth 8-6157] synthesizing module 'watch_BD' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:259]
INFO: [Synth 8-6155] done synthesizing module 'watch_BD' (20#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:259]
INFO: [Synth 8-6157] synthesizing module 'watch' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch.v:1]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'watch_control_unit' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch.v:47]
	Parameter STOP bound to: 3'b000 
	Parameter SEC bound to: 3'b001 
	Parameter MIN bound to: 3'b010 
	Parameter HOUR bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch.v:78]
INFO: [Synth 8-6155] done synthesizing module 'watch_control_unit' (21#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch.v:47]
INFO: [Synth 8-6157] synthesizing module 'watch_dp' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:3]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'watch_tick_100hz' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:86]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_tick_100hz' (22#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:86]
INFO: [Synth 8-6157] synthesizing module 'watch_counter_tick' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_counter_tick' (23#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
INFO: [Synth 8-6157] synthesizing module 'watch_counter_tick__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_counter_tick__parameterized0' (23#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
INFO: [Synth 8-6157] synthesizing module 'watch_counter_tick__parameterized1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_counter_tick__parameterized1' (23#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch_dp' (24#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch_dp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'watch' (25#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/watch.v:1]
INFO: [Synth 8-6157] synthesizing module 'watch_mod_mux' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:186]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_mod_mux' (26#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:186]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:3]
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:180]
	Parameter FCOUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (27#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:180]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:210]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (28#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:210]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:228]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:235]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (29#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:228]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (30#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:47]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:48]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (30#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:56]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:57]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:65]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:66]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (30#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:75]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:151]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:164]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (31#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:151]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1_ms' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:81]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10_ms' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:82]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_s' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:83]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_s' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:84]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_m' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:99]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_m' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:100]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1_h' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:101]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10_h' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:102]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:134]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (32#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:134]
INFO: [Synth 8-6157] synthesizing module 'compare_dot' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:294]
	Parameter MSEC_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compare_dot' (33#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:294]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:262]
WARNING: [Synth 8-567] referenced signal 'dot' should be on the sensitivity list [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:268]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (34#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:262]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (35#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_my_watch' (36#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/MyWatch_sources/top_my_watch.v:2]
WARNING: [Synth 8-689] width (8) of port connection 'cmd' does not match port width (1) of module 'top_my_watch' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:40]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_UART'. This will prevent further optimization [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ila'. This will prevent further optimization [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:26]
INFO: [Synth 8-6155] done synthesizing module 'uart_watch' (37#1) [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/new/uart_watch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.305 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1104.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_ila'
Finished Parsing XDC File [c:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_ila'
Parsing XDC File [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc:133]
Finished Parsing XDC File [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/uart_watch_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_watch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_watch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1203.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1203.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
                   START |                               01 |                               01
              DATA_STATE |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                             0000
                   START |                               01 |                             0001
              DATA_STATE |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'temp_data_next_reg' [C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.srcs/sources_1/imports/_source/MyUART_verilog_files/uart.v:199]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 25    
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 22    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.160 ; gain = 98.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1211.660 ; gain = 107.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.473 ; gain = 108.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin rx_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    34|
|4     |LUT1   |    19|
|5     |LUT2   |   156|
|6     |LUT3   |    47|
|7     |LUT4   |    35|
|8     |LUT5   |    49|
|9     |LUT6   |   111|
|10    |FDCE   |   271|
|11    |FDPE   |     2|
|12    |IBUF   |     8|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1225.281 ; gain = 22.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.281 ; gain = 120.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1237.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1237.305 ; gain = 133.000
INFO: [Common 17-1381] The checkpoint 'C:/harman/FPGA_Harman-1/uart_watch0321/uart_watch0321.runs/synth_1/uart_watch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_watch_utilization_synth.rpt -pb uart_watch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 14:22:20 2025...
