Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 23 16:32:23 2023
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.352        0.000                      0                 2843        0.122        0.000                      0                 2843        4.500        0.000                       0                  1012  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.352        0.000                      0                 2741        0.122        0.000                      0                 2741        4.500        0.000                       0                  1012  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.285        0.000                      0                  102        0.691        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.063ns (21.980%)  route 7.323ns (78.020%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.044     6.575    gs1/x[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.150     6.725 r  gs1/board[65][7]_i_7/O
                         net (fo=81, routed)          1.409     8.134    gs1/board[65][7]_i_7_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326     8.460 f  gs1/x[3]_i_328/O
                         net (fo=1, routed)           0.465     8.925    gs1/x[3]_i_328_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.049 f  gs1/x[3]_i_187/O
                         net (fo=2, routed)           0.998    10.046    gs1/x[3]_i_187_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.170 f  gs1/x[3]_i_268/O
                         net (fo=1, routed)           0.583    10.753    gs1/x[3]_i_268_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    10.877 r  gs1/x[3]_i_122/O
                         net (fo=1, routed)           0.881    11.759    gs1/x[3]_i_122_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.883 r  gs1/x[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    gs1/x[3]_i_37_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    12.095 r  gs1/x_reg[3]_i_11/O
                         net (fo=1, routed)           0.845    12.939    gs1/x_reg[3]_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.299    13.238 f  gs1/x[3]_i_4/O
                         net (fo=2, routed)           0.416    13.654    gs1/os/x_reg[3]_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.778 r  gs1/os/x[3]_i_1/O
                         net (fo=4, routed)           0.682    14.460    gs1/os_n_1
    SLICE_X47Y19         FDRE                                         r  gs1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.437    14.778    gs1/clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  gs1/x_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.812    gs1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 2.063ns (22.115%)  route 7.265ns (77.885%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.044     6.575    gs1/x[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.150     6.725 r  gs1/board[65][7]_i_7/O
                         net (fo=81, routed)          1.409     8.134    gs1/board[65][7]_i_7_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326     8.460 f  gs1/x[3]_i_328/O
                         net (fo=1, routed)           0.465     8.925    gs1/x[3]_i_328_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.049 f  gs1/x[3]_i_187/O
                         net (fo=2, routed)           0.998    10.046    gs1/x[3]_i_187_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.170 f  gs1/x[3]_i_268/O
                         net (fo=1, routed)           0.583    10.753    gs1/x[3]_i_268_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    10.877 r  gs1/x[3]_i_122/O
                         net (fo=1, routed)           0.881    11.759    gs1/x[3]_i_122_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.883 r  gs1/x[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    gs1/x[3]_i_37_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    12.095 r  gs1/x_reg[3]_i_11/O
                         net (fo=1, routed)           0.845    12.939    gs1/x_reg[3]_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.299    13.238 f  gs1/x[3]_i_4/O
                         net (fo=2, routed)           0.416    13.654    gs1/os/x_reg[3]_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.778 r  gs1/os/x[3]_i_1/O
                         net (fo=4, routed)           0.625    14.403    gs1/os_n_1
    SLICE_X45Y19         FDRE                                         r  gs1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.437    14.778    gs1/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  gs1/x_reg[1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.812    gs1/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/x_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 2.063ns (22.115%)  route 7.265ns (77.885%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.044     6.575    gs1/x[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.150     6.725 r  gs1/board[65][7]_i_7/O
                         net (fo=81, routed)          1.409     8.134    gs1/board[65][7]_i_7_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326     8.460 f  gs1/x[3]_i_328/O
                         net (fo=1, routed)           0.465     8.925    gs1/x[3]_i_328_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.049 f  gs1/x[3]_i_187/O
                         net (fo=2, routed)           0.998    10.046    gs1/x[3]_i_187_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.170 f  gs1/x[3]_i_268/O
                         net (fo=1, routed)           0.583    10.753    gs1/x[3]_i_268_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    10.877 r  gs1/x[3]_i_122/O
                         net (fo=1, routed)           0.881    11.759    gs1/x[3]_i_122_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.883 r  gs1/x[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    gs1/x[3]_i_37_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    12.095 r  gs1/x_reg[3]_i_11/O
                         net (fo=1, routed)           0.845    12.939    gs1/x_reg[3]_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.299    13.238 f  gs1/x[3]_i_4/O
                         net (fo=2, routed)           0.416    13.654    gs1/os/x_reg[3]_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.778 r  gs1/os/x[3]_i_1/O
                         net (fo=4, routed)           0.625    14.403    gs1/os_n_1
    SLICE_X45Y19         FDSE                                         r  gs1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.437    14.778    gs1/clk_IBUF_BUFG
    SLICE_X45Y19         FDSE                                         r  gs1/x_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDSE (Setup_fdse_C_CE)      -0.205    14.812    gs1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.057ns (22.447%)  route 7.107ns (77.553%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.680    14.238    gs1/os_n_0
    SLICE_X44Y25         FDSE                                         r  gs1/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.431    14.772    gs1/clk_IBUF_BUFG
    SLICE_X44Y25         FDSE                                         r  gs1/y_reg[2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y25         FDSE (Setup_fdse_C_CE)      -0.205    14.792    gs1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/x_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 2.063ns (22.477%)  route 7.115ns (77.523%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.044     6.575    gs1/x[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.150     6.725 r  gs1/board[65][7]_i_7/O
                         net (fo=81, routed)          1.409     8.134    gs1/board[65][7]_i_7_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326     8.460 f  gs1/x[3]_i_328/O
                         net (fo=1, routed)           0.465     8.925    gs1/x[3]_i_328_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.049 f  gs1/x[3]_i_187/O
                         net (fo=2, routed)           0.998    10.046    gs1/x[3]_i_187_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.170 f  gs1/x[3]_i_268/O
                         net (fo=1, routed)           0.583    10.753    gs1/x[3]_i_268_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    10.877 r  gs1/x[3]_i_122/O
                         net (fo=1, routed)           0.881    11.759    gs1/x[3]_i_122_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.883 r  gs1/x[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    gs1/x[3]_i_37_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    12.095 r  gs1/x_reg[3]_i_11/O
                         net (fo=1, routed)           0.845    12.939    gs1/x_reg[3]_i_11_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.299    13.238 f  gs1/x[3]_i_4/O
                         net (fo=2, routed)           0.416    13.654    gs1/os/x_reg[3]_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.778 r  gs1/os/x[3]_i_1/O
                         net (fo=4, routed)           0.474    14.253    gs1/os_n_1
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X45Y21         FDSE (Setup_fdse_C_CE)      -0.205    14.834    gs1/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.057ns (22.576%)  route 7.054ns (77.424%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.627    14.186    gs1/os_n_0
    SLICE_X46Y23         FDRE                                         r  gs1/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  gs1/y_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.844    gs1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.057ns (22.727%)  route 6.994ns (77.273%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.567    14.125    gs1/os_n_0
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.434    14.775    gs1/clk_IBUF_BUFG
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y22         FDSE (Setup_fdse_C_CE)      -0.205    14.809    gs1/y_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.057ns (22.727%)  route 6.994ns (77.273%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.567    14.125    gs1/os_n_0
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.434    14.775    gs1/clk_IBUF_BUFG
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep__0/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y22         FDSE (Setup_fdse_C_CE)      -0.205    14.809    gs1/y_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.057ns (22.727%)  route 6.994ns (77.273%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.567    14.125    gs1/os_n_0
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.434    14.775    gs1/clk_IBUF_BUFG
    SLICE_X47Y22         FDSE                                         r  gs1/y_reg[0]_rep__2/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y22         FDSE (Setup_fdse_C_CE)      -0.205    14.809    gs1/y_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 2.057ns (22.780%)  route 6.973ns (77.220%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.553     5.074    gs1/clk_IBUF_BUFG
    SLICE_X45Y21         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  gs1/x_reg[0]/Q
                         net (fo=168, routed)         1.122     6.653    gs1/x[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  gs1/y[3]_i_80/O
                         net (fo=1, routed)           0.000     6.777    gs1/y[3]_i_80_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.204 r  gs1/y_reg[3]_i_26/O[1]
                         net (fo=46, routed)          1.416     8.620    gs1/y_reg[3]_i_26_n_6
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.306     8.926 r  gs1/y[3]_i_352/O
                         net (fo=1, routed)           0.440     9.366    gs1/y[3]_i_352_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.490 f  gs1/y[3]_i_201/O
                         net (fo=1, routed)           0.635    10.126    gs1/y[3]_i_201_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  gs1/y[3]_i_64/O
                         net (fo=1, routed)           0.894    11.144    gs1/y[3]_i_64_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.268 f  gs1/y[3]_i_22/O
                         net (fo=1, routed)           0.677    11.945    gs1/y[3]_i_22_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.069 f  gs1/y[3]_i_7/O
                         net (fo=1, routed)           0.760    12.830    gs1/y[3]_i_7_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  gs1/y[3]_i_3/O
                         net (fo=2, routed)           0.481    13.434    gs1/os/y_reg[0]_rep__3
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  gs1/os/y[3]_i_1/O
                         net (fo=9, routed)           0.546    14.104    gs1/os_n_0
    SLICE_X47Y25         FDRE                                         r  gs1/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.431    14.772    gs1/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  gs1/y_reg[3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.792    gs1/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.725%)  route 0.294ns (61.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.562     1.445    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/Q
                         net (fo=6, routed)           0.294     1.880    KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    KeyEv/key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X39Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.833     1.960    KeyEv/key_de/inst/inst/clk
    SLICE_X39Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.092     1.803    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.625%)  route 0.296ns (61.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.562     1.445    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y4          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.296     1.882    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.927 r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.927    KeyEv/key_de/inst/inst/Ps2Interface_i/frame[10]_i_2_n_0
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.091     1.801    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.226ns (46.937%)  route 0.256ns (53.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    KeyEv/key_de/inst/inst/clk
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.128     1.575 f  KeyEv/key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.256     1.831    KeyEv/key_de/inst/inst/Ps2Interface_i/tx_valid
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.098     1.929 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.929    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X33Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X33Y3          FDCE (Hold_fdce_C_D)         0.092     1.802    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.228%)  route 0.263ns (53.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    KeyEv/key_de/inst/inst/clk
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  KeyEv/key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.263     1.838    KeyEv/key_de/inst/inst/Ps2Interface_i/tx_valid
    SLICE_X32Y3          LUT4 (Prop_lut4_I0_O)        0.098     1.936 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X32Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y3          FDCE (Hold_fdce_C_D)         0.092     1.802    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/tx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.102%)  route 0.329ns (63.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.563     1.446    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.329     1.916    KeyEv/key_de/inst/inst/Ps2Interface_i/Q[1]
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  KeyEv/key_de/inst/inst/Ps2Interface_i/tx_valid_i_1/O
                         net (fo=1, routed)           0.000     1.961    KeyEv/key_de/inst/inst/next_tx_valid
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.833     1.960    KeyEv/key_de/inst/inst/clk
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/tx_valid_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y2          FDCE (Hold_fdce_C_D)         0.107     1.818    KeyEv/key_de/inst/inst/tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gs1/board_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.565     1.448    gs1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  gs1/board_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gs1/board_reg[4][5]/Q
                         net (fo=7, routed)           0.101     1.690    gs1/board_reg[4]_6[5]
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  gs1/board[4][7]_i_2/O
                         net (fo=1, routed)           0.000     1.735    gs1/p_0_in__4[7]
    SLICE_X56Y12         FDRE                                         r  gs1/board_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.833     1.960    gs1/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  gs1/board_reg[4][7]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.121     1.582    gs1/board_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gs1/next_apple_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/apple_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.550     1.433    gs1/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  gs1/next_apple_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  gs1/next_apple_reg[0]/Q
                         net (fo=1, routed)           0.102     1.676    gs1/next_apple[0]
    SLICE_X38Y25         FDRE                                         r  gs1/apple_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.816     1.943    gs1/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  gs1/apple_reg[0]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.075     1.521    gs1/apple_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.563     1.446    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.108     1.695    KeyEv/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X38Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y3          FDCE (Hold_fdce_C_D)         0.076     1.538    KeyEv/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.102%)  route 0.329ns (63.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.563     1.446    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.329     1.916    KeyEv/key_de/inst/inst/Ps2Interface_i/Q[1]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.961 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    KeyEv/key_de/inst/inst/Ps2Interface_i_n_15
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.833     1.960    KeyEv/key_de/inst/inst/clk
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y2          FDCE (Hold_fdce_C_D)         0.092     1.803    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gs1/board_reg[99][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[99][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.555     1.438    gs1/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  gs1/board_reg[99][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gs1/board_reg[99][2]/Q
                         net (fo=6, routed)           0.114     1.693    gs1/board_reg[99]_101[2]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  gs1/board[99][3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    gs1/p_0_in__99[3]
    SLICE_X38Y30         FDRE                                         r  gs1/board_reg[99][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.822     1.949    gs1/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  gs1/board_reg[99][3]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.572    gs1/board_reg[99][3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y10   DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y10   DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y10   DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   DB_R2/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y2    KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y2    KeyEv/key_de/been_extend_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y2    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   gs1/board_reg[70][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   gs1/board_reg[70][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   gs1/board_reg[70][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   DB_R2/DFF_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y2    KeyEv/key_de/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   gs1/board_reg[36][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   gs1/board_reg[36][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   gs1/board_reg[36][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y15   gs1/board_reg[36][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y15   gs1/board_reg[36][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.518ns (16.023%)  route 2.715ns (83.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.715     8.321    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.518ns (16.023%)  route 2.715ns (83.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.715     8.321    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.518ns (16.023%)  route 2.715ns (83.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.715     8.321    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.518ns (16.044%)  route 2.711ns (83.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.711     8.317    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.518ns (16.044%)  route 2.711ns (83.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.711     8.317    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.518ns (16.044%)  route 2.711ns (83.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.711     8.317    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y3          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y3          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.606    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.518ns (16.044%)  route 2.711ns (83.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.711     8.317    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y3          FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y3          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    14.652    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.425     8.031    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y2          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.448    14.789    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y2          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.425     8.031    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y2          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.448    14.789    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y2          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.425     8.031    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y2          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        1.448    14.789    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y2          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.028%)  route 0.698ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.698     2.309    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.393%)  route 0.508ns (75.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.508     2.119    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y5          FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y5          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.410    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.393%)  route 0.508ns (75.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.508     2.119    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y5          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y5          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.393%)  route 0.508ns (75.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.508     2.119    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y5          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1011, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y5          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.730    





