LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY regbank IS
PORT(
		REGISTER1: IN STD_LOGIC_VECTOR(1 downto 0);
		REGISTER2: IN STD_LOGIC_VECTOR(1 downto 0);
		WREGISTER: IN STD_LOGIC_VECTOR(1 downto 0);
		WDATA: IN STD_LOGIC_VECTOR(7 downto 0);
		RDATA1: OUT STD_LOGIC_VECTOR(7 downto 0);
		RDATA2: OUT STD_LOGIC_VECTOR(7 downto 0)
		);
	
==