    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_intClock
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL06
ADC_intClock__DIV_ID EQU 0x00000040
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
ADC_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BLE_bless_isr
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BLE_cy_m0s8_ble
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; Opamp_cy_psoc4_abuf
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

; SW2_Switch
SW2_Switch__0__DR EQU CYREG_GPIO_PRT2_DR
SW2_Switch__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2_Switch__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2_Switch__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2_Switch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW2_Switch__0__HSIOM_MASK EQU 0xF0000000
SW2_Switch__0__HSIOM_SHIFT EQU 28
SW2_Switch__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2_Switch__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW2_Switch__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2_Switch__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2_Switch__0__MASK EQU 0x80
SW2_Switch__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2_Switch__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2_Switch__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2_Switch__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2_Switch__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2_Switch__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2_Switch__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2_Switch__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2_Switch__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2_Switch__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2_Switch__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2_Switch__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2_Switch__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2_Switch__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2_Switch__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2_Switch__0__PC EQU CYREG_GPIO_PRT2_PC
SW2_Switch__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2_Switch__0__PORT EQU 2
SW2_Switch__0__PS EQU CYREG_GPIO_PRT2_PS
SW2_Switch__0__SHIFT EQU 7
SW2_Switch__DR EQU CYREG_GPIO_PRT2_DR
SW2_Switch__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2_Switch__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2_Switch__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2_Switch__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2_Switch__INTR EQU CYREG_GPIO_PRT2_INTR
SW2_Switch__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2_Switch__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2_Switch__MASK EQU 0x80
SW2_Switch__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2_Switch__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2_Switch__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2_Switch__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2_Switch__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2_Switch__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2_Switch__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2_Switch__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2_Switch__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2_Switch__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2_Switch__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2_Switch__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2_Switch__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2_Switch__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2_Switch__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2_Switch__PC EQU CYREG_GPIO_PRT2_PC
SW2_Switch__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2_Switch__PORT EQU 2
SW2_Switch__PS EQU CYREG_GPIO_PRT2_PS
SW2_Switch__SHIFT EQU 7
SW2_Switch__SNAP EQU CYREG_GPIO_PRT2_INTR

; Wakeup_ISR
Wakeup_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Wakeup_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Wakeup_ISR__INTC_MASK EQU 0x04
Wakeup_ISR__INTC_NUMBER EQU 2
Wakeup_ISR__INTC_PRIOR_MASK EQU 0xC00000
Wakeup_ISR__INTC_PRIOR_NUM EQU 3
Wakeup_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Wakeup_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Wakeup_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Button_output
Button_output__0__DR EQU CYREG_GPIO_PRT3_DR
Button_output__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Button_output__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Button_output__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Button_output__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Button_output__0__HSIOM_MASK EQU 0x0000000F
Button_output__0__HSIOM_SHIFT EQU 0
Button_output__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_output__0__INTR EQU CYREG_GPIO_PRT3_INTR
Button_output__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_output__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Button_output__0__MASK EQU 0x01
Button_output__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Button_output__0__OUT_SEL_SHIFT EQU 0
Button_output__0__OUT_SEL_VAL EQU 2
Button_output__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button_output__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button_output__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button_output__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button_output__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button_output__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button_output__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button_output__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button_output__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button_output__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button_output__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button_output__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button_output__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button_output__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button_output__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button_output__0__PC EQU CYREG_GPIO_PRT3_PC
Button_output__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Button_output__0__PORT EQU 3
Button_output__0__PS EQU CYREG_GPIO_PRT3_PS
Button_output__0__SHIFT EQU 0
Button_output__DR EQU CYREG_GPIO_PRT3_DR
Button_output__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Button_output__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Button_output__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Button_output__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_output__INTR EQU CYREG_GPIO_PRT3_INTR
Button_output__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_output__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Button_output__MASK EQU 0x01
Button_output__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button_output__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button_output__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button_output__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button_output__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button_output__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button_output__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button_output__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button_output__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button_output__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button_output__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button_output__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button_output__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button_output__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button_output__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button_output__PC EQU CYREG_GPIO_PRT3_PC
Button_output__PC2 EQU CYREG_GPIO_PRT3_PC2
Button_output__PORT EQU 3
Button_output__PS EQU CYREG_GPIO_PRT3_PS
Button_output__SHIFT EQU 0

; Heart_Rate_input
Heart_Rate_input__0__DR EQU CYREG_GPIO_PRT2_DR
Heart_Rate_input__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Heart_Rate_input__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Heart_Rate_input__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Heart_Rate_input__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Heart_Rate_input__0__HSIOM_MASK EQU 0x0000000F
Heart_Rate_input__0__HSIOM_SHIFT EQU 0
Heart_Rate_input__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Heart_Rate_input__0__INTR EQU CYREG_GPIO_PRT2_INTR
Heart_Rate_input__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Heart_Rate_input__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Heart_Rate_input__0__MASK EQU 0x01
Heart_Rate_input__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Heart_Rate_input__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Heart_Rate_input__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Heart_Rate_input__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Heart_Rate_input__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Heart_Rate_input__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Heart_Rate_input__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Heart_Rate_input__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Heart_Rate_input__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Heart_Rate_input__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Heart_Rate_input__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Heart_Rate_input__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Heart_Rate_input__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Heart_Rate_input__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Heart_Rate_input__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Heart_Rate_input__0__PC EQU CYREG_GPIO_PRT2_PC
Heart_Rate_input__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Heart_Rate_input__0__PORT EQU 2
Heart_Rate_input__0__PS EQU CYREG_GPIO_PRT2_PS
Heart_Rate_input__0__SHIFT EQU 0
Heart_Rate_input__DR EQU CYREG_GPIO_PRT2_DR
Heart_Rate_input__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Heart_Rate_input__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Heart_Rate_input__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Heart_Rate_input__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Heart_Rate_input__INTR EQU CYREG_GPIO_PRT2_INTR
Heart_Rate_input__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Heart_Rate_input__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Heart_Rate_input__MASK EQU 0x01
Heart_Rate_input__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Heart_Rate_input__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Heart_Rate_input__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Heart_Rate_input__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Heart_Rate_input__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Heart_Rate_input__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Heart_Rate_input__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Heart_Rate_input__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Heart_Rate_input__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Heart_Rate_input__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Heart_Rate_input__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Heart_Rate_input__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Heart_Rate_input__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Heart_Rate_input__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Heart_Rate_input__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Heart_Rate_input__PC EQU CYREG_GPIO_PRT2_PC
Heart_Rate_input__PC2 EQU CYREG_GPIO_PRT2_PC2
Heart_Rate_input__PORT EQU 2
Heart_Rate_input__PS EQU CYREG_GPIO_PRT2_PS
Heart_Rate_input__SHIFT EQU 0

; Led_Connected_Blue
Led_Connected_Blue__0__DR EQU CYREG_GPIO_PRT3_DR
Led_Connected_Blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Connected_Blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Connected_Blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Connected_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_Connected_Blue__0__HSIOM_MASK EQU 0xF0000000
Led_Connected_Blue__0__HSIOM_SHIFT EQU 28
Led_Connected_Blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Connected_Blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Connected_Blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Connected_Blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Connected_Blue__0__MASK EQU 0x80
Led_Connected_Blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Connected_Blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Connected_Blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Connected_Blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Connected_Blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Connected_Blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Connected_Blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Connected_Blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Connected_Blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Connected_Blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Connected_Blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Connected_Blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Connected_Blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Connected_Blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Connected_Blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Connected_Blue__0__PC EQU CYREG_GPIO_PRT3_PC
Led_Connected_Blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Connected_Blue__0__PORT EQU 3
Led_Connected_Blue__0__PS EQU CYREG_GPIO_PRT3_PS
Led_Connected_Blue__0__SHIFT EQU 7
Led_Connected_Blue__DR EQU CYREG_GPIO_PRT3_DR
Led_Connected_Blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Connected_Blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Connected_Blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Connected_Blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Connected_Blue__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Connected_Blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Connected_Blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Connected_Blue__MASK EQU 0x80
Led_Connected_Blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Connected_Blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Connected_Blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Connected_Blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Connected_Blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Connected_Blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Connected_Blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Connected_Blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Connected_Blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Connected_Blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Connected_Blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Connected_Blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Connected_Blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Connected_Blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Connected_Blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Connected_Blue__PC EQU CYREG_GPIO_PRT3_PC
Led_Connected_Blue__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Connected_Blue__PORT EQU 3
Led_Connected_Blue__PS EQU CYREG_GPIO_PRT3_PS
Led_Connected_Blue__SHIFT EQU 7

; Led_Advertising_Green
Led_Advertising_Green__0__DR EQU CYREG_GPIO_PRT3_DR
Led_Advertising_Green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Advertising_Green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Advertising_Green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Advertising_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_Advertising_Green__0__HSIOM_MASK EQU 0x0F000000
Led_Advertising_Green__0__HSIOM_SHIFT EQU 24
Led_Advertising_Green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Advertising_Green__0__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Advertising_Green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Advertising_Green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Advertising_Green__0__MASK EQU 0x40
Led_Advertising_Green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Advertising_Green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Advertising_Green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Advertising_Green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Advertising_Green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Advertising_Green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Advertising_Green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Advertising_Green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Advertising_Green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Advertising_Green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Advertising_Green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Advertising_Green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Advertising_Green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Advertising_Green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Advertising_Green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Advertising_Green__0__PC EQU CYREG_GPIO_PRT3_PC
Led_Advertising_Green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Advertising_Green__0__PORT EQU 3
Led_Advertising_Green__0__PS EQU CYREG_GPIO_PRT3_PS
Led_Advertising_Green__0__SHIFT EQU 6
Led_Advertising_Green__DR EQU CYREG_GPIO_PRT3_DR
Led_Advertising_Green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Advertising_Green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Advertising_Green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Advertising_Green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Advertising_Green__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Advertising_Green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Advertising_Green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Advertising_Green__MASK EQU 0x40
Led_Advertising_Green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Advertising_Green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Advertising_Green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Advertising_Green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Advertising_Green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Advertising_Green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Advertising_Green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Advertising_Green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Advertising_Green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Advertising_Green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Advertising_Green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Advertising_Green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Advertising_Green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Advertising_Green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Advertising_Green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Advertising_Green__PC EQU CYREG_GPIO_PRT3_PC
Led_Advertising_Green__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Advertising_Green__PORT EQU 3
Led_Advertising_Green__PS EQU CYREG_GPIO_PRT3_PS
Led_Advertising_Green__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
