#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbe71c18f00 .scope module, "alu" "alu" 2 4;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
o0x7fbe71d32008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7fbe71d32038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fbe71c2b260/d .functor AND 32, o0x7fbe71d32008, o0x7fbe71d32038, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fbe71c2b260 .delay 32 (10,10,10) L_0x7fbe71c2b260/d;
L_0x7fbe71c2b3a0/d .functor OR 32, o0x7fbe71d32008, o0x7fbe71d32038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbe71c2b3a0 .delay 32 (10,10,10) L_0x7fbe71c2b3a0/d;
L_0x7fbe71c2b560/d .functor XOR 32, o0x7fbe71d32008, o0x7fbe71d32038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbe71c2b560 .delay 32 (10,10,10) L_0x7fbe71c2b560/d;
v0x7fbe71c19950_0 .net "DATA1", 31 0, o0x7fbe71d32008;  0 drivers
v0x7fbe71c29b60_0 .net "DATA2", 31 0, o0x7fbe71d32038;  0 drivers
v0x7fbe71c29c00_0 .net "INTER_ADD", 31 0, L_0x7fbe71c2af60;  1 drivers
v0x7fbe71c29cb0_0 .net "INTER_AND", 31 0, L_0x7fbe71c2b260;  1 drivers
v0x7fbe71c29d60_0 .net "INTER_DIV", 31 0, L_0x7fbe71c2c670;  1 drivers
v0x7fbe71c29e50_0 .net "INTER_FWD", 0 0, L_0x7fbe71c2aec0;  1 drivers
v0x7fbe71c29ef0_0 .net "INTER_MUL", 31 0, L_0x7fbe71c2c1d0;  1 drivers
v0x7fbe71c29fa0_0 .net "INTER_MULHSU", 31 0, L_0x7fbe71c2c310;  1 drivers
v0x7fbe71c2a050_0 .net "INTER_MULHU", 31 0, L_0x7fbe71c2c3f0;  1 drivers
v0x7fbe71c2a160_0 .net "INTER_OR", 31 0, L_0x7fbe71c2b3a0;  1 drivers
v0x7fbe71c2a210_0 .net "INTER_REM", 31 0, L_0x7fbe71c2bb60;  1 drivers
v0x7fbe71c2a2c0_0 .net "INTER_REMU", 31 0, L_0x7fbe71c2ca10;  1 drivers
v0x7fbe71c2a370_0 .net "INTER_SLL", 31 0, L_0x7fbe71c2b670;  1 drivers
v0x7fbe71c2a420_0 .net "INTER_SLT", 31 0, L_0x7fbe71c2bd60;  1 drivers
v0x7fbe71c2a4d0_0 .net "INTER_SLTU", 31 0, L_0x7fbe71c2bff0;  1 drivers
v0x7fbe71c2a580_0 .net "INTER_SRA", 31 0, L_0x7fbe71c2ba50;  1 drivers
v0x7fbe71c2a630_0 .net "INTER_SRL", 31 0, L_0x7fbe71c2b7e0;  1 drivers
v0x7fbe71c2a7c0_0 .net "INTER_SUB", 31 0, L_0x7fbe71c2b0e0;  1 drivers
v0x7fbe71c2a850_0 .net "INTER_XOR", 31 0, L_0x7fbe71c2b560;  1 drivers
v0x7fbe71c2a900_0 .var "RESULT", 31 0;
o0x7fbe71d323c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fbe71c2a9b0_0 .net "SELECT", 4 0, o0x7fbe71d323c8;  0 drivers
v0x7fbe71c2aa60_0 .net *"_ivl_18", 0 0, L_0x7fbe71c2bc60;  1 drivers
L_0x7fbe71d63008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe71c2ab00_0 .net/2u *"_ivl_20", 31 0, L_0x7fbe71d63008;  1 drivers
L_0x7fbe71d63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe71c2abb0_0 .net/2u *"_ivl_22", 31 0, L_0x7fbe71d63050;  1 drivers
v0x7fbe71c2ac60_0 .net *"_ivl_26", 0 0, L_0x7fbe71c2bf00;  1 drivers
L_0x7fbe71d63098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe71c2ad00_0 .net/2u *"_ivl_28", 31 0, L_0x7fbe71d63098;  1 drivers
L_0x7fbe71d630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe71c2adb0_0 .net/2u *"_ivl_30", 31 0, L_0x7fbe71d630e0;  1 drivers
E_0x7fbe71c147f0/0 .event edge, v0x7fbe71c2a9b0_0, v0x7fbe71c29c00_0, v0x7fbe71c2a370_0, v0x7fbe71c2a420_0;
E_0x7fbe71c147f0/1 .event edge, v0x7fbe71c2a4d0_0, v0x7fbe71c2a850_0, v0x7fbe71c2a630_0, v0x7fbe71c2a160_0;
E_0x7fbe71c147f0/2 .event edge, v0x7fbe71c29cb0_0, v0x7fbe71c29ef0_0, v0x7fbe71c29fa0_0, v0x7fbe71c2a050_0;
E_0x7fbe71c147f0/3 .event edge, v0x7fbe71c29d60_0, v0x7fbe71c2a210_0, v0x7fbe71c2a2c0_0, v0x7fbe71c2a580_0;
E_0x7fbe71c147f0/4 .event edge, v0x7fbe71c2a7c0_0;
E_0x7fbe71c147f0 .event/or E_0x7fbe71c147f0/0, E_0x7fbe71c147f0/1, E_0x7fbe71c147f0/2, E_0x7fbe71c147f0/3, E_0x7fbe71c147f0/4;
L_0x7fbe71c2aec0 .delay 1 (10,10,10) L_0x7fbe71c2aec0/d;
L_0x7fbe71c2aec0/d .part o0x7fbe71d32038, 0, 1;
L_0x7fbe71c2af60 .delay 32 (20,20,20) L_0x7fbe71c2af60/d;
L_0x7fbe71c2af60/d .arith/sum 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2b0e0 .delay 32 (20,20,20) L_0x7fbe71c2b0e0/d;
L_0x7fbe71c2b0e0/d .arith/sub 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2b670 .delay 32 (10,10,10) L_0x7fbe71c2b670/d;
L_0x7fbe71c2b670/d .shift/l 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2b7e0 .delay 32 (10,10,10) L_0x7fbe71c2b7e0/d;
L_0x7fbe71c2b7e0/d .shift/r 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2ba50 .delay 32 (10,10,10) L_0x7fbe71c2ba50/d;
L_0x7fbe71c2ba50/d .shift/r 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2bc60 .cmp/gt.s 32, o0x7fbe71d32038, o0x7fbe71d32008;
L_0x7fbe71c2bd60 .delay 32 (10,10,10) L_0x7fbe71c2bd60/d;
L_0x7fbe71c2bd60/d .functor MUXZ 32, L_0x7fbe71d63050, L_0x7fbe71d63008, L_0x7fbe71c2bc60, C4<>;
L_0x7fbe71c2bf00 .cmp/gt 32, o0x7fbe71d32038, o0x7fbe71d32008;
L_0x7fbe71c2bff0 .delay 32 (10,10,10) L_0x7fbe71c2bff0/d;
L_0x7fbe71c2bff0/d .functor MUXZ 32, L_0x7fbe71d630e0, L_0x7fbe71d63098, L_0x7fbe71c2bf00, C4<>;
L_0x7fbe71c2c1d0 .delay 32 (10,10,10) L_0x7fbe71c2c1d0/d;
L_0x7fbe71c2c1d0/d .arith/mult 32, o0x7fbe71d32008, o0x7fbe71d32038;
L_0x7fbe71c2c310 .delay 32 (10,10,10) L_0x7fbe71c2c310/d;
L_0x7fbe71c2c310/d .arith/mult 32, o0x7fbe71d32008, o0x7fbe71d32008;
L_0x7fbe71c2c3f0 .delay 32 (10,10,10) L_0x7fbe71c2c3f0/d;
L_0x7fbe71c2c3f0/d .arith/mult 32, o0x7fbe71d32008, o0x7fbe71d32008;
L_0x7fbe71c2c670 .delay 32 (10,10,10) L_0x7fbe71c2c670/d;
L_0x7fbe71c2c670/d .arith/div.s 32, o0x7fbe71d32008, o0x7fbe71d32008;
L_0x7fbe71c2bb60 .delay 32 (10,10,10) L_0x7fbe71c2bb60/d;
L_0x7fbe71c2bb60/d .arith/mod.s 32, o0x7fbe71d32008, o0x7fbe71d32008;
L_0x7fbe71c2ca10 .delay 32 (10,10,10) L_0x7fbe71c2ca10/d;
L_0x7fbe71c2ca10/d .arith/mod 32, o0x7fbe71d32008, o0x7fbe71d32008;
    .scope S_0x7fbe71c18f00;
T_0 ;
    %wait E_0x7fbe71c147f0;
    %load/vec4 v0x7fbe71c2a9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.0 ;
    %load/vec4 v0x7fbe71c29c00_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.1 ;
    %load/vec4 v0x7fbe71c2a370_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.2 ;
    %load/vec4 v0x7fbe71c2a420_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.3 ;
    %load/vec4 v0x7fbe71c2a4d0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.4 ;
    %load/vec4 v0x7fbe71c2a850_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.5 ;
    %load/vec4 v0x7fbe71c2a630_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.6 ;
    %load/vec4 v0x7fbe71c2a160_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.7 ;
    %load/vec4 v0x7fbe71c29cb0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.8 ;
    %load/vec4 v0x7fbe71c29ef0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.9 ;
    %load/vec4 v0x7fbe71c29ef0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.10 ;
    %load/vec4 v0x7fbe71c29fa0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.11 ;
    %load/vec4 v0x7fbe71c2a050_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.12 ;
    %load/vec4 v0x7fbe71c29d60_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.13 ;
    %load/vec4 v0x7fbe71c2a210_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.14 ;
    %load/vec4 v0x7fbe71c2a2c0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.15 ;
    %load/vec4 v0x7fbe71c2a580_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.16 ;
    %load/vec4 v0x7fbe71c2a7c0_0;
    %store/vec4 v0x7fbe71c2a900_0, 0, 32;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
