# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ECE469/lab1 {U:/ECE469/lab1/register_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:55 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ECE469/lab1" U:/ECE469/lab1/register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:45:59 on Oct 11,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ECE469/lab1 {U:/ECE469/lab1/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:59 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ECE469/lab1" U:/ECE469/lab1/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:46:01 on Oct 11,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ECE469/lab1 {U:/ECE469/lab1/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:01 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ECE469/lab1" U:/ECE469/lab1/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:46:03 on Oct 11,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/ECE469/lab1 {U:/ECE469/lab1/register_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:03 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ECE469/lab1" U:/ECE469/lab1/register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:46:05 on Oct 11,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  register_1_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" register_1_testbench 
# Start time: 13:46:05 on Oct 11,2018
# Loading sv_std.std
# Loading work.register_1_testbench
# Loading work.register_1
# Loading work.mux2_1
# Loading work.D_FF
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : U:/ECE469/lab1/register_1.sv(31)
#    Time: 30 ns  Iteration: 1  Instance: /register_1_testbench
# Break in Module register_1_testbench at U:/ECE469/lab1/register_1.sv line 31
# End time: 13:47:02 on Oct 11,2018, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
