{
    "code": "module TopModule (\n    input logic clk,         // Clock signal, positive edge-triggered\n    input logic reset,       // Active high synchronous reset\n    input logic [7:0] d,     // 8-bit input data bus\n    output logic [7:0] q     // 8-bit output data bus\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}