// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cells_bin_V_address0,
        cells_bin_V_ce0,
        cells_bin_V_q0,
        cells_bin_V_address1,
        cells_bin_V_ce1,
        cells_bin_V_q1,
        cells_mag_sq_V_address0,
        cells_mag_sq_V_ce0,
        cells_mag_sq_V_q0,
        cells_mag_sq_V_address1,
        cells_mag_sq_V_ce1,
        cells_mag_sq_V_q1,
        hog_address0,
        hog_ce0,
        hog_we0,
        hog_d0,
        hog_address1,
        hog_ce1,
        hog_we1,
        hog_d1
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_pp0_stage0 = 42'd68719476736;
parameter    ap_ST_fsm_pp0_stage1 = 42'd137438953472;
parameter    ap_ST_fsm_pp0_stage2 = 42'd274877906944;
parameter    ap_ST_fsm_pp0_stage3 = 42'd549755813888;
parameter    ap_ST_fsm_pp0_stage4 = 42'd1099511627776;
parameter    ap_ST_fsm_state55 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [9:0] cells_bin_V_address0;
output   cells_bin_V_ce0;
input  [31:0] cells_bin_V_q0;
output  [9:0] cells_bin_V_address1;
output   cells_bin_V_ce1;
input  [31:0] cells_bin_V_q1;
output  [5:0] cells_mag_sq_V_address0;
output   cells_mag_sq_V_ce0;
input  [63:0] cells_mag_sq_V_q0;
output  [5:0] cells_mag_sq_V_address1;
output   cells_mag_sq_V_ce1;
input  [63:0] cells_mag_sq_V_q1;
output  [10:0] hog_address0;
output   hog_ce0;
output   hog_we0;
output  [31:0] hog_d0;
output  [10:0] hog_address1;
output   hog_ce1;
output   hog_we1;
output  [31:0] hog_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] cells_bin_V_address0;
reg cells_bin_V_ce0;
reg[9:0] cells_bin_V_address1;
reg cells_bin_V_ce1;
reg[5:0] cells_mag_sq_V_address0;
reg cells_mag_sq_V_ce0;
reg[5:0] cells_mag_sq_V_address1;
reg cells_mag_sq_V_ce1;
reg[10:0] hog_address0;
reg hog_ce0;
reg hog_we0;
reg[31:0] hog_d0;
reg[10:0] hog_address1;
reg hog_ce1;
reg hog_we1;
reg[31:0] hog_d1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] indvar_flatten_reg_428;
reg   [31:0] hog_index_2_reg_439;
reg   [1:0] jj_reg_448;
reg   [31:0] indvars_iv_in_reg_459;
reg   [1:0] ii_reg_468;
wire   [31:0] grp_fu_484_p2;
reg   [31:0] reg_497;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state32;
reg   [31:0] reg_504;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state39_pp0_stage2_iter0;
wire    ap_block_state44_pp0_stage2_iter1;
wire    ap_block_state49_pp0_stage2_iter2;
wire    ap_block_state54_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten_reg_3481;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state40_pp0_stage3_iter0;
wire    ap_block_state45_pp0_stage3_iter1;
wire    ap_block_state50_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state41_pp0_stage4_iter0;
wire    ap_block_state46_pp0_stage4_iter1;
wire    ap_block_state51_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state37_pp0_stage0_iter0;
wire    ap_block_state42_pp0_stage0_iter1;
wire    ap_block_state47_pp0_stage0_iter2;
wire    ap_block_state52_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state38_pp0_stage1_iter0;
wire    ap_block_state43_pp0_stage1_iter1;
wire    ap_block_state48_pp0_stage1_iter2;
wire    ap_block_state53_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] exitcond_flatten_reg_3481_pp0_iter1_reg;
reg   [31:0] reg_509;
wire   [5:0] indvar_flatten_next7_fu_520_p2;
reg   [5:0] indvar_flatten_next7_reg_3229;
wire    ap_CS_fsm_state2;
wire   [31:0] hog_index_1_mid2_fu_538_p3;
reg   [31:0] hog_index_1_mid2_reg_3234;
wire   [0:0] exitcond_flatten8_fu_514_p2;
wire   [2:0] j_mid2_fu_546_p3;
reg   [2:0] j_mid2_reg_3241;
wire   [2:0] i_cast_mid2_v_fu_560_p3;
reg   [2:0] i_cast_mid2_v_reg_3248;
wire   [2:0] p_v1_fu_574_p3;
reg   [2:0] p_v1_reg_3256;
wire   [31:0] hog_index_mid2_fu_582_p3;
reg   [31:0] hog_index_mid2_reg_3261;
wire    ap_CS_fsm_state3;
reg   [63:0] p_Val2_10_reg_3276;
wire   [2:0] j_2_fu_614_p2;
reg   [2:0] j_2_reg_3281;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp25_fu_642_p2;
reg   [63:0] tmp25_reg_3297;
wire   [63:0] p_Val2_1_fu_653_p2;
reg   [63:0] p_Val2_1_reg_3302;
wire    ap_CS_fsm_state5;
reg   [0:0] is_neg_reg_3309;
wire   [63:0] tmp_31_fu_666_p2;
reg   [63:0] tmp_31_reg_3315;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_s_fu_671_p2;
reg   [0:0] tmp_s_reg_3320;
wire    ap_CS_fsm_state7;
wire   [63:0] p_Val2_15_fu_676_p3;
reg   [63:0] p_Val2_15_reg_3326;
wire   [31:0] num_zeros_fu_699_p1;
reg   [31:0] num_zeros_reg_3332;
wire   [7:0] tmp_61_fu_703_p1;
reg   [7:0] tmp_61_reg_3337;
wire   [31:0] tmp32_V_4_fu_766_p3;
reg   [31:0] tmp32_V_4_reg_3342;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp32_V_10_fu_774_p1;
reg   [31:0] tmp32_V_10_reg_3347;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_59_fu_788_p2;
reg   [0:0] tmp_59_reg_3352;
wire   [31:0] yn_fu_850_p3;
reg   [31:0] yn_reg_3357;
wire    ap_CS_fsm_state15;
wire   [31:0] x_fu_861_p3;
reg   [31:0] x_reg_3363;
wire   [31:0] grp_fu_479_p2;
reg   [31:0] tmp_63_reg_3368;
wire    ap_CS_fsm_state28;
reg   [0:0] isneg_reg_3373;
wire    ap_CS_fsm_state33;
reg   [10:0] exp_tmp_V_reg_3379;
wire   [51:0] tmp_101_fu_894_p1;
reg   [51:0] tmp_101_reg_3384;
wire   [0:0] tmp_65_fu_898_p2;
reg   [0:0] tmp_65_reg_3389;
wire   [53:0] p_Result_2_fu_914_p1;
reg   [53:0] p_Result_2_reg_3395;
wire    ap_CS_fsm_state34;
wire   [53:0] man_V_1_fu_918_p2;
reg   [53:0] man_V_1_reg_3400;
wire   [0:0] tmp_67_fu_930_p2;
reg   [0:0] tmp_67_reg_3405;
wire  signed [11:0] sh_amt_fu_948_p3;
reg  signed [11:0] sh_amt_reg_3411;
wire   [0:0] tmp_70_fu_956_p2;
reg   [0:0] tmp_70_reg_3417;
wire   [0:0] icmp1_fu_972_p2;
reg   [0:0] icmp1_reg_3423;
wire   [53:0] man_V_2_fu_978_p3;
reg   [53:0] man_V_2_reg_3428;
wire    ap_CS_fsm_state35;
wire  signed [31:0] sh_amt_cast_fu_983_p1;
reg  signed [31:0] sh_amt_cast_reg_3433;
wire   [0:0] sel_tmp5_fu_1055_p2;
reg   [0:0] sel_tmp5_reg_3438;
wire   [0:0] or_cond_fu_1060_p2;
reg   [0:0] or_cond_reg_3443;
wire   [0:0] or_cond2_fu_1072_p2;
reg   [0:0] or_cond2_reg_3448;
wire   [30:0] tmp_107_fu_1098_p3;
reg   [30:0] tmp_107_reg_3453;
wire   [3:0] i_cast_mid2_fu_1106_p1;
reg   [3:0] i_cast_mid2_reg_3458;
wire    ap_CS_fsm_state36;
wire   [31:0] tmp_77_fu_1154_p2;
reg   [31:0] tmp_77_reg_3463;
wire  signed [62:0] OP2_V_cast_fu_1159_p1;
reg  signed [62:0] OP2_V_cast_reg_3468;
wire   [0:0] exitcond_flatten_fu_1163_p2;
reg   [0:0] exitcond_flatten_reg_3481_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_3481_pp0_iter3_reg;
wire   [2:0] indvar_flatten_next_fu_1169_p2;
reg   [2:0] indvar_flatten_next_reg_3485;
wire   [31:0] indvars_iv_in_mid2_fu_1193_p3;
reg   [31:0] indvars_iv_in_mid2_reg_3490;
reg   [31:0] indvars_iv_in_mid2_reg_3490_pp0_iter1_reg;
reg   [31:0] indvars_iv_in_mid2_reg_3490_pp0_iter2_reg;
reg   [31:0] indvars_iv_in_mid2_reg_3490_pp0_iter3_reg;
wire   [1:0] ii_mid2_fu_1201_p3;
reg   [1:0] ii_mid2_reg_3504;
wire   [1:0] tmp_84_mid2_v_v_v_fu_1209_p3;
reg   [1:0] tmp_84_mid2_v_v_v_reg_3510;
wire   [31:0] hog_index_2_mid2_fu_1217_p3;
reg   [31:0] hog_index_2_mid2_reg_3516;
wire   [10:0] tmp_112_fu_1267_p2;
reg   [10:0] tmp_112_reg_3521;
wire   [62:0] p_Val2_s_26_fu_1333_p2;
reg   [62:0] p_Val2_s_26_reg_3562;
wire   [61:0] tmp_121_fu_1338_p1;
reg   [61:0] tmp_121_reg_3567;
reg   [0:0] tmp_122_reg_3573;
reg   [0:0] tmp_122_reg_3573_pp0_iter1_reg;
wire   [62:0] p_Val2_55_1_fu_1354_p2;
reg   [62:0] p_Val2_55_1_reg_3579;
wire   [61:0] tmp_132_fu_1359_p1;
reg   [61:0] tmp_132_reg_3584;
reg   [0:0] tmp_133_reg_3590;
reg   [0:0] tmp_133_reg_3590_pp0_iter1_reg;
wire   [31:0] indvars_iv_fu_1371_p2;
reg   [31:0] indvars_iv_reg_3596;
wire   [0:0] tmp_80_fu_1396_p2;
reg   [0:0] tmp_80_reg_3611;
reg   [0:0] tmp_80_reg_3611_pp0_iter1_reg;
wire   [61:0] tmp_V_2_fu_1406_p3;
reg   [61:0] tmp_V_2_reg_3616;
wire   [0:0] tmp_145_1_fu_1412_p2;
reg   [0:0] tmp_145_1_reg_3622;
reg   [0:0] tmp_145_1_reg_3622_pp0_iter1_reg;
wire   [61:0] tmp_V_2_1_fu_1422_p3;
reg   [61:0] tmp_V_2_1_reg_3627;
wire   [62:0] p_Val2_55_2_fu_1432_p2;
reg   [62:0] p_Val2_55_2_reg_3633;
wire   [61:0] tmp_143_fu_1437_p1;
reg   [61:0] tmp_143_reg_3638;
reg   [0:0] tmp_144_reg_3644;
reg   [0:0] tmp_144_reg_3644_pp0_iter1_reg;
wire   [62:0] p_Val2_55_3_fu_1453_p2;
reg   [62:0] p_Val2_55_3_reg_3650;
wire   [61:0] tmp_154_fu_1458_p1;
reg   [61:0] tmp_154_reg_3655;
reg   [0:0] tmp_155_reg_3661;
reg   [0:0] tmp_155_reg_3661_pp0_iter1_reg;
wire   [1:0] ii_1_fu_1470_p2;
reg   [1:0] ii_1_reg_3667;
wire   [63:0] tmp_V_2_cast_fu_1485_p1;
reg   [63:0] tmp_V_2_cast_reg_3677;
wire   [31:0] tmp_123_fu_1506_p1;
reg   [31:0] tmp_123_reg_3682;
wire   [7:0] tmp_124_fu_1510_p1;
reg   [7:0] tmp_124_reg_3687;
reg   [7:0] tmp_124_reg_3687_pp0_iter2_reg;
wire   [63:0] tmp_V_2_1_cast_fu_1514_p1;
reg   [63:0] tmp_V_2_1_cast_reg_3692;
wire   [31:0] tmp_134_fu_1535_p1;
reg   [31:0] tmp_134_reg_3697;
wire   [7:0] tmp_135_fu_1539_p1;
reg   [7:0] tmp_135_reg_3702;
reg   [7:0] tmp_135_reg_3702_pp0_iter2_reg;
wire   [0:0] tmp_145_2_fu_1543_p2;
reg   [0:0] tmp_145_2_reg_3707;
reg   [0:0] tmp_145_2_reg_3707_pp0_iter2_reg;
wire   [61:0] tmp_V_2_2_fu_1553_p3;
reg   [61:0] tmp_V_2_2_reg_3712;
wire   [0:0] tmp_145_3_fu_1559_p2;
reg   [0:0] tmp_145_3_reg_3718;
reg   [0:0] tmp_145_3_reg_3718_pp0_iter2_reg;
wire   [61:0] tmp_V_2_3_fu_1569_p3;
reg   [61:0] tmp_V_2_3_reg_3723;
wire   [62:0] p_Val2_55_4_fu_1579_p2;
reg   [62:0] p_Val2_55_4_reg_3729;
wire   [61:0] tmp_165_fu_1584_p1;
reg   [61:0] tmp_165_reg_3734;
reg   [0:0] tmp_166_reg_3740;
reg   [0:0] tmp_166_reg_3740_pp0_iter2_reg;
wire   [62:0] p_Val2_55_5_fu_1600_p2;
reg   [62:0] p_Val2_55_5_reg_3746;
wire   [61:0] tmp_176_fu_1605_p1;
reg   [61:0] tmp_176_reg_3751;
reg   [0:0] tmp_177_reg_3757;
reg   [0:0] tmp_177_reg_3757_pp0_iter2_reg;
wire   [31:0] p_012_0_i_fu_1676_p3;
reg   [31:0] p_012_0_i_reg_3763;
wire   [31:0] p_012_0_i_1_fu_1743_p3;
reg   [31:0] p_012_0_i_1_reg_3768;
wire   [63:0] tmp_V_2_2_cast_fu_1751_p1;
reg   [63:0] tmp_V_2_2_cast_reg_3773;
wire   [31:0] tmp_145_fu_1772_p1;
reg   [31:0] tmp_145_reg_3778;
wire   [7:0] tmp_146_fu_1776_p1;
reg   [7:0] tmp_146_reg_3783;
reg   [7:0] tmp_146_reg_3783_pp0_iter2_reg;
wire   [63:0] tmp_V_2_3_cast_fu_1780_p1;
reg   [63:0] tmp_V_2_3_cast_reg_3788;
wire   [31:0] tmp_156_fu_1801_p1;
reg   [31:0] tmp_156_reg_3793;
wire   [7:0] tmp_157_fu_1805_p1;
reg   [7:0] tmp_157_reg_3798;
reg   [7:0] tmp_157_reg_3798_pp0_iter2_reg;
wire   [0:0] tmp_145_4_fu_1809_p2;
reg   [0:0] tmp_145_4_reg_3803;
reg   [0:0] tmp_145_4_reg_3803_pp0_iter2_reg;
wire   [61:0] tmp_V_2_4_fu_1819_p3;
reg   [61:0] tmp_V_2_4_reg_3808;
wire   [0:0] tmp_145_5_fu_1825_p2;
reg   [0:0] tmp_145_5_reg_3814;
reg   [0:0] tmp_145_5_reg_3814_pp0_iter2_reg;
wire   [61:0] tmp_V_2_5_fu_1835_p3;
reg   [61:0] tmp_V_2_5_reg_3819;
wire   [62:0] p_Val2_55_6_fu_1845_p2;
reg   [62:0] p_Val2_55_6_reg_3825;
wire   [61:0] tmp_187_fu_1850_p1;
reg   [61:0] tmp_187_reg_3830;
reg   [0:0] tmp_188_reg_3836;
reg   [0:0] tmp_188_reg_3836_pp0_iter2_reg;
wire   [62:0] p_Val2_55_7_fu_1866_p2;
reg   [62:0] p_Val2_55_7_reg_3842;
wire   [61:0] tmp_198_fu_1871_p1;
reg   [61:0] tmp_198_reg_3847;
reg   [0:0] tmp_199_reg_3853;
reg   [0:0] tmp_199_reg_3853_pp0_iter2_reg;
wire   [31:0] p_012_0_i_2_fu_1942_p3;
reg   [31:0] p_012_0_i_2_reg_3859;
wire   [31:0] p_012_0_i_3_fu_2009_p3;
reg   [31:0] p_012_0_i_3_reg_3864;
wire   [63:0] tmp_V_2_4_cast_fu_2017_p1;
reg   [63:0] tmp_V_2_4_cast_reg_3869;
wire   [31:0] tmp_167_fu_2038_p1;
reg   [31:0] tmp_167_reg_3874;
wire   [7:0] tmp_168_fu_2042_p1;
reg   [7:0] tmp_168_reg_3879;
reg   [7:0] tmp_168_reg_3879_pp0_iter2_reg;
wire   [63:0] tmp_V_2_5_cast_fu_2046_p1;
reg   [63:0] tmp_V_2_5_cast_reg_3884;
wire   [31:0] tmp_178_fu_2067_p1;
reg   [31:0] tmp_178_reg_3889;
wire   [7:0] tmp_179_fu_2071_p1;
reg   [7:0] tmp_179_reg_3894;
reg   [7:0] tmp_179_reg_3894_pp0_iter2_reg;
wire   [0:0] tmp_145_6_fu_2075_p2;
reg   [0:0] tmp_145_6_reg_3899;
reg   [0:0] tmp_145_6_reg_3899_pp0_iter2_reg;
wire   [61:0] tmp_V_2_6_fu_2085_p3;
reg   [61:0] tmp_V_2_6_reg_3904;
wire   [0:0] tmp_145_7_fu_2091_p2;
reg   [0:0] tmp_145_7_reg_3910;
reg   [0:0] tmp_145_7_reg_3910_pp0_iter2_reg;
wire   [61:0] tmp_V_2_7_fu_2101_p3;
reg   [61:0] tmp_V_2_7_reg_3915;
wire   [62:0] p_Val2_55_8_fu_2111_p2;
reg   [62:0] p_Val2_55_8_reg_3921;
wire   [61:0] tmp_209_fu_2116_p1;
reg   [61:0] tmp_209_reg_3926;
reg   [0:0] tmp_210_reg_3932;
reg   [0:0] tmp_210_reg_3932_pp0_iter2_reg;
wire   [31:0] p_012_0_i_4_fu_2187_p3;
reg   [31:0] p_012_0_i_4_reg_3938;
wire   [31:0] p_012_0_i_5_fu_2254_p3;
reg   [31:0] p_012_0_i_5_reg_3943;
wire   [63:0] tmp_V_2_6_cast_fu_2262_p1;
reg   [63:0] tmp_V_2_6_cast_reg_3948;
wire   [31:0] tmp_189_fu_2283_p1;
reg   [31:0] tmp_189_reg_3953;
wire   [7:0] tmp_190_fu_2287_p1;
reg   [7:0] tmp_190_reg_3958;
reg   [7:0] tmp_190_reg_3958_pp0_iter2_reg;
wire   [63:0] tmp_V_2_7_cast_fu_2291_p1;
reg   [63:0] tmp_V_2_7_cast_reg_3963;
wire   [31:0] tmp_200_fu_2312_p1;
reg   [31:0] tmp_200_reg_3968;
wire   [7:0] tmp_201_fu_2316_p1;
reg   [7:0] tmp_201_reg_3973;
reg   [7:0] tmp_201_reg_3973_pp0_iter2_reg;
wire   [0:0] tmp_145_8_fu_2320_p2;
reg   [0:0] tmp_145_8_reg_3978;
reg   [0:0] tmp_145_8_reg_3978_pp0_iter2_reg;
wire   [61:0] tmp_V_2_8_fu_2330_p3;
reg   [61:0] tmp_V_2_8_reg_3983;
wire   [31:0] p_012_0_i_6_fu_2395_p3;
reg   [31:0] p_012_0_i_6_reg_3989;
wire   [31:0] p_012_0_i_7_fu_2462_p3;
reg   [31:0] p_012_0_i_7_reg_3994;
wire   [63:0] tmp_V_2_8_cast_fu_2470_p1;
reg   [63:0] tmp_V_2_8_cast_reg_3999;
wire   [31:0] tmp_211_fu_2491_p1;
reg   [31:0] tmp_211_reg_4004;
wire   [7:0] tmp_212_fu_2495_p1;
reg   [7:0] tmp_212_reg_4009;
reg   [7:0] tmp_212_reg_4009_pp0_iter2_reg;
wire   [31:0] p_012_0_i_8_fu_2558_p3;
reg   [31:0] p_012_0_i_8_reg_4014;
wire   [31:0] tmp32_V_8_fu_2566_p1;
reg   [31:0] tmp32_V_8_reg_4019;
wire   [0:0] tmp_89_fu_2580_p2;
reg   [0:0] tmp_89_reg_4024;
wire   [31:0] tmp32_V_20_1_fu_2586_p1;
reg   [31:0] tmp32_V_20_1_reg_4029;
wire   [0:0] tmp_152_1_fu_2600_p2;
reg   [0:0] tmp_152_1_reg_4034;
wire   [31:0] tmp32_V_20_2_fu_2708_p1;
reg   [31:0] tmp32_V_20_2_reg_4039;
wire   [0:0] tmp_152_2_fu_2722_p2;
reg   [0:0] tmp_152_2_reg_4044;
wire   [31:0] tmp32_V_20_3_fu_2728_p1;
reg   [31:0] tmp32_V_20_3_reg_4049;
wire   [0:0] tmp_152_3_fu_2742_p2;
reg   [0:0] tmp_152_3_reg_4054;
wire   [31:0] tmp32_V_20_4_fu_2856_p1;
reg   [31:0] tmp32_V_20_4_reg_4059;
wire   [0:0] tmp_152_4_fu_2870_p2;
reg   [0:0] tmp_152_4_reg_4064;
wire   [31:0] tmp32_V_20_5_fu_2876_p1;
reg   [31:0] tmp32_V_20_5_reg_4069;
wire   [0:0] tmp_152_5_fu_2890_p2;
reg   [0:0] tmp_152_5_reg_4074;
wire   [31:0] tmp32_V_20_6_fu_3004_p1;
reg   [31:0] tmp32_V_20_6_reg_4079;
wire   [0:0] tmp_152_6_fu_3018_p2;
reg   [0:0] tmp_152_6_reg_4084;
wire   [31:0] tmp32_V_20_7_fu_3024_p1;
reg   [31:0] tmp32_V_20_7_reg_4089;
wire   [0:0] tmp_152_7_fu_3038_p2;
reg   [0:0] tmp_152_7_reg_4094;
wire   [31:0] tmp32_V_20_8_fu_3152_p1;
reg   [31:0] tmp32_V_20_8_reg_4099;
wire   [0:0] tmp_152_8_fu_3166_p2;
reg   [0:0] tmp_152_8_reg_4104;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state37;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [5:0] indvar_flatten6_reg_373;
reg    ap_block_state1;
wire    ap_CS_fsm_state55;
reg   [31:0] hog_index_reg_384;
reg   [2:0] i_reg_395;
reg   [31:0] hog_index_1_reg_406;
reg   [2:0] j_reg_417;
reg   [2:0] ap_phi_mux_indvar_flatten_phi_fu_432_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_hog_index_2_phi_fu_442_p4;
reg   [1:0] ap_phi_mux_jj_phi_fu_452_p4;
reg   [31:0] ap_phi_mux_indvars_iv_in_phi_fu_462_p4;
reg   [1:0] ap_phi_mux_ii_phi_fu_472_p4;
wire   [63:0] tmp_42_fu_598_p1;
wire   [63:0] tmp_38_fu_609_p1;
wire   [63:0] tmp_57_fu_626_p1;
wire   [63:0] tmp_50_fu_637_p1;
wire   [63:0] tmp_119_cast_fu_1273_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_120_cast_fu_1284_p1;
wire  signed [63:0] tmp_121_cast_fu_1294_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] tmp_122_cast_fu_1304_p1;
wire  signed [63:0] tmp_123_cast_fu_1314_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] tmp_124_cast_fu_1324_p1;
wire  signed [63:0] tmp_125_cast_fu_1381_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] tmp_126_cast_fu_1391_p1;
wire  signed [63:0] tmp_127_cast_fu_1480_p1;
wire   [63:0] tmp_90_fu_2650_p1;
wire   [63:0] tmp_154_1_fu_2703_p1;
wire   [63:0] tmp_154_2_fu_2797_p1;
wire   [63:0] tmp_154_3_fu_2851_p1;
wire   [63:0] tmp_154_4_fu_2945_p1;
wire   [63:0] tmp_154_5_fu_2999_p1;
wire   [63:0] tmp_154_6_fu_3093_p1;
wire   [63:0] tmp_154_7_fu_3147_p1;
wire   [63:0] tmp_154_8_fu_3221_p1;
wire   [31:0] p_03_i_fu_2642_p3;
wire   [31:0] p_03_i_1_fu_2695_p3;
wire   [31:0] p_03_i_2_fu_2789_p3;
wire   [31:0] p_03_i_3_fu_2843_p3;
wire   [31:0] p_03_i_4_fu_2937_p3;
wire   [31:0] p_03_i_5_fu_2991_p3;
wire   [31:0] p_03_i_6_fu_3085_p3;
wire   [31:0] p_03_i_7_fu_3139_p3;
wire   [31:0] p_03_i_8_fu_3213_p3;
wire    ap_CS_fsm_state24;
reg   [31:0] grp_fu_484_p0;
reg   [31:0] grp_fu_484_p1;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state29;
reg   [31:0] grp_fu_488_p0;
wire    ap_CS_fsm_state9;
reg   [31:0] grp_fu_491_p0;
wire   [0:0] exitcond_fu_532_p2;
wire   [31:0] hog_index_3_dup_fu_526_p2;
wire   [2:0] i_s_fu_554_p2;
wire   [2:0] i_2_mid1_fu_568_p2;
wire   [5:0] tmp_34_fu_590_p3;
wire   [5:0] tmp_fu_603_p3;
wire   [5:0] tmp_54_fu_619_p3;
wire   [5:0] tmp_46_fu_631_p3;
wire   [63:0] tmp24_fu_648_p2;
reg   [63:0] p_Result_s_fu_681_p4;
reg   [63:0] tmp_32_fu_691_p3;
wire   [31:0] msb_idx_fu_707_p2;
wire   [26:0] tmp_66_fu_712_p4;
wire   [31:0] tmp32_V_fu_728_p1;
wire   [31:0] tmp_58_fu_731_p2;
wire   [5:0] tmp_73_fu_743_p1;
wire   [5:0] tmp_79_fu_747_p2;
wire   [63:0] tmp_82_fu_753_p1;
wire   [63:0] tmp_85_fu_757_p2;
wire   [0:0] icmp_fu_722_p2;
wire   [31:0] tmp32_V_1_fu_737_p2;
wire   [31:0] tmp32_V_2_fu_762_p1;
wire   [31:0] grp_fu_488_p1;
wire   [7:0] p_Result_4_fu_778_p4;
wire   [7:0] tmp_23_fu_794_p2;
wire   [7:0] tmp_24_fu_799_p1;
wire   [7:0] p_Repl2_1_trunc_fu_802_p2;
wire   [8:0] tmp_25_fu_808_p3;
wire   [31:0] p_Result_1_fu_815_p5;
wire   [30:0] tmp_60_fu_826_p4;
wire   [31:0] tmp_62_fu_836_p1;
wire   [31:0] p_op_fu_840_p2;
wire   [31:0] tmp_71_fu_846_p1;
wire   [31:0] f_fu_857_p1;
wire   [63:0] d_assign_fu_494_p1;
wire   [63:0] ireg_V_fu_868_p1;
wire   [62:0] tmp_93_fu_872_p1;
wire   [52:0] tmp_30_fu_907_p3;
wire   [11:0] tmp_64_fu_904_p1;
wire   [11:0] F2_fu_924_p2;
wire   [11:0] tmp_68_fu_936_p2;
wire   [11:0] tmp_69_fu_942_p2;
wire   [6:0] tmp_106_fu_962_p4;
wire   [53:0] tmp_74_fu_991_p1;
wire   [0:0] sel_tmp2_fu_1001_p2;
wire   [0:0] sel_tmp7_demorgan_fu_1011_p2;
wire   [0:0] sel_tmp7_fu_1015_p2;
wire   [0:0] sel_tmp8_fu_1021_p2;
wire   [0:0] tmp_72_fu_986_p2;
wire   [0:0] sel_tmp_fu_1032_p2;
wire   [0:0] sel_tmp22_demorgan_fu_1044_p2;
wire   [0:0] sel_tmp4_fu_1049_p2;
wire   [0:0] sel_tmp1_fu_1038_p2;
wire   [0:0] sel_tmp9_fu_1026_p2;
wire   [0:0] sel_tmp3_fu_1006_p2;
wire   [0:0] or_cond1_fu_1066_p2;
wire   [53:0] tmp_75_fu_995_p2;
wire   [30:0] tmp_88_fu_1078_p4;
wire   [30:0] tmp_97_fu_1088_p4;
wire   [31:0] tmp_105_fu_1109_p1;
wire   [31:0] tmp_76_fu_1112_p2;
wire   [30:0] tmp_83_fu_1117_p4;
wire   [30:0] tmp_84_fu_1127_p3;
wire   [30:0] tmp_86_fu_1134_p3;
wire   [30:0] tmp_108_fu_1141_p3;
wire   [30:0] tmp_109_fu_1147_p3;
wire   [0:0] exitcond1_fu_1187_p2;
wire   [31:0] tmp_82_dup_fu_1181_p2;
wire   [1:0] jj_1_fu_1175_p2;
wire   [2:0] tmp_84_mid2_v_v_fu_1225_p1;
wire   [3:0] ii_cast_fu_1233_p1;
wire   [3:0] tmp_78_fu_1236_p2;
wire   [2:0] tmp_84_mid2_v_fu_1228_p2;
wire   [6:0] tmp_110_fu_1241_p3;
wire   [9:0] tmp_111_fu_1253_p4;
wire   [10:0] tmp_117_cast_fu_1249_p1;
wire   [10:0] p_shl_cast_fu_1263_p1;
wire   [10:0] tmp_113_fu_1278_p2;
wire   [10:0] tmp_114_fu_1289_p2;
wire   [10:0] tmp_115_fu_1299_p2;
wire   [10:0] tmp_116_fu_1309_p2;
wire   [10:0] tmp_117_fu_1319_p2;
wire  signed [30:0] p_Val2_s_26_fu_1333_p0;
wire  signed [31:0] p_Val2_s_26_fu_1333_p1;
wire  signed [30:0] p_Val2_55_1_fu_1354_p0;
wire  signed [31:0] p_Val2_55_1_fu_1354_p1;
wire   [10:0] tmp_118_fu_1376_p2;
wire   [10:0] tmp_119_fu_1386_p2;
wire   [61:0] tmp_147_cast_fu_1401_p2;
wire   [61:0] tmp_147_1_cast_fu_1417_p2;
wire  signed [30:0] p_Val2_55_2_fu_1432_p0;
wire  signed [31:0] p_Val2_55_2_fu_1432_p1;
wire  signed [30:0] p_Val2_55_3_fu_1453_p0;
wire  signed [31:0] p_Val2_55_3_fu_1453_p1;
wire   [10:0] tmp_120_fu_1475_p2;
reg   [63:0] p_Result_7_fu_1488_p4;
reg   [63:0] tmp_81_fu_1498_p3;
reg   [63:0] p_Result_35_1_fu_1517_p4;
reg   [63:0] tmp_148_1_fu_1527_p3;
wire   [61:0] tmp_147_2_cast_fu_1548_p2;
wire   [61:0] tmp_147_3_cast_fu_1564_p2;
wire  signed [30:0] p_Val2_55_4_fu_1579_p0;
wire  signed [31:0] p_Val2_55_4_fu_1579_p1;
wire  signed [30:0] p_Val2_55_5_fu_1600_p0;
wire  signed [31:0] p_Val2_55_5_fu_1600_p1;
wire   [31:0] msb_idx_2_fu_1617_p2;
wire   [26:0] tmp_125_fu_1622_p4;
wire   [31:0] tmp_126_fu_1638_p1;
wire   [31:0] tmp_87_fu_1641_p2;
wire   [5:0] tmp_127_fu_1653_p1;
wire   [5:0] tmp_128_fu_1657_p2;
wire   [63:0] tmp_129_fu_1663_p1;
wire   [63:0] tmp_130_fu_1667_p2;
wire   [0:0] icmp2_fu_1632_p2;
wire   [31:0] tmp32_V_3_fu_1647_p2;
wire   [31:0] tmp_131_fu_1672_p1;
wire   [31:0] msb_idx_2_1_fu_1684_p2;
wire   [26:0] tmp_136_fu_1689_p4;
wire   [31:0] tmp_137_fu_1705_p1;
wire   [31:0] tmp_150_1_fu_1708_p2;
wire   [5:0] tmp_138_fu_1720_p1;
wire   [5:0] tmp_139_fu_1724_p2;
wire   [63:0] tmp_140_fu_1730_p1;
wire   [63:0] tmp_141_fu_1734_p2;
wire   [0:0] icmp3_fu_1699_p2;
wire   [31:0] tmp32_V_13_1_fu_1714_p2;
wire   [31:0] tmp_142_fu_1739_p1;
reg   [63:0] p_Result_35_2_fu_1754_p4;
reg   [63:0] tmp_148_2_fu_1764_p3;
reg   [63:0] p_Result_35_3_fu_1783_p4;
reg   [63:0] tmp_148_3_fu_1793_p3;
wire   [61:0] tmp_147_4_cast_fu_1814_p2;
wire   [61:0] tmp_147_5_cast_fu_1830_p2;
wire  signed [30:0] p_Val2_55_6_fu_1845_p0;
wire  signed [31:0] p_Val2_55_6_fu_1845_p1;
wire  signed [30:0] p_Val2_55_7_fu_1866_p0;
wire  signed [31:0] p_Val2_55_7_fu_1866_p1;
wire   [31:0] msb_idx_2_2_fu_1883_p2;
wire   [26:0] tmp_147_fu_1888_p4;
wire   [31:0] tmp_148_fu_1904_p1;
wire   [31:0] tmp_150_2_fu_1907_p2;
wire   [5:0] tmp_149_fu_1919_p1;
wire   [5:0] tmp_150_fu_1923_p2;
wire   [63:0] tmp_151_fu_1929_p1;
wire   [63:0] tmp_152_fu_1933_p2;
wire   [0:0] icmp4_fu_1898_p2;
wire   [31:0] tmp32_V_13_2_fu_1913_p2;
wire   [31:0] tmp_153_fu_1938_p1;
wire   [31:0] msb_idx_2_3_fu_1950_p2;
wire   [26:0] tmp_158_fu_1955_p4;
wire   [31:0] tmp_159_fu_1971_p1;
wire   [31:0] tmp_150_3_fu_1974_p2;
wire   [5:0] tmp_160_fu_1986_p1;
wire   [5:0] tmp_161_fu_1990_p2;
wire   [63:0] tmp_162_fu_1996_p1;
wire   [63:0] tmp_163_fu_2000_p2;
wire   [0:0] icmp5_fu_1965_p2;
wire   [31:0] tmp32_V_13_3_fu_1980_p2;
wire   [31:0] tmp_164_fu_2005_p1;
reg   [63:0] p_Result_35_4_fu_2020_p4;
reg   [63:0] tmp_148_4_fu_2030_p3;
reg   [63:0] p_Result_35_5_fu_2049_p4;
reg   [63:0] tmp_148_5_fu_2059_p3;
wire   [61:0] tmp_147_6_cast_fu_2080_p2;
wire   [61:0] tmp_147_7_cast_fu_2096_p2;
wire  signed [30:0] p_Val2_55_8_fu_2111_p0;
wire  signed [31:0] p_Val2_55_8_fu_2111_p1;
wire   [31:0] msb_idx_2_4_fu_2128_p2;
wire   [26:0] tmp_169_fu_2133_p4;
wire   [31:0] tmp_170_fu_2149_p1;
wire   [31:0] tmp_150_4_fu_2152_p2;
wire   [5:0] tmp_171_fu_2164_p1;
wire   [5:0] tmp_172_fu_2168_p2;
wire   [63:0] tmp_173_fu_2174_p1;
wire   [63:0] tmp_174_fu_2178_p2;
wire   [0:0] icmp6_fu_2143_p2;
wire   [31:0] tmp32_V_13_4_fu_2158_p2;
wire   [31:0] tmp_175_fu_2183_p1;
wire   [31:0] msb_idx_2_5_fu_2195_p2;
wire   [26:0] tmp_180_fu_2200_p4;
wire   [31:0] tmp_181_fu_2216_p1;
wire   [31:0] tmp_150_5_fu_2219_p2;
wire   [5:0] tmp_182_fu_2231_p1;
wire   [5:0] tmp_183_fu_2235_p2;
wire   [63:0] tmp_184_fu_2241_p1;
wire   [63:0] tmp_185_fu_2245_p2;
wire   [0:0] icmp7_fu_2210_p2;
wire   [31:0] tmp32_V_13_5_fu_2225_p2;
wire   [31:0] tmp_186_fu_2250_p1;
reg   [63:0] p_Result_35_6_fu_2265_p4;
reg   [63:0] tmp_148_6_fu_2275_p3;
reg   [63:0] p_Result_35_7_fu_2294_p4;
reg   [63:0] tmp_148_7_fu_2304_p3;
wire   [61:0] tmp_147_8_cast_fu_2325_p2;
wire   [31:0] msb_idx_2_6_fu_2336_p2;
wire   [26:0] tmp_191_fu_2341_p4;
wire   [31:0] tmp_192_fu_2357_p1;
wire   [31:0] tmp_150_6_fu_2360_p2;
wire   [5:0] tmp_193_fu_2372_p1;
wire   [5:0] tmp_194_fu_2376_p2;
wire   [63:0] tmp_195_fu_2382_p1;
wire   [63:0] tmp_196_fu_2386_p2;
wire   [0:0] icmp8_fu_2351_p2;
wire   [31:0] tmp32_V_13_6_fu_2366_p2;
wire   [31:0] tmp_197_fu_2391_p1;
wire   [31:0] msb_idx_2_7_fu_2403_p2;
wire   [26:0] tmp_202_fu_2408_p4;
wire   [31:0] tmp_203_fu_2424_p1;
wire   [31:0] tmp_150_7_fu_2427_p2;
wire   [5:0] tmp_204_fu_2439_p1;
wire   [5:0] tmp_205_fu_2443_p2;
wire   [63:0] tmp_206_fu_2449_p1;
wire   [63:0] tmp_207_fu_2453_p2;
wire   [0:0] icmp9_fu_2418_p2;
wire   [31:0] tmp32_V_13_7_fu_2433_p2;
wire   [31:0] tmp_208_fu_2458_p1;
reg   [63:0] p_Result_35_8_fu_2473_p4;
reg   [63:0] tmp_148_8_fu_2483_p3;
wire   [31:0] msb_idx_2_8_fu_2499_p2;
wire   [26:0] tmp_213_fu_2504_p4;
wire   [31:0] tmp_214_fu_2520_p1;
wire   [31:0] tmp_150_8_fu_2523_p2;
wire   [5:0] tmp_215_fu_2535_p1;
wire   [5:0] tmp_216_fu_2539_p2;
wire   [63:0] tmp_217_fu_2545_p1;
wire   [63:0] tmp_218_fu_2549_p2;
wire   [0:0] icmp10_fu_2514_p2;
wire   [31:0] tmp32_V_13_8_fu_2529_p2;
wire   [31:0] tmp_219_fu_2554_p1;
wire   [7:0] p_Result_9_fu_2570_p4;
wire   [31:0] grp_fu_491_p1;
wire   [7:0] p_Result_22_1_fu_2590_p4;
wire   [7:0] tmp_36_fu_2611_p1;
wire   [7:0] tmp_35_fu_2606_p2;
wire   [7:0] p_Repl2_7_trunc_fu_2614_p2;
wire   [8:0] tmp_37_fu_2620_p3;
wire   [31:0] p_Result_s_27_fu_2627_p5;
wire   [31:0] f_5_fu_2638_p1;
wire   [7:0] tmp_40_fu_2664_p1;
wire   [7:0] tmp_39_fu_2659_p2;
wire   [7:0] p_Repl2_7_trunc_1_fu_2667_p2;
wire   [8:0] tmp_41_fu_2673_p3;
wire   [31:0] p_Result_37_1_fu_2680_p5;
wire   [31:0] f_5_1_fu_2691_p1;
wire   [31:0] tmp_91_fu_2654_p2;
wire   [7:0] p_Result_22_2_fu_2712_p4;
wire   [7:0] p_Result_22_3_fu_2732_p4;
wire   [7:0] tmp_44_fu_2758_p1;
wire   [7:0] tmp_43_fu_2753_p2;
wire   [7:0] p_Repl2_7_trunc_2_fu_2761_p2;
wire   [8:0] tmp_45_fu_2767_p3;
wire   [31:0] p_Result_37_2_fu_2774_p5;
wire   [31:0] f_5_2_fu_2785_p1;
wire   [31:0] tmp_155_1_fu_2748_p2;
wire   [7:0] tmp_48_fu_2812_p1;
wire   [7:0] tmp_47_fu_2807_p2;
wire   [7:0] p_Repl2_7_trunc_3_fu_2815_p2;
wire   [8:0] tmp_49_fu_2821_p3;
wire   [31:0] p_Result_37_3_fu_2828_p5;
wire   [31:0] f_5_3_fu_2839_p1;
wire   [31:0] tmp_155_2_fu_2802_p2;
wire   [7:0] p_Result_22_4_fu_2860_p4;
wire   [7:0] p_Result_22_5_fu_2880_p4;
wire   [7:0] tmp_52_fu_2906_p1;
wire   [7:0] tmp_51_fu_2901_p2;
wire   [7:0] p_Repl2_7_trunc_4_fu_2909_p2;
wire   [8:0] tmp_53_fu_2915_p3;
wire   [31:0] p_Result_37_4_fu_2922_p5;
wire   [31:0] f_5_4_fu_2933_p1;
wire   [31:0] tmp_155_3_fu_2896_p2;
wire   [7:0] tmp_56_fu_2960_p1;
wire   [7:0] tmp_55_fu_2955_p2;
wire   [7:0] p_Repl2_7_trunc_5_fu_2963_p2;
wire   [8:0] tmp_92_fu_2969_p3;
wire   [31:0] p_Result_37_5_fu_2976_p5;
wire   [31:0] f_5_5_fu_2987_p1;
wire   [31:0] tmp_155_4_fu_2950_p2;
wire   [7:0] p_Result_22_6_fu_3008_p4;
wire   [7:0] p_Result_22_7_fu_3028_p4;
wire   [7:0] tmp_95_fu_3054_p1;
wire   [7:0] tmp_94_fu_3049_p2;
wire   [7:0] p_Repl2_7_trunc_6_fu_3057_p2;
wire   [8:0] tmp_96_fu_3063_p3;
wire   [31:0] p_Result_37_6_fu_3070_p5;
wire   [31:0] f_5_6_fu_3081_p1;
wire   [31:0] tmp_155_5_fu_3044_p2;
wire   [7:0] tmp_99_fu_3108_p1;
wire   [7:0] tmp_98_fu_3103_p2;
wire   [7:0] p_Repl2_7_trunc_7_fu_3111_p2;
wire   [8:0] tmp_100_fu_3117_p3;
wire   [31:0] p_Result_37_7_fu_3124_p5;
wire   [31:0] f_5_7_fu_3135_p1;
wire   [31:0] tmp_155_6_fu_3098_p2;
wire   [7:0] p_Result_22_8_fu_3156_p4;
wire   [7:0] tmp_103_fu_3182_p1;
wire   [7:0] tmp_102_fu_3177_p2;
wire   [7:0] p_Repl2_7_trunc_8_fu_3185_p2;
wire   [8:0] tmp_104_fu_3191_p3;
wire   [31:0] p_Result_37_8_fu_3198_p5;
wire   [31:0] f_5_8_fu_3209_p1;
wire   [31:0] tmp_155_7_fu_3172_p2;
reg   [41:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 42'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

xillybus_wrapper_cud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_cud_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1077936128),
    .din1(reg_497),
    .ce(1'b1),
    .dout(grp_fu_479_p2)
);

xillybus_wrapper_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_dEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(1'b1),
    .dout(grp_fu_484_p2)
);

xillybus_wrapper_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_eOg_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_488_p0),
    .ce(1'b1),
    .dout(grp_fu_488_p1)
);

xillybus_wrapper_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_eOg_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_491_p0),
    .ce(1'b1),
    .dout(grp_fu_491_p1)
);

xillybus_wrapper_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
xillybus_wrapper_fYi_U15(
    .din0(reg_497),
    .dout(d_assign_fu_494_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond_flatten8_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state37) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state37)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state37);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        hog_index_1_reg_406 <= tmp_77_reg_3463;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hog_index_1_reg_406 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        hog_index_2_reg_439 <= hog_index_2_mid2_reg_3516;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        hog_index_2_reg_439 <= hog_index_1_mid2_reg_3234;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        hog_index_reg_384 <= hog_index_mid2_reg_3261;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hog_index_reg_384 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_reg_395 <= i_cast_mid2_v_reg_3248;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_395 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ii_reg_468 <= ii_1_reg_3667;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        ii_reg_468 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        indvar_flatten6_reg_373 <= indvar_flatten_next7_reg_3229;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten6_reg_373 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        indvar_flatten_reg_428 <= indvar_flatten_next_reg_3485;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        indvar_flatten_reg_428 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        indvars_iv_in_reg_459 <= indvars_iv_reg_3596;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        indvars_iv_in_reg_459 <= hog_index_1_mid2_reg_3234;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        j_reg_417 <= j_2_reg_3281;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_417 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        jj_reg_448 <= tmp_84_mid2_v_v_v_reg_3510;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        jj_reg_448 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481 == 1'd0)))) begin
        reg_504 <= cells_bin_V_q1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_3481 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_504 <= cells_bin_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481 == 1'd0)))) begin
        reg_509 <= cells_bin_V_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_3481 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        reg_509 <= cells_bin_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        OP2_V_cast_reg_3468 <= OP2_V_cast_fu_1159_p1;
        i_cast_mid2_reg_3458[2 : 0] <= i_cast_mid2_fu_1106_p1[2 : 0];
        tmp_77_reg_3463 <= tmp_77_fu_1154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_3481 <= exitcond_flatten_fu_1163_p2;
        exitcond_flatten_reg_3481_pp0_iter1_reg <= exitcond_flatten_reg_3481;
        exitcond_flatten_reg_3481_pp0_iter2_reg <= exitcond_flatten_reg_3481_pp0_iter1_reg;
        exitcond_flatten_reg_3481_pp0_iter3_reg <= exitcond_flatten_reg_3481_pp0_iter2_reg;
        indvars_iv_in_mid2_reg_3490_pp0_iter1_reg <= indvars_iv_in_mid2_reg_3490;
        indvars_iv_in_mid2_reg_3490_pp0_iter2_reg <= indvars_iv_in_mid2_reg_3490_pp0_iter1_reg;
        indvars_iv_in_mid2_reg_3490_pp0_iter3_reg <= indvars_iv_in_mid2_reg_3490_pp0_iter2_reg;
        tmp_124_reg_3687_pp0_iter2_reg <= tmp_124_reg_3687;
        tmp_135_reg_3702_pp0_iter2_reg <= tmp_135_reg_3702;
        tmp_145_2_reg_3707_pp0_iter2_reg <= tmp_145_2_reg_3707;
        tmp_145_3_reg_3718_pp0_iter2_reg <= tmp_145_3_reg_3718;
        tmp_166_reg_3740_pp0_iter2_reg <= tmp_166_reg_3740;
        tmp_177_reg_3757_pp0_iter2_reg <= tmp_177_reg_3757;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        exp_tmp_V_reg_3379 <= {{ireg_V_fu_868_p1[62:52]}};
        isneg_reg_3373 <= ireg_V_fu_868_p1[32'd63];
        tmp_101_reg_3384 <= tmp_101_fu_894_p1;
        tmp_65_reg_3389 <= tmp_65_fu_898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_flatten8_fu_514_p2 == 1'd0))) begin
        hog_index_1_mid2_reg_3234 <= hog_index_1_mid2_fu_538_p3;
        hog_index_mid2_reg_3261 <= hog_index_mid2_fu_582_p3;
        i_cast_mid2_v_reg_3248 <= i_cast_mid2_v_fu_560_p3;
        j_mid2_reg_3241 <= j_mid2_fu_546_p3;
        p_v1_reg_3256 <= p_v1_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1163_p2 == 1'd0))) begin
        hog_index_2_mid2_reg_3516 <= hog_index_2_mid2_fu_1217_p3;
        tmp_84_mid2_v_v_v_reg_3510 <= tmp_84_mid2_v_v_v_fu_1209_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        icmp1_reg_3423 <= icmp1_fu_972_p2;
        p_Result_2_reg_3395[51 : 0] <= p_Result_2_fu_914_p1[51 : 0];
        sh_amt_reg_3411 <= sh_amt_fu_948_p3;
        tmp_67_reg_3405 <= tmp_67_fu_930_p2;
        tmp_70_reg_3417 <= tmp_70_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ii_1_reg_3667 <= ii_1_fu_1470_p2;
        indvars_iv_reg_3596 <= indvars_iv_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1163_p2 == 1'd0))) begin
        ii_mid2_reg_3504 <= ii_mid2_fu_1201_p3;
        indvars_iv_in_mid2_reg_3490 <= indvars_iv_in_mid2_fu_1193_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_next7_reg_3229 <= indvar_flatten_next7_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_next_reg_3485 <= indvar_flatten_next_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        is_neg_reg_3309 <= p_Val2_1_fu_653_p2[32'd63];
        p_Val2_1_reg_3302 <= p_Val2_1_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_2_reg_3281 <= j_2_fu_614_p2;
        p_Val2_10_reg_3276 <= cells_mag_sq_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((isneg_reg_3373 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        man_V_1_reg_3400 <= man_V_1_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        man_V_2_reg_3428 <= man_V_2_fu_978_p3;
        or_cond2_reg_3448 <= or_cond2_fu_1072_p2;
        or_cond_reg_3443 <= or_cond_fu_1060_p2;
        sel_tmp5_reg_3438 <= sel_tmp5_fu_1055_p2;
        sh_amt_cast_reg_3433 <= sh_amt_cast_fu_983_p1;
        tmp_107_reg_3453 <= tmp_107_fu_1098_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        num_zeros_reg_3332 <= num_zeros_fu_699_p1;
        p_Val2_15_reg_3326 <= p_Val2_15_fu_676_p3;
        tmp_61_reg_3337 <= tmp_61_fu_703_p1;
        tmp_s_reg_3320 <= tmp_s_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_145_1_reg_3622 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_1_reg_3768 <= p_012_0_i_1_fu_1743_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_145_2_reg_3707 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_012_0_i_2_reg_3859 <= p_012_0_i_2_fu_1942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_145_3_reg_3718 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_012_0_i_3_reg_3864 <= p_012_0_i_3_fu_2009_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_4_reg_3803 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_4_reg_3938 <= p_012_0_i_4_fu_2187_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_5_reg_3814 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_5_reg_3943 <= p_012_0_i_5_fu_2254_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (tmp_145_6_reg_3899 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_6_reg_3989 <= p_012_0_i_6_fu_2395_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (tmp_145_7_reg_3910 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_7_reg_3994 <= p_012_0_i_7_fu_2462_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_145_8_reg_3978 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_8_reg_4014 <= p_012_0_i_8_fu_2558_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_80_reg_3611 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_012_0_i_reg_3763 <= p_012_0_i_fu_1676_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        p_Val2_55_1_reg_3579 <= p_Val2_55_1_fu_1354_p2;
        p_Val2_s_26_reg_3562 <= p_Val2_s_26_fu_1333_p2;
        tmp_121_reg_3567 <= tmp_121_fu_1338_p1;
        tmp_122_reg_3573 <= p_Val2_s_26_fu_1333_p2[32'd62];
        tmp_132_reg_3584 <= tmp_132_fu_1359_p1;
        tmp_133_reg_3590 <= p_Val2_55_1_fu_1354_p2[32'd62];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        p_Val2_55_2_reg_3633 <= p_Val2_55_2_fu_1432_p2;
        p_Val2_55_3_reg_3650 <= p_Val2_55_3_fu_1453_p2;
        tmp_143_reg_3638 <= tmp_143_fu_1437_p1;
        tmp_144_reg_3644 <= p_Val2_55_2_fu_1432_p2[32'd62];
        tmp_145_1_reg_3622 <= tmp_145_1_fu_1412_p2;
        tmp_154_reg_3655 <= tmp_154_fu_1458_p1;
        tmp_155_reg_3661 <= p_Val2_55_3_fu_1453_p2[32'd62];
        tmp_80_reg_3611 <= tmp_80_fu_1396_p2;
        tmp_V_2_1_reg_3627 <= tmp_V_2_1_fu_1422_p3;
        tmp_V_2_reg_3616 <= tmp_V_2_fu_1406_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        p_Val2_55_4_reg_3729 <= p_Val2_55_4_fu_1579_p2;
        p_Val2_55_5_reg_3746 <= p_Val2_55_5_fu_1600_p2;
        tmp_145_2_reg_3707 <= tmp_145_2_fu_1543_p2;
        tmp_145_3_reg_3718 <= tmp_145_3_fu_1559_p2;
        tmp_165_reg_3734 <= tmp_165_fu_1584_p1;
        tmp_166_reg_3740 <= p_Val2_55_4_fu_1579_p2[32'd62];
        tmp_176_reg_3751 <= tmp_176_fu_1605_p1;
        tmp_177_reg_3757 <= p_Val2_55_5_fu_1600_p2[32'd62];
        tmp_V_2_2_reg_3712 <= tmp_V_2_2_fu_1553_p3;
        tmp_V_2_3_reg_3723 <= tmp_V_2_3_fu_1569_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        p_Val2_55_6_reg_3825 <= p_Val2_55_6_fu_1845_p2;
        p_Val2_55_7_reg_3842 <= p_Val2_55_7_fu_1866_p2;
        tmp_145_4_reg_3803 <= tmp_145_4_fu_1809_p2;
        tmp_145_5_reg_3814 <= tmp_145_5_fu_1825_p2;
        tmp_187_reg_3830 <= tmp_187_fu_1850_p1;
        tmp_188_reg_3836 <= p_Val2_55_6_fu_1845_p2[32'd62];
        tmp_198_reg_3847 <= tmp_198_fu_1871_p1;
        tmp_199_reg_3853 <= p_Val2_55_7_fu_1866_p2[32'd62];
        tmp_V_2_4_reg_3808 <= tmp_V_2_4_fu_1819_p3;
        tmp_V_2_5_reg_3819 <= tmp_V_2_5_fu_1835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_Val2_55_8_reg_3921 <= p_Val2_55_8_fu_2111_p2;
        tmp_145_6_reg_3899 <= tmp_145_6_fu_2075_p2;
        tmp_145_7_reg_3910 <= tmp_145_7_fu_2091_p2;
        tmp_209_reg_3926 <= tmp_209_fu_2116_p1;
        tmp_210_reg_3932 <= p_Val2_55_8_fu_2111_p2[32'd62];
        tmp_V_2_6_reg_3904 <= tmp_V_2_6_fu_2085_p3;
        tmp_V_2_7_reg_3915 <= tmp_V_2_7_fu_2101_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_497 <= grp_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp25_reg_3297 <= tmp25_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp32_V_10_reg_3347 <= tmp32_V_10_fu_774_p1;
        tmp_59_reg_3352 <= tmp_59_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_145_1_reg_3622_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp32_V_20_1_reg_4029 <= tmp32_V_20_1_fu_2586_p1;
        tmp_152_1_reg_4034 <= tmp_152_1_fu_2600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_2_reg_3707_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_2_reg_4039 <= tmp32_V_20_2_fu_2708_p1;
        tmp_152_2_reg_4044 <= tmp_152_2_fu_2722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_3_reg_3718_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_3_reg_4049 <= tmp32_V_20_3_fu_2728_p1;
        tmp_152_3_reg_4054 <= tmp_152_3_fu_2742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (tmp_145_4_reg_3803_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_4_reg_4059 <= tmp32_V_20_4_fu_2856_p1;
        tmp_152_4_reg_4064 <= tmp_152_4_fu_2870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (tmp_145_5_reg_3814_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_5_reg_4069 <= tmp32_V_20_5_fu_2876_p1;
        tmp_152_5_reg_4074 <= tmp_152_5_fu_2890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_145_6_reg_3899_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_6_reg_4079 <= tmp32_V_20_6_fu_3004_p1;
        tmp_152_6_reg_4084 <= tmp_152_6_fu_3018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_145_7_reg_3910_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0))) begin
        tmp32_V_20_7_reg_4089 <= tmp32_V_20_7_fu_3024_p1;
        tmp_152_7_reg_4094 <= tmp_152_7_fu_3038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_145_8_reg_3978_pp0_iter2_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter3_reg == 1'd0))) begin
        tmp32_V_20_8_reg_4099 <= tmp32_V_20_8_fu_3152_p1;
        tmp_152_8_reg_4104 <= tmp_152_8_fu_3166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp32_V_4_reg_3342 <= tmp32_V_4_fu_766_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_80_reg_3611_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp32_V_8_reg_4019 <= tmp32_V_8_fu_2566_p1;
        tmp_89_reg_4024 <= tmp_89_fu_2580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        tmp_112_reg_3521 <= tmp_112_fu_1267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_122_reg_3573_pp0_iter1_reg <= tmp_122_reg_3573;
        tmp_133_reg_3590_pp0_iter1_reg <= tmp_133_reg_3590;
        tmp_145_8_reg_3978_pp0_iter2_reg <= tmp_145_8_reg_3978;
        tmp_190_reg_3958_pp0_iter2_reg <= tmp_190_reg_3958;
        tmp_201_reg_3973_pp0_iter2_reg <= tmp_201_reg_3973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_80_reg_3611 == 1'd0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        tmp_123_reg_3682 <= tmp_123_fu_1506_p1;
        tmp_124_reg_3687 <= tmp_124_fu_1510_p1;
        tmp_V_2_cast_reg_3677[61 : 0] <= tmp_V_2_cast_fu_1485_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_145_1_reg_3622 == 1'd0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        tmp_134_reg_3697 <= tmp_134_fu_1535_p1;
        tmp_135_reg_3702 <= tmp_135_fu_1539_p1;
        tmp_V_2_1_cast_reg_3692[61 : 0] <= tmp_V_2_1_cast_fu_1514_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_144_reg_3644_pp0_iter1_reg <= tmp_144_reg_3644;
        tmp_145_1_reg_3622_pp0_iter1_reg <= tmp_145_1_reg_3622;
        tmp_155_reg_3661_pp0_iter1_reg <= tmp_155_reg_3661;
        tmp_212_reg_4009_pp0_iter2_reg <= tmp_212_reg_4009;
        tmp_80_reg_3611_pp0_iter1_reg <= tmp_80_reg_3611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_145_4_reg_3803_pp0_iter2_reg <= tmp_145_4_reg_3803;
        tmp_145_5_reg_3814_pp0_iter2_reg <= tmp_145_5_reg_3814;
        tmp_146_reg_3783_pp0_iter2_reg <= tmp_146_reg_3783;
        tmp_157_reg_3798_pp0_iter2_reg <= tmp_157_reg_3798;
        tmp_188_reg_3836_pp0_iter2_reg <= tmp_188_reg_3836;
        tmp_199_reg_3853_pp0_iter2_reg <= tmp_199_reg_3853;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_145_6_reg_3899_pp0_iter2_reg <= tmp_145_6_reg_3899;
        tmp_145_7_reg_3910_pp0_iter2_reg <= tmp_145_7_reg_3910;
        tmp_168_reg_3879_pp0_iter2_reg <= tmp_168_reg_3879;
        tmp_179_reg_3894_pp0_iter2_reg <= tmp_179_reg_3894;
        tmp_210_reg_3932_pp0_iter2_reg <= tmp_210_reg_3932;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_145_8_reg_3978 <= tmp_145_8_fu_2320_p2;
        tmp_V_2_8_reg_3983 <= tmp_V_2_8_fu_2330_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_145_2_reg_3707 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_145_reg_3778 <= tmp_145_fu_1772_p1;
        tmp_146_reg_3783 <= tmp_146_fu_1776_p1;
        tmp_V_2_2_cast_reg_3773[61 : 0] <= tmp_V_2_2_cast_fu_1751_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_145_3_reg_3718 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_156_reg_3793 <= tmp_156_fu_1801_p1;
        tmp_157_reg_3798 <= tmp_157_fu_1805_p1;
        tmp_V_2_3_cast_reg_3788[61 : 0] <= tmp_V_2_3_cast_fu_1780_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_145_4_reg_3803 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_167_reg_3874 <= tmp_167_fu_2038_p1;
        tmp_168_reg_3879 <= tmp_168_fu_2042_p1;
        tmp_V_2_4_cast_reg_3869[61 : 0] <= tmp_V_2_4_cast_fu_2017_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_145_5_reg_3814 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_178_reg_3889 <= tmp_178_fu_2067_p1;
        tmp_179_reg_3894 <= tmp_179_fu_2071_p1;
        tmp_V_2_5_cast_reg_3884[61 : 0] <= tmp_V_2_5_cast_fu_2046_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_6_reg_3899 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_189_reg_3953 <= tmp_189_fu_2283_p1;
        tmp_190_reg_3958 <= tmp_190_fu_2287_p1;
        tmp_V_2_6_cast_reg_3948[61 : 0] <= tmp_V_2_6_cast_fu_2262_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_145_7_reg_3910 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_200_reg_3968 <= tmp_200_fu_2312_p1;
        tmp_201_reg_3973 <= tmp_201_fu_2316_p1;
        tmp_V_2_7_cast_reg_3963[61 : 0] <= tmp_V_2_7_cast_fu_2291_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (tmp_145_8_reg_3978 == 1'd0) & (exitcond_flatten_reg_3481_pp0_iter1_reg == 1'd0))) begin
        tmp_211_reg_4004 <= tmp_211_fu_2491_p1;
        tmp_212_reg_4009 <= tmp_212_fu_2495_p1;
        tmp_V_2_8_cast_reg_3999[61 : 0] <= tmp_V_2_8_cast_fu_2470_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((is_neg_reg_3309 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_31_reg_3315 <= tmp_31_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_63_reg_3368 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        x_reg_3363 <= x_fu_861_p3;
        yn_reg_3357 <= yn_fu_850_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1163_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state37 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state37 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten8_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ap_phi_mux_hog_index_2_phi_fu_442_p4 = hog_index_2_mid2_reg_3516;
    end else begin
        ap_phi_mux_hog_index_2_phi_fu_442_p4 = hog_index_2_reg_439;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ap_phi_mux_ii_phi_fu_472_p4 = ii_1_reg_3667;
    end else begin
        ap_phi_mux_ii_phi_fu_472_p4 = ii_reg_468;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_432_p4 = indvar_flatten_next_reg_3485;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_432_p4 = indvar_flatten_reg_428;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ap_phi_mux_indvars_iv_in_phi_fu_462_p4 = indvars_iv_reg_3596;
    end else begin
        ap_phi_mux_indvars_iv_in_phi_fu_462_p4 = indvars_iv_in_reg_459;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3481 == 1'd0))) begin
        ap_phi_mux_jj_phi_fu_452_p4 = tmp_84_mid2_v_v_v_reg_3510;
    end else begin
        ap_phi_mux_jj_phi_fu_452_p4 = jj_reg_448;
    end
end

always @ (*) begin
    if (((exitcond_flatten8_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cells_bin_V_address0 = tmp_127_cast_fu_1480_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        cells_bin_V_address0 = tmp_126_cast_fu_1391_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        cells_bin_V_address0 = tmp_124_cast_fu_1324_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cells_bin_V_address0 = tmp_122_cast_fu_1304_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        cells_bin_V_address0 = tmp_119_cast_fu_1273_p1;
    end else begin
        cells_bin_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            cells_bin_V_address1 = tmp_125_cast_fu_1381_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            cells_bin_V_address1 = tmp_123_cast_fu_1314_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cells_bin_V_address1 = tmp_121_cast_fu_1294_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            cells_bin_V_address1 = tmp_120_cast_fu_1284_p1;
        end else begin
            cells_bin_V_address1 = 'bx;
        end
    end else begin
        cells_bin_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        cells_bin_V_ce0 = 1'b1;
    end else begin
        cells_bin_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        cells_bin_V_ce1 = 1'b1;
    end else begin
        cells_bin_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cells_mag_sq_V_address0 = tmp_38_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cells_mag_sq_V_address0 = tmp_42_fu_598_p1;
    end else begin
        cells_mag_sq_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cells_mag_sq_V_address1 = tmp_50_fu_637_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        cells_mag_sq_V_address1 = tmp_57_fu_626_p1;
    end else begin
        cells_mag_sq_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        cells_mag_sq_V_ce0 = 1'b1;
    end else begin
        cells_mag_sq_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        cells_mag_sq_V_ce1 = 1'b1;
    end else begin
        cells_mag_sq_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_484_p0 = reg_497;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_484_p0 = yn_reg_3357;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_484_p1 = tmp_63_reg_3368;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_484_p1 = x_reg_3363;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_484_p1 = yn_reg_3357;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_488_p0 = p_012_0_i_8_reg_4014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_488_p0 = p_012_0_i_6_reg_3989;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_488_p0 = p_012_0_i_4_reg_3938;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_488_p0 = p_012_0_i_2_reg_3859;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_488_p0 = p_012_0_i_reg_3763;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_488_p0 = tmp32_V_4_reg_3342;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_491_p0 = p_012_0_i_7_reg_3994;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_491_p0 = p_012_0_i_5_reg_3943;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_491_p0 = p_012_0_i_3_reg_3864;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_491_p0 = p_012_0_i_1_reg_3768;
    end else begin
        grp_fu_491_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hog_address0 = tmp_154_8_fu_3221_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hog_address0 = tmp_154_6_fu_3093_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hog_address0 = tmp_154_4_fu_2945_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        hog_address0 = tmp_154_3_fu_2851_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hog_address0 = tmp_154_1_fu_2703_p1;
    end else begin
        hog_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hog_address1 = tmp_154_7_fu_3147_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hog_address1 = tmp_154_5_fu_2999_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        hog_address1 = tmp_154_2_fu_2797_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hog_address1 = tmp_90_fu_2650_p1;
    end else begin
        hog_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        hog_ce0 = 1'b1;
    end else begin
        hog_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        hog_ce1 = 1'b1;
    end else begin
        hog_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hog_d0 = p_03_i_8_fu_3213_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hog_d0 = p_03_i_6_fu_3085_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hog_d0 = p_03_i_4_fu_2937_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        hog_d0 = p_03_i_3_fu_2843_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hog_d0 = p_03_i_1_fu_2695_p3;
    end else begin
        hog_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hog_d1 = p_03_i_7_fu_3139_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hog_d1 = p_03_i_5_fu_2991_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        hog_d1 = p_03_i_2_fu_2789_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hog_d1 = p_03_i_fu_2642_p3;
    end else begin
        hog_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_3481_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_3481_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        hog_we0 = 1'b1;
    end else begin
        hog_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_3481_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_3481_pp0_iter2_reg == 1'd0)))) begin
        hog_we1 = 1'b1;
    end else begin
        hog_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond_flatten8_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1163_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1163_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_924_p2 = (12'd1075 - tmp_64_fu_904_p1);

assign OP2_V_cast_fu_1159_p1 = $signed(tmp_109_fu_1147_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state37_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond1_fu_1187_p2 = ((ap_phi_mux_ii_phi_fu_472_p4 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_514_p2 = ((indvar_flatten6_reg_373 == 6'd49) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1163_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_432_p4 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_532_p2 = ((j_reg_417 == 3'd7) ? 1'b1 : 1'b0);

assign f_5_1_fu_2691_p1 = p_Result_37_1_fu_2680_p5;

assign f_5_2_fu_2785_p1 = p_Result_37_2_fu_2774_p5;

assign f_5_3_fu_2839_p1 = p_Result_37_3_fu_2828_p5;

assign f_5_4_fu_2933_p1 = p_Result_37_4_fu_2922_p5;

assign f_5_5_fu_2987_p1 = p_Result_37_5_fu_2976_p5;

assign f_5_6_fu_3081_p1 = p_Result_37_6_fu_3070_p5;

assign f_5_7_fu_3135_p1 = p_Result_37_7_fu_3124_p5;

assign f_5_8_fu_3209_p1 = p_Result_37_8_fu_3198_p5;

assign f_5_fu_2638_p1 = p_Result_s_27_fu_2627_p5;

assign f_fu_857_p1 = p_Result_1_fu_815_p5;

assign hog_index_1_mid2_fu_538_p3 = ((exitcond_fu_532_p2[0:0] === 1'b1) ? hog_index_3_dup_fu_526_p2 : hog_index_1_reg_406);

assign hog_index_2_mid2_fu_1217_p3 = ((exitcond1_fu_1187_p2[0:0] === 1'b1) ? tmp_82_dup_fu_1181_p2 : ap_phi_mux_hog_index_2_phi_fu_442_p4);

assign hog_index_3_dup_fu_526_p2 = (32'd252 + hog_index_reg_384);

assign hog_index_mid2_fu_582_p3 = ((exitcond_fu_532_p2[0:0] === 1'b1) ? hog_index_3_dup_fu_526_p2 : hog_index_reg_384);

assign i_2_mid1_fu_568_p2 = (3'd2 + i_reg_395);

assign i_cast_mid2_fu_1106_p1 = i_cast_mid2_v_reg_3248;

assign i_cast_mid2_v_fu_560_p3 = ((exitcond_fu_532_p2[0:0] === 1'b1) ? i_s_fu_554_p2 : i_reg_395);

assign i_s_fu_554_p2 = (3'd1 + i_reg_395);

assign icmp10_fu_2514_p2 = ((tmp_213_fu_2504_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_972_p2 = ((tmp_106_fu_962_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1632_p2 = ((tmp_125_fu_1622_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1699_p2 = ((tmp_136_fu_1689_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1898_p2 = ((tmp_147_fu_1888_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1965_p2 = ((tmp_158_fu_1955_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_2143_p2 = ((tmp_169_fu_2133_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_2210_p2 = ((tmp_180_fu_2200_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_2351_p2 = ((tmp_191_fu_2341_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_2418_p2 = ((tmp_202_fu_2408_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_fu_722_p2 = ((tmp_66_fu_712_p4 == 27'd0) ? 1'b1 : 1'b0);

assign ii_1_fu_1470_p2 = (2'd1 + ii_mid2_reg_3504);

assign ii_cast_fu_1233_p1 = ii_mid2_reg_3504;

assign ii_mid2_fu_1201_p3 = ((exitcond1_fu_1187_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_ii_phi_fu_472_p4);

assign indvar_flatten_next7_fu_520_p2 = (indvar_flatten6_reg_373 + 6'd1);

assign indvar_flatten_next_fu_1169_p2 = (ap_phi_mux_indvar_flatten_phi_fu_432_p4 + 3'd1);

assign indvars_iv_fu_1371_p2 = (32'd9 + indvars_iv_in_mid2_reg_3490);

assign indvars_iv_in_mid2_fu_1193_p3 = ((exitcond1_fu_1187_p2[0:0] === 1'b1) ? tmp_82_dup_fu_1181_p2 : ap_phi_mux_indvars_iv_in_phi_fu_462_p4);

assign ireg_V_fu_868_p1 = d_assign_fu_494_p1;

assign j_2_fu_614_p2 = (3'd1 + j_mid2_reg_3241);

assign j_mid2_fu_546_p3 = ((exitcond_fu_532_p2[0:0] === 1'b1) ? 3'd0 : j_reg_417);

assign jj_1_fu_1175_p2 = (2'd1 + ap_phi_mux_jj_phi_fu_452_p4);

assign man_V_1_fu_918_p2 = (54'd0 - p_Result_2_fu_914_p1);

assign man_V_2_fu_978_p3 = ((isneg_reg_3373[0:0] === 1'b1) ? man_V_1_reg_3400 : p_Result_2_reg_3395);

assign msb_idx_2_1_fu_1684_p2 = (tmp_134_reg_3697 ^ 32'd63);

assign msb_idx_2_2_fu_1883_p2 = (tmp_145_reg_3778 ^ 32'd63);

assign msb_idx_2_3_fu_1950_p2 = (tmp_156_reg_3793 ^ 32'd63);

assign msb_idx_2_4_fu_2128_p2 = (tmp_167_reg_3874 ^ 32'd63);

assign msb_idx_2_5_fu_2195_p2 = (tmp_178_reg_3889 ^ 32'd63);

assign msb_idx_2_6_fu_2336_p2 = (tmp_189_reg_3953 ^ 32'd63);

assign msb_idx_2_7_fu_2403_p2 = (tmp_200_reg_3968 ^ 32'd63);

assign msb_idx_2_8_fu_2499_p2 = (tmp_211_reg_4004 ^ 32'd63);

assign msb_idx_2_fu_1617_p2 = (tmp_123_reg_3682 ^ 32'd63);

assign msb_idx_fu_707_p2 = (num_zeros_reg_3332 ^ 32'd63);

assign num_zeros_fu_699_p1 = tmp_32_fu_691_p3[31:0];

assign or_cond1_fu_1066_p2 = (sel_tmp9_fu_1026_p2 | sel_tmp3_fu_1006_p2);

assign or_cond2_fu_1072_p2 = (or_cond_fu_1060_p2 | or_cond1_fu_1066_p2);

assign or_cond_fu_1060_p2 = (sel_tmp5_fu_1055_p2 | sel_tmp1_fu_1038_p2);

assign p_012_0_i_1_fu_1743_p3 = ((icmp3_fu_1699_p2[0:0] === 1'b1) ? tmp32_V_13_1_fu_1714_p2 : tmp_142_fu_1739_p1);

assign p_012_0_i_2_fu_1942_p3 = ((icmp4_fu_1898_p2[0:0] === 1'b1) ? tmp32_V_13_2_fu_1913_p2 : tmp_153_fu_1938_p1);

assign p_012_0_i_3_fu_2009_p3 = ((icmp5_fu_1965_p2[0:0] === 1'b1) ? tmp32_V_13_3_fu_1980_p2 : tmp_164_fu_2005_p1);

assign p_012_0_i_4_fu_2187_p3 = ((icmp6_fu_2143_p2[0:0] === 1'b1) ? tmp32_V_13_4_fu_2158_p2 : tmp_175_fu_2183_p1);

assign p_012_0_i_5_fu_2254_p3 = ((icmp7_fu_2210_p2[0:0] === 1'b1) ? tmp32_V_13_5_fu_2225_p2 : tmp_186_fu_2250_p1);

assign p_012_0_i_6_fu_2395_p3 = ((icmp8_fu_2351_p2[0:0] === 1'b1) ? tmp32_V_13_6_fu_2366_p2 : tmp_197_fu_2391_p1);

assign p_012_0_i_7_fu_2462_p3 = ((icmp9_fu_2418_p2[0:0] === 1'b1) ? tmp32_V_13_7_fu_2433_p2 : tmp_208_fu_2458_p1);

assign p_012_0_i_8_fu_2558_p3 = ((icmp10_fu_2514_p2[0:0] === 1'b1) ? tmp32_V_13_8_fu_2529_p2 : tmp_219_fu_2554_p1);

assign p_012_0_i_fu_1676_p3 = ((icmp2_fu_1632_p2[0:0] === 1'b1) ? tmp32_V_3_fu_1647_p2 : tmp_131_fu_1672_p1);

assign p_03_i_1_fu_2695_p3 = ((tmp_145_1_reg_3622_pp0_iter1_reg[0:0] === 1'b1) ? 32'd0 : f_5_1_fu_2691_p1);

assign p_03_i_2_fu_2789_p3 = ((tmp_145_2_reg_3707_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_2_fu_2785_p1);

assign p_03_i_3_fu_2843_p3 = ((tmp_145_3_reg_3718_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_3_fu_2839_p1);

assign p_03_i_4_fu_2937_p3 = ((tmp_145_4_reg_3803_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_4_fu_2933_p1);

assign p_03_i_5_fu_2991_p3 = ((tmp_145_5_reg_3814_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_5_fu_2987_p1);

assign p_03_i_6_fu_3085_p3 = ((tmp_145_6_reg_3899_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_6_fu_3081_p1);

assign p_03_i_7_fu_3139_p3 = ((tmp_145_7_reg_3910_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_7_fu_3135_p1);

assign p_03_i_8_fu_3213_p3 = ((tmp_145_8_reg_3978_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_5_8_fu_3209_p1);

assign p_03_i_fu_2642_p3 = ((tmp_80_reg_3611_pp0_iter1_reg[0:0] === 1'b1) ? 32'd0 : f_5_fu_2638_p1);

assign p_Repl2_1_trunc_fu_802_p2 = (tmp_23_fu_794_p2 + tmp_24_fu_799_p1);

assign p_Repl2_7_trunc_1_fu_2667_p2 = (tmp_40_fu_2664_p1 + tmp_39_fu_2659_p2);

assign p_Repl2_7_trunc_2_fu_2761_p2 = (tmp_44_fu_2758_p1 + tmp_43_fu_2753_p2);

assign p_Repl2_7_trunc_3_fu_2815_p2 = (tmp_48_fu_2812_p1 + tmp_47_fu_2807_p2);

assign p_Repl2_7_trunc_4_fu_2909_p2 = (tmp_52_fu_2906_p1 + tmp_51_fu_2901_p2);

assign p_Repl2_7_trunc_5_fu_2963_p2 = (tmp_56_fu_2960_p1 + tmp_55_fu_2955_p2);

assign p_Repl2_7_trunc_6_fu_3057_p2 = (tmp_95_fu_3054_p1 + tmp_94_fu_3049_p2);

assign p_Repl2_7_trunc_7_fu_3111_p2 = (tmp_99_fu_3108_p1 + tmp_98_fu_3103_p2);

assign p_Repl2_7_trunc_8_fu_3185_p2 = (tmp_103_fu_3182_p1 + tmp_102_fu_3177_p2);

assign p_Repl2_7_trunc_fu_2614_p2 = (tmp_36_fu_2611_p1 + tmp_35_fu_2606_p2);

assign p_Result_1_fu_815_p5 = {{tmp_25_fu_808_p3}, {tmp32_V_10_reg_3347[22:0]}};

assign p_Result_22_1_fu_2590_p4 = {{tmp32_V_20_1_fu_2586_p1[30:23]}};

assign p_Result_22_2_fu_2712_p4 = {{tmp32_V_20_2_fu_2708_p1[30:23]}};

assign p_Result_22_3_fu_2732_p4 = {{tmp32_V_20_3_fu_2728_p1[30:23]}};

assign p_Result_22_4_fu_2860_p4 = {{tmp32_V_20_4_fu_2856_p1[30:23]}};

assign p_Result_22_5_fu_2880_p4 = {{tmp32_V_20_5_fu_2876_p1[30:23]}};

assign p_Result_22_6_fu_3008_p4 = {{tmp32_V_20_6_fu_3004_p1[30:23]}};

assign p_Result_22_7_fu_3028_p4 = {{tmp32_V_20_7_fu_3024_p1[30:23]}};

assign p_Result_22_8_fu_3156_p4 = {{tmp32_V_20_8_fu_3152_p1[30:23]}};

assign p_Result_2_fu_914_p1 = tmp_30_fu_907_p3;

integer ap_tvar_int_0;

always @ (tmp_V_2_1_cast_fu_1514_p1) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            p_Result_35_1_fu_1517_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_35_1_fu_1517_p4[ap_tvar_int_0] = tmp_V_2_1_cast_fu_1514_p1[63 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (tmp_V_2_2_cast_fu_1751_p1) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            p_Result_35_2_fu_1754_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_35_2_fu_1754_p4[ap_tvar_int_1] = tmp_V_2_2_cast_fu_1751_p1[63 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (tmp_V_2_3_cast_fu_1780_p1) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            p_Result_35_3_fu_1783_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_35_3_fu_1783_p4[ap_tvar_int_2] = tmp_V_2_3_cast_fu_1780_p1[63 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (tmp_V_2_4_cast_fu_2017_p1) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 - 0) begin
            p_Result_35_4_fu_2020_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_35_4_fu_2020_p4[ap_tvar_int_3] = tmp_V_2_4_cast_fu_2017_p1[63 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (tmp_V_2_5_cast_fu_2046_p1) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 - 0) begin
            p_Result_35_5_fu_2049_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_35_5_fu_2049_p4[ap_tvar_int_4] = tmp_V_2_5_cast_fu_2046_p1[63 - ap_tvar_int_4];
        end
    end
end

integer ap_tvar_int_5;

always @ (tmp_V_2_6_cast_fu_2262_p1) begin
    for (ap_tvar_int_5 = 64 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 63 - 0) begin
            p_Result_35_6_fu_2265_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_35_6_fu_2265_p4[ap_tvar_int_5] = tmp_V_2_6_cast_fu_2262_p1[63 - ap_tvar_int_5];
        end
    end
end

integer ap_tvar_int_6;

always @ (tmp_V_2_7_cast_fu_2291_p1) begin
    for (ap_tvar_int_6 = 64 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 63 - 0) begin
            p_Result_35_7_fu_2294_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_35_7_fu_2294_p4[ap_tvar_int_6] = tmp_V_2_7_cast_fu_2291_p1[63 - ap_tvar_int_6];
        end
    end
end

integer ap_tvar_int_7;

always @ (tmp_V_2_8_cast_fu_2470_p1) begin
    for (ap_tvar_int_7 = 64 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 63 - 0) begin
            p_Result_35_8_fu_2473_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_35_8_fu_2473_p4[ap_tvar_int_7] = tmp_V_2_8_cast_fu_2470_p1[63 - ap_tvar_int_7];
        end
    end
end

assign p_Result_37_1_fu_2680_p5 = {{tmp_41_fu_2673_p3}, {tmp32_V_20_1_reg_4029[22:0]}};

assign p_Result_37_2_fu_2774_p5 = {{tmp_45_fu_2767_p3}, {tmp32_V_20_2_reg_4039[22:0]}};

assign p_Result_37_3_fu_2828_p5 = {{tmp_49_fu_2821_p3}, {tmp32_V_20_3_reg_4049[22:0]}};

assign p_Result_37_4_fu_2922_p5 = {{tmp_53_fu_2915_p3}, {tmp32_V_20_4_reg_4059[22:0]}};

assign p_Result_37_5_fu_2976_p5 = {{tmp_92_fu_2969_p3}, {tmp32_V_20_5_reg_4069[22:0]}};

assign p_Result_37_6_fu_3070_p5 = {{tmp_96_fu_3063_p3}, {tmp32_V_20_6_reg_4079[22:0]}};

assign p_Result_37_7_fu_3124_p5 = {{tmp_100_fu_3117_p3}, {tmp32_V_20_7_reg_4089[22:0]}};

assign p_Result_37_8_fu_3198_p5 = {{tmp_104_fu_3191_p3}, {tmp32_V_20_8_reg_4099[22:0]}};

assign p_Result_4_fu_778_p4 = {{tmp32_V_10_fu_774_p1[30:23]}};

integer ap_tvar_int_8;

always @ (tmp_V_2_cast_fu_1485_p1) begin
    for (ap_tvar_int_8 = 64 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 63 - 0) begin
            p_Result_7_fu_1488_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            p_Result_7_fu_1488_p4[ap_tvar_int_8] = tmp_V_2_cast_fu_1485_p1[63 - ap_tvar_int_8];
        end
    end
end

assign p_Result_9_fu_2570_p4 = {{tmp32_V_8_fu_2566_p1[30:23]}};

assign p_Result_s_27_fu_2627_p5 = {{tmp_37_fu_2620_p3}, {tmp32_V_8_reg_4019[22:0]}};

integer ap_tvar_int_9;

always @ (p_Val2_15_fu_676_p3) begin
    for (ap_tvar_int_9 = 64 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 63 - 0) begin
            p_Result_s_fu_681_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            p_Result_s_fu_681_p4[ap_tvar_int_9] = p_Val2_15_fu_676_p3[63 - ap_tvar_int_9];
        end
    end
end

assign p_Val2_15_fu_676_p3 = ((is_neg_reg_3309[0:0] === 1'b1) ? tmp_31_reg_3315 : p_Val2_1_reg_3302);

assign p_Val2_1_fu_653_p2 = (tmp25_reg_3297 + tmp24_fu_648_p2);

assign p_Val2_55_1_fu_1354_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_1_fu_1354_p1 = reg_509;

assign p_Val2_55_1_fu_1354_p2 = ($signed(p_Val2_55_1_fu_1354_p0) * $signed(p_Val2_55_1_fu_1354_p1));

assign p_Val2_55_2_fu_1432_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_2_fu_1432_p1 = reg_504;

assign p_Val2_55_2_fu_1432_p2 = ($signed(p_Val2_55_2_fu_1432_p0) * $signed(p_Val2_55_2_fu_1432_p1));

assign p_Val2_55_3_fu_1453_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_3_fu_1453_p1 = reg_509;

assign p_Val2_55_3_fu_1453_p2 = ($signed(p_Val2_55_3_fu_1453_p0) * $signed(p_Val2_55_3_fu_1453_p1));

assign p_Val2_55_4_fu_1579_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_4_fu_1579_p1 = reg_504;

assign p_Val2_55_4_fu_1579_p2 = ($signed(p_Val2_55_4_fu_1579_p0) * $signed(p_Val2_55_4_fu_1579_p1));

assign p_Val2_55_5_fu_1600_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_5_fu_1600_p1 = reg_509;

assign p_Val2_55_5_fu_1600_p2 = ($signed(p_Val2_55_5_fu_1600_p0) * $signed(p_Val2_55_5_fu_1600_p1));

assign p_Val2_55_6_fu_1845_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_6_fu_1845_p1 = reg_504;

assign p_Val2_55_6_fu_1845_p2 = ($signed(p_Val2_55_6_fu_1845_p0) * $signed(p_Val2_55_6_fu_1845_p1));

assign p_Val2_55_7_fu_1866_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_7_fu_1866_p1 = reg_509;

assign p_Val2_55_7_fu_1866_p2 = ($signed(p_Val2_55_7_fu_1866_p0) * $signed(p_Val2_55_7_fu_1866_p1));

assign p_Val2_55_8_fu_2111_p0 = OP2_V_cast_reg_3468;

assign p_Val2_55_8_fu_2111_p1 = reg_504;

assign p_Val2_55_8_fu_2111_p2 = ($signed(p_Val2_55_8_fu_2111_p0) * $signed(p_Val2_55_8_fu_2111_p1));

assign p_Val2_s_26_fu_1333_p0 = OP2_V_cast_reg_3468;

assign p_Val2_s_26_fu_1333_p1 = reg_504;

assign p_Val2_s_26_fu_1333_p2 = ($signed(p_Val2_s_26_fu_1333_p0) * $signed(p_Val2_s_26_fu_1333_p1));

assign p_op_fu_840_p2 = (32'd1597463007 - tmp_62_fu_836_p1);

assign p_shl_cast_fu_1263_p1 = tmp_111_fu_1253_p4;

assign p_v1_fu_574_p3 = ((exitcond_fu_532_p2[0:0] === 1'b1) ? i_2_mid1_fu_568_p2 : i_s_fu_554_p2);

assign sel_tmp1_fu_1038_p2 = (sel_tmp_fu_1032_p2 & sel_tmp8_fu_1021_p2);

assign sel_tmp22_demorgan_fu_1044_p2 = (tmp_67_reg_3405 | sel_tmp7_demorgan_fu_1011_p2);

assign sel_tmp2_fu_1001_p2 = (tmp_65_reg_3389 ^ 1'd1);

assign sel_tmp3_fu_1006_p2 = (tmp_70_reg_3417 & sel_tmp2_fu_1001_p2);

assign sel_tmp4_fu_1049_p2 = (sel_tmp22_demorgan_fu_1044_p2 ^ 1'd1);

assign sel_tmp5_fu_1055_p2 = (sel_tmp4_fu_1049_p2 & icmp1_reg_3423);

assign sel_tmp7_demorgan_fu_1011_p2 = (tmp_70_reg_3417 | tmp_65_reg_3389);

assign sel_tmp7_fu_1015_p2 = (sel_tmp7_demorgan_fu_1011_p2 ^ 1'd1);

assign sel_tmp8_fu_1021_p2 = (tmp_67_reg_3405 & sel_tmp7_fu_1015_p2);

assign sel_tmp9_fu_1026_p2 = (tmp_72_fu_986_p2 & sel_tmp8_fu_1021_p2);

assign sel_tmp_fu_1032_p2 = (tmp_72_fu_986_p2 ^ 1'd1);

assign sh_amt_cast_fu_983_p1 = sh_amt_reg_3411;

assign sh_amt_fu_948_p3 = ((tmp_67_fu_930_p2[0:0] === 1'b1) ? tmp_68_fu_936_p2 : tmp_69_fu_942_p2);

assign tmp24_fu_648_p2 = (p_Val2_10_reg_3276 + cells_mag_sq_V_q1);

assign tmp25_fu_642_p2 = (cells_mag_sq_V_q0 + cells_mag_sq_V_q1);

assign tmp32_V_10_fu_774_p1 = grp_fu_488_p1;

assign tmp32_V_13_1_fu_1714_p2 = tmp_137_fu_1705_p1 << tmp_150_1_fu_1708_p2;

assign tmp32_V_13_2_fu_1913_p2 = tmp_148_fu_1904_p1 << tmp_150_2_fu_1907_p2;

assign tmp32_V_13_3_fu_1980_p2 = tmp_159_fu_1971_p1 << tmp_150_3_fu_1974_p2;

assign tmp32_V_13_4_fu_2158_p2 = tmp_170_fu_2149_p1 << tmp_150_4_fu_2152_p2;

assign tmp32_V_13_5_fu_2225_p2 = tmp_181_fu_2216_p1 << tmp_150_5_fu_2219_p2;

assign tmp32_V_13_6_fu_2366_p2 = tmp_192_fu_2357_p1 << tmp_150_6_fu_2360_p2;

assign tmp32_V_13_7_fu_2433_p2 = tmp_203_fu_2424_p1 << tmp_150_7_fu_2427_p2;

assign tmp32_V_13_8_fu_2529_p2 = tmp_214_fu_2520_p1 << tmp_150_8_fu_2523_p2;

assign tmp32_V_1_fu_737_p2 = tmp32_V_fu_728_p1 << tmp_58_fu_731_p2;

assign tmp32_V_20_1_fu_2586_p1 = grp_fu_491_p1;

assign tmp32_V_20_2_fu_2708_p1 = grp_fu_488_p1;

assign tmp32_V_20_3_fu_2728_p1 = grp_fu_491_p1;

assign tmp32_V_20_4_fu_2856_p1 = grp_fu_488_p1;

assign tmp32_V_20_5_fu_2876_p1 = grp_fu_491_p1;

assign tmp32_V_20_6_fu_3004_p1 = grp_fu_488_p1;

assign tmp32_V_20_7_fu_3024_p1 = grp_fu_491_p1;

assign tmp32_V_20_8_fu_3152_p1 = grp_fu_488_p1;

assign tmp32_V_2_fu_762_p1 = tmp_85_fu_757_p2[31:0];

assign tmp32_V_3_fu_1647_p2 = tmp_126_fu_1638_p1 << tmp_87_fu_1641_p2;

assign tmp32_V_4_fu_766_p3 = ((icmp_fu_722_p2[0:0] === 1'b1) ? tmp32_V_1_fu_737_p2 : tmp32_V_2_fu_762_p1);

assign tmp32_V_8_fu_2566_p1 = grp_fu_488_p1;

assign tmp32_V_fu_728_p1 = p_Val2_15_reg_3326[31:0];

assign tmp_100_fu_3117_p3 = {{tmp_199_reg_3853_pp0_iter2_reg}, {p_Repl2_7_trunc_7_fu_3111_p2}};

assign tmp_101_fu_894_p1 = ireg_V_fu_868_p1[51:0];

assign tmp_102_fu_3177_p2 = ($signed(8'd158) - $signed(tmp_212_reg_4009_pp0_iter2_reg));

assign tmp_103_fu_3182_p1 = tmp_152_8_reg_4104;

assign tmp_104_fu_3191_p3 = {{tmp_210_reg_3932_pp0_iter2_reg}, {p_Repl2_7_trunc_8_fu_3185_p2}};

assign tmp_105_fu_1109_p1 = man_V_2_reg_3428[31:0];

assign tmp_106_fu_962_p4 = {{sh_amt_fu_948_p3[11:5]}};

assign tmp_107_fu_1098_p3 = ((sel_tmp9_fu_1026_p2[0:0] === 1'b1) ? tmp_88_fu_1078_p4 : tmp_97_fu_1088_p4);

assign tmp_108_fu_1141_p3 = ((or_cond_reg_3443[0:0] === 1'b1) ? tmp_86_fu_1134_p3 : tmp_107_reg_3453);

assign tmp_109_fu_1147_p3 = ((or_cond2_reg_3448[0:0] === 1'b1) ? tmp_108_fu_1141_p3 : 31'd0);

assign tmp_110_fu_1241_p3 = {{tmp_78_fu_1236_p2}, {tmp_84_mid2_v_fu_1228_p2}};

assign tmp_111_fu_1253_p4 = {{{tmp_78_fu_1236_p2}, {tmp_84_mid2_v_fu_1228_p2}}, {3'd0}};

assign tmp_112_fu_1267_p2 = (tmp_117_cast_fu_1249_p1 + p_shl_cast_fu_1263_p1);

assign tmp_113_fu_1278_p2 = (11'd1 + tmp_112_fu_1267_p2);

assign tmp_114_fu_1289_p2 = (11'd2 + tmp_112_reg_3521);

assign tmp_115_fu_1299_p2 = (11'd3 + tmp_112_reg_3521);

assign tmp_116_fu_1309_p2 = (11'd4 + tmp_112_reg_3521);

assign tmp_117_cast_fu_1249_p1 = tmp_110_fu_1241_p3;

assign tmp_117_fu_1319_p2 = (11'd5 + tmp_112_reg_3521);

assign tmp_118_fu_1376_p2 = (11'd6 + tmp_112_reg_3521);

assign tmp_119_cast_fu_1273_p1 = tmp_112_fu_1267_p2;

assign tmp_119_fu_1386_p2 = (11'd7 + tmp_112_reg_3521);

assign tmp_120_cast_fu_1284_p1 = tmp_113_fu_1278_p2;

assign tmp_120_fu_1475_p2 = (11'd8 + tmp_112_reg_3521);

assign tmp_121_cast_fu_1294_p1 = $signed(tmp_114_fu_1289_p2);

assign tmp_121_fu_1338_p1 = p_Val2_s_26_fu_1333_p2[61:0];

assign tmp_122_cast_fu_1304_p1 = $signed(tmp_115_fu_1299_p2);

assign tmp_123_cast_fu_1314_p1 = $signed(tmp_116_fu_1309_p2);

assign tmp_123_fu_1506_p1 = tmp_81_fu_1498_p3[31:0];

assign tmp_124_cast_fu_1324_p1 = $signed(tmp_117_fu_1319_p2);

assign tmp_124_fu_1510_p1 = tmp_81_fu_1498_p3[7:0];

assign tmp_125_cast_fu_1381_p1 = $signed(tmp_118_fu_1376_p2);

assign tmp_125_fu_1622_p4 = {{msb_idx_2_fu_1617_p2[31:5]}};

assign tmp_126_cast_fu_1391_p1 = $signed(tmp_119_fu_1386_p2);

assign tmp_126_fu_1638_p1 = tmp_V_2_reg_3616[31:0];

assign tmp_127_cast_fu_1480_p1 = $signed(tmp_120_fu_1475_p2);

assign tmp_127_fu_1653_p1 = msb_idx_2_fu_1617_p2[5:0];

assign tmp_128_fu_1657_p2 = ($signed(6'd33) + $signed(tmp_127_fu_1653_p1));

assign tmp_129_fu_1663_p1 = tmp_128_fu_1657_p2;

assign tmp_130_fu_1667_p2 = tmp_V_2_cast_reg_3677 >> tmp_129_fu_1663_p1;

assign tmp_131_fu_1672_p1 = tmp_130_fu_1667_p2[31:0];

assign tmp_132_fu_1359_p1 = p_Val2_55_1_fu_1354_p2[61:0];

assign tmp_134_fu_1535_p1 = tmp_148_1_fu_1527_p3[31:0];

assign tmp_135_fu_1539_p1 = tmp_148_1_fu_1527_p3[7:0];

assign tmp_136_fu_1689_p4 = {{msb_idx_2_1_fu_1684_p2[31:5]}};

assign tmp_137_fu_1705_p1 = tmp_V_2_1_reg_3627[31:0];

assign tmp_138_fu_1720_p1 = msb_idx_2_1_fu_1684_p2[5:0];

assign tmp_139_fu_1724_p2 = ($signed(6'd33) + $signed(tmp_138_fu_1720_p1));

assign tmp_140_fu_1730_p1 = tmp_139_fu_1724_p2;

assign tmp_141_fu_1734_p2 = tmp_V_2_1_cast_reg_3692 >> tmp_140_fu_1730_p1;

assign tmp_142_fu_1739_p1 = tmp_141_fu_1734_p2[31:0];

assign tmp_143_fu_1437_p1 = p_Val2_55_2_fu_1432_p2[61:0];

assign tmp_145_1_fu_1412_p2 = ((p_Val2_55_1_reg_3579 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_2_fu_1543_p2 = ((p_Val2_55_2_reg_3633 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_3_fu_1559_p2 = ((p_Val2_55_3_reg_3650 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_4_fu_1809_p2 = ((p_Val2_55_4_reg_3729 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_5_fu_1825_p2 = ((p_Val2_55_5_reg_3746 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_6_fu_2075_p2 = ((p_Val2_55_6_reg_3825 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_7_fu_2091_p2 = ((p_Val2_55_7_reg_3842 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_8_fu_2320_p2 = ((p_Val2_55_8_reg_3921 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_145_fu_1772_p1 = tmp_148_2_fu_1764_p3[31:0];

assign tmp_146_fu_1776_p1 = tmp_148_2_fu_1764_p3[7:0];

assign tmp_147_1_cast_fu_1417_p2 = (62'd0 - tmp_132_reg_3584);

assign tmp_147_2_cast_fu_1548_p2 = (62'd0 - tmp_143_reg_3638);

assign tmp_147_3_cast_fu_1564_p2 = (62'd0 - tmp_154_reg_3655);

assign tmp_147_4_cast_fu_1814_p2 = (62'd0 - tmp_165_reg_3734);

assign tmp_147_5_cast_fu_1830_p2 = (62'd0 - tmp_176_reg_3751);

assign tmp_147_6_cast_fu_2080_p2 = (62'd0 - tmp_187_reg_3830);

assign tmp_147_7_cast_fu_2096_p2 = (62'd0 - tmp_198_reg_3847);

assign tmp_147_8_cast_fu_2325_p2 = (62'd0 - tmp_209_reg_3926);

assign tmp_147_cast_fu_1401_p2 = (62'd0 - tmp_121_reg_3567);

assign tmp_147_fu_1888_p4 = {{msb_idx_2_2_fu_1883_p2[31:5]}};


always @ (p_Result_35_1_fu_1517_p4) begin
    if (p_Result_35_1_fu_1517_p4[0] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd0;
    end else if (p_Result_35_1_fu_1517_p4[1] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd1;
    end else if (p_Result_35_1_fu_1517_p4[2] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd2;
    end else if (p_Result_35_1_fu_1517_p4[3] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd3;
    end else if (p_Result_35_1_fu_1517_p4[4] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd4;
    end else if (p_Result_35_1_fu_1517_p4[5] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd5;
    end else if (p_Result_35_1_fu_1517_p4[6] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd6;
    end else if (p_Result_35_1_fu_1517_p4[7] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd7;
    end else if (p_Result_35_1_fu_1517_p4[8] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd8;
    end else if (p_Result_35_1_fu_1517_p4[9] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd9;
    end else if (p_Result_35_1_fu_1517_p4[10] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd10;
    end else if (p_Result_35_1_fu_1517_p4[11] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd11;
    end else if (p_Result_35_1_fu_1517_p4[12] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd12;
    end else if (p_Result_35_1_fu_1517_p4[13] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd13;
    end else if (p_Result_35_1_fu_1517_p4[14] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd14;
    end else if (p_Result_35_1_fu_1517_p4[15] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd15;
    end else if (p_Result_35_1_fu_1517_p4[16] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd16;
    end else if (p_Result_35_1_fu_1517_p4[17] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd17;
    end else if (p_Result_35_1_fu_1517_p4[18] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd18;
    end else if (p_Result_35_1_fu_1517_p4[19] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd19;
    end else if (p_Result_35_1_fu_1517_p4[20] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd20;
    end else if (p_Result_35_1_fu_1517_p4[21] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd21;
    end else if (p_Result_35_1_fu_1517_p4[22] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd22;
    end else if (p_Result_35_1_fu_1517_p4[23] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd23;
    end else if (p_Result_35_1_fu_1517_p4[24] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd24;
    end else if (p_Result_35_1_fu_1517_p4[25] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd25;
    end else if (p_Result_35_1_fu_1517_p4[26] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd26;
    end else if (p_Result_35_1_fu_1517_p4[27] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd27;
    end else if (p_Result_35_1_fu_1517_p4[28] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd28;
    end else if (p_Result_35_1_fu_1517_p4[29] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd29;
    end else if (p_Result_35_1_fu_1517_p4[30] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd30;
    end else if (p_Result_35_1_fu_1517_p4[31] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd31;
    end else if (p_Result_35_1_fu_1517_p4[32] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd32;
    end else if (p_Result_35_1_fu_1517_p4[33] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd33;
    end else if (p_Result_35_1_fu_1517_p4[34] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd34;
    end else if (p_Result_35_1_fu_1517_p4[35] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd35;
    end else if (p_Result_35_1_fu_1517_p4[36] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd36;
    end else if (p_Result_35_1_fu_1517_p4[37] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd37;
    end else if (p_Result_35_1_fu_1517_p4[38] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd38;
    end else if (p_Result_35_1_fu_1517_p4[39] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd39;
    end else if (p_Result_35_1_fu_1517_p4[40] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd40;
    end else if (p_Result_35_1_fu_1517_p4[41] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd41;
    end else if (p_Result_35_1_fu_1517_p4[42] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd42;
    end else if (p_Result_35_1_fu_1517_p4[43] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd43;
    end else if (p_Result_35_1_fu_1517_p4[44] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd44;
    end else if (p_Result_35_1_fu_1517_p4[45] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd45;
    end else if (p_Result_35_1_fu_1517_p4[46] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd46;
    end else if (p_Result_35_1_fu_1517_p4[47] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd47;
    end else if (p_Result_35_1_fu_1517_p4[48] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd48;
    end else if (p_Result_35_1_fu_1517_p4[49] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd49;
    end else if (p_Result_35_1_fu_1517_p4[50] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd50;
    end else if (p_Result_35_1_fu_1517_p4[51] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd51;
    end else if (p_Result_35_1_fu_1517_p4[52] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd52;
    end else if (p_Result_35_1_fu_1517_p4[53] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd53;
    end else if (p_Result_35_1_fu_1517_p4[54] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd54;
    end else if (p_Result_35_1_fu_1517_p4[55] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd55;
    end else if (p_Result_35_1_fu_1517_p4[56] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd56;
    end else if (p_Result_35_1_fu_1517_p4[57] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd57;
    end else if (p_Result_35_1_fu_1517_p4[58] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd58;
    end else if (p_Result_35_1_fu_1517_p4[59] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd59;
    end else if (p_Result_35_1_fu_1517_p4[60] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd60;
    end else if (p_Result_35_1_fu_1517_p4[61] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd61;
    end else if (p_Result_35_1_fu_1517_p4[62] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd62;
    end else if (p_Result_35_1_fu_1517_p4[63] == 1'b1) begin
        tmp_148_1_fu_1527_p3 = 64'd63;
    end else begin
        tmp_148_1_fu_1527_p3 = 64'd64;
    end
end


always @ (p_Result_35_2_fu_1754_p4) begin
    if (p_Result_35_2_fu_1754_p4[0] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd0;
    end else if (p_Result_35_2_fu_1754_p4[1] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd1;
    end else if (p_Result_35_2_fu_1754_p4[2] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd2;
    end else if (p_Result_35_2_fu_1754_p4[3] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd3;
    end else if (p_Result_35_2_fu_1754_p4[4] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd4;
    end else if (p_Result_35_2_fu_1754_p4[5] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd5;
    end else if (p_Result_35_2_fu_1754_p4[6] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd6;
    end else if (p_Result_35_2_fu_1754_p4[7] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd7;
    end else if (p_Result_35_2_fu_1754_p4[8] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd8;
    end else if (p_Result_35_2_fu_1754_p4[9] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd9;
    end else if (p_Result_35_2_fu_1754_p4[10] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd10;
    end else if (p_Result_35_2_fu_1754_p4[11] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd11;
    end else if (p_Result_35_2_fu_1754_p4[12] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd12;
    end else if (p_Result_35_2_fu_1754_p4[13] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd13;
    end else if (p_Result_35_2_fu_1754_p4[14] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd14;
    end else if (p_Result_35_2_fu_1754_p4[15] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd15;
    end else if (p_Result_35_2_fu_1754_p4[16] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd16;
    end else if (p_Result_35_2_fu_1754_p4[17] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd17;
    end else if (p_Result_35_2_fu_1754_p4[18] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd18;
    end else if (p_Result_35_2_fu_1754_p4[19] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd19;
    end else if (p_Result_35_2_fu_1754_p4[20] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd20;
    end else if (p_Result_35_2_fu_1754_p4[21] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd21;
    end else if (p_Result_35_2_fu_1754_p4[22] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd22;
    end else if (p_Result_35_2_fu_1754_p4[23] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd23;
    end else if (p_Result_35_2_fu_1754_p4[24] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd24;
    end else if (p_Result_35_2_fu_1754_p4[25] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd25;
    end else if (p_Result_35_2_fu_1754_p4[26] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd26;
    end else if (p_Result_35_2_fu_1754_p4[27] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd27;
    end else if (p_Result_35_2_fu_1754_p4[28] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd28;
    end else if (p_Result_35_2_fu_1754_p4[29] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd29;
    end else if (p_Result_35_2_fu_1754_p4[30] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd30;
    end else if (p_Result_35_2_fu_1754_p4[31] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd31;
    end else if (p_Result_35_2_fu_1754_p4[32] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd32;
    end else if (p_Result_35_2_fu_1754_p4[33] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd33;
    end else if (p_Result_35_2_fu_1754_p4[34] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd34;
    end else if (p_Result_35_2_fu_1754_p4[35] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd35;
    end else if (p_Result_35_2_fu_1754_p4[36] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd36;
    end else if (p_Result_35_2_fu_1754_p4[37] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd37;
    end else if (p_Result_35_2_fu_1754_p4[38] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd38;
    end else if (p_Result_35_2_fu_1754_p4[39] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd39;
    end else if (p_Result_35_2_fu_1754_p4[40] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd40;
    end else if (p_Result_35_2_fu_1754_p4[41] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd41;
    end else if (p_Result_35_2_fu_1754_p4[42] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd42;
    end else if (p_Result_35_2_fu_1754_p4[43] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd43;
    end else if (p_Result_35_2_fu_1754_p4[44] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd44;
    end else if (p_Result_35_2_fu_1754_p4[45] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd45;
    end else if (p_Result_35_2_fu_1754_p4[46] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd46;
    end else if (p_Result_35_2_fu_1754_p4[47] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd47;
    end else if (p_Result_35_2_fu_1754_p4[48] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd48;
    end else if (p_Result_35_2_fu_1754_p4[49] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd49;
    end else if (p_Result_35_2_fu_1754_p4[50] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd50;
    end else if (p_Result_35_2_fu_1754_p4[51] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd51;
    end else if (p_Result_35_2_fu_1754_p4[52] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd52;
    end else if (p_Result_35_2_fu_1754_p4[53] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd53;
    end else if (p_Result_35_2_fu_1754_p4[54] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd54;
    end else if (p_Result_35_2_fu_1754_p4[55] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd55;
    end else if (p_Result_35_2_fu_1754_p4[56] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd56;
    end else if (p_Result_35_2_fu_1754_p4[57] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd57;
    end else if (p_Result_35_2_fu_1754_p4[58] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd58;
    end else if (p_Result_35_2_fu_1754_p4[59] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd59;
    end else if (p_Result_35_2_fu_1754_p4[60] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd60;
    end else if (p_Result_35_2_fu_1754_p4[61] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd61;
    end else if (p_Result_35_2_fu_1754_p4[62] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd62;
    end else if (p_Result_35_2_fu_1754_p4[63] == 1'b1) begin
        tmp_148_2_fu_1764_p3 = 64'd63;
    end else begin
        tmp_148_2_fu_1764_p3 = 64'd64;
    end
end


always @ (p_Result_35_3_fu_1783_p4) begin
    if (p_Result_35_3_fu_1783_p4[0] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd0;
    end else if (p_Result_35_3_fu_1783_p4[1] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd1;
    end else if (p_Result_35_3_fu_1783_p4[2] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd2;
    end else if (p_Result_35_3_fu_1783_p4[3] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd3;
    end else if (p_Result_35_3_fu_1783_p4[4] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd4;
    end else if (p_Result_35_3_fu_1783_p4[5] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd5;
    end else if (p_Result_35_3_fu_1783_p4[6] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd6;
    end else if (p_Result_35_3_fu_1783_p4[7] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd7;
    end else if (p_Result_35_3_fu_1783_p4[8] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd8;
    end else if (p_Result_35_3_fu_1783_p4[9] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd9;
    end else if (p_Result_35_3_fu_1783_p4[10] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd10;
    end else if (p_Result_35_3_fu_1783_p4[11] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd11;
    end else if (p_Result_35_3_fu_1783_p4[12] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd12;
    end else if (p_Result_35_3_fu_1783_p4[13] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd13;
    end else if (p_Result_35_3_fu_1783_p4[14] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd14;
    end else if (p_Result_35_3_fu_1783_p4[15] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd15;
    end else if (p_Result_35_3_fu_1783_p4[16] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd16;
    end else if (p_Result_35_3_fu_1783_p4[17] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd17;
    end else if (p_Result_35_3_fu_1783_p4[18] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd18;
    end else if (p_Result_35_3_fu_1783_p4[19] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd19;
    end else if (p_Result_35_3_fu_1783_p4[20] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd20;
    end else if (p_Result_35_3_fu_1783_p4[21] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd21;
    end else if (p_Result_35_3_fu_1783_p4[22] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd22;
    end else if (p_Result_35_3_fu_1783_p4[23] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd23;
    end else if (p_Result_35_3_fu_1783_p4[24] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd24;
    end else if (p_Result_35_3_fu_1783_p4[25] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd25;
    end else if (p_Result_35_3_fu_1783_p4[26] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd26;
    end else if (p_Result_35_3_fu_1783_p4[27] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd27;
    end else if (p_Result_35_3_fu_1783_p4[28] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd28;
    end else if (p_Result_35_3_fu_1783_p4[29] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd29;
    end else if (p_Result_35_3_fu_1783_p4[30] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd30;
    end else if (p_Result_35_3_fu_1783_p4[31] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd31;
    end else if (p_Result_35_3_fu_1783_p4[32] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd32;
    end else if (p_Result_35_3_fu_1783_p4[33] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd33;
    end else if (p_Result_35_3_fu_1783_p4[34] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd34;
    end else if (p_Result_35_3_fu_1783_p4[35] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd35;
    end else if (p_Result_35_3_fu_1783_p4[36] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd36;
    end else if (p_Result_35_3_fu_1783_p4[37] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd37;
    end else if (p_Result_35_3_fu_1783_p4[38] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd38;
    end else if (p_Result_35_3_fu_1783_p4[39] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd39;
    end else if (p_Result_35_3_fu_1783_p4[40] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd40;
    end else if (p_Result_35_3_fu_1783_p4[41] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd41;
    end else if (p_Result_35_3_fu_1783_p4[42] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd42;
    end else if (p_Result_35_3_fu_1783_p4[43] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd43;
    end else if (p_Result_35_3_fu_1783_p4[44] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd44;
    end else if (p_Result_35_3_fu_1783_p4[45] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd45;
    end else if (p_Result_35_3_fu_1783_p4[46] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd46;
    end else if (p_Result_35_3_fu_1783_p4[47] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd47;
    end else if (p_Result_35_3_fu_1783_p4[48] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd48;
    end else if (p_Result_35_3_fu_1783_p4[49] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd49;
    end else if (p_Result_35_3_fu_1783_p4[50] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd50;
    end else if (p_Result_35_3_fu_1783_p4[51] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd51;
    end else if (p_Result_35_3_fu_1783_p4[52] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd52;
    end else if (p_Result_35_3_fu_1783_p4[53] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd53;
    end else if (p_Result_35_3_fu_1783_p4[54] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd54;
    end else if (p_Result_35_3_fu_1783_p4[55] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd55;
    end else if (p_Result_35_3_fu_1783_p4[56] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd56;
    end else if (p_Result_35_3_fu_1783_p4[57] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd57;
    end else if (p_Result_35_3_fu_1783_p4[58] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd58;
    end else if (p_Result_35_3_fu_1783_p4[59] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd59;
    end else if (p_Result_35_3_fu_1783_p4[60] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd60;
    end else if (p_Result_35_3_fu_1783_p4[61] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd61;
    end else if (p_Result_35_3_fu_1783_p4[62] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd62;
    end else if (p_Result_35_3_fu_1783_p4[63] == 1'b1) begin
        tmp_148_3_fu_1793_p3 = 64'd63;
    end else begin
        tmp_148_3_fu_1793_p3 = 64'd64;
    end
end


always @ (p_Result_35_4_fu_2020_p4) begin
    if (p_Result_35_4_fu_2020_p4[0] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd0;
    end else if (p_Result_35_4_fu_2020_p4[1] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd1;
    end else if (p_Result_35_4_fu_2020_p4[2] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd2;
    end else if (p_Result_35_4_fu_2020_p4[3] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd3;
    end else if (p_Result_35_4_fu_2020_p4[4] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd4;
    end else if (p_Result_35_4_fu_2020_p4[5] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd5;
    end else if (p_Result_35_4_fu_2020_p4[6] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd6;
    end else if (p_Result_35_4_fu_2020_p4[7] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd7;
    end else if (p_Result_35_4_fu_2020_p4[8] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd8;
    end else if (p_Result_35_4_fu_2020_p4[9] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd9;
    end else if (p_Result_35_4_fu_2020_p4[10] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd10;
    end else if (p_Result_35_4_fu_2020_p4[11] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd11;
    end else if (p_Result_35_4_fu_2020_p4[12] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd12;
    end else if (p_Result_35_4_fu_2020_p4[13] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd13;
    end else if (p_Result_35_4_fu_2020_p4[14] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd14;
    end else if (p_Result_35_4_fu_2020_p4[15] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd15;
    end else if (p_Result_35_4_fu_2020_p4[16] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd16;
    end else if (p_Result_35_4_fu_2020_p4[17] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd17;
    end else if (p_Result_35_4_fu_2020_p4[18] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd18;
    end else if (p_Result_35_4_fu_2020_p4[19] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd19;
    end else if (p_Result_35_4_fu_2020_p4[20] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd20;
    end else if (p_Result_35_4_fu_2020_p4[21] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd21;
    end else if (p_Result_35_4_fu_2020_p4[22] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd22;
    end else if (p_Result_35_4_fu_2020_p4[23] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd23;
    end else if (p_Result_35_4_fu_2020_p4[24] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd24;
    end else if (p_Result_35_4_fu_2020_p4[25] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd25;
    end else if (p_Result_35_4_fu_2020_p4[26] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd26;
    end else if (p_Result_35_4_fu_2020_p4[27] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd27;
    end else if (p_Result_35_4_fu_2020_p4[28] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd28;
    end else if (p_Result_35_4_fu_2020_p4[29] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd29;
    end else if (p_Result_35_4_fu_2020_p4[30] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd30;
    end else if (p_Result_35_4_fu_2020_p4[31] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd31;
    end else if (p_Result_35_4_fu_2020_p4[32] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd32;
    end else if (p_Result_35_4_fu_2020_p4[33] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd33;
    end else if (p_Result_35_4_fu_2020_p4[34] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd34;
    end else if (p_Result_35_4_fu_2020_p4[35] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd35;
    end else if (p_Result_35_4_fu_2020_p4[36] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd36;
    end else if (p_Result_35_4_fu_2020_p4[37] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd37;
    end else if (p_Result_35_4_fu_2020_p4[38] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd38;
    end else if (p_Result_35_4_fu_2020_p4[39] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd39;
    end else if (p_Result_35_4_fu_2020_p4[40] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd40;
    end else if (p_Result_35_4_fu_2020_p4[41] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd41;
    end else if (p_Result_35_4_fu_2020_p4[42] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd42;
    end else if (p_Result_35_4_fu_2020_p4[43] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd43;
    end else if (p_Result_35_4_fu_2020_p4[44] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd44;
    end else if (p_Result_35_4_fu_2020_p4[45] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd45;
    end else if (p_Result_35_4_fu_2020_p4[46] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd46;
    end else if (p_Result_35_4_fu_2020_p4[47] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd47;
    end else if (p_Result_35_4_fu_2020_p4[48] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd48;
    end else if (p_Result_35_4_fu_2020_p4[49] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd49;
    end else if (p_Result_35_4_fu_2020_p4[50] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd50;
    end else if (p_Result_35_4_fu_2020_p4[51] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd51;
    end else if (p_Result_35_4_fu_2020_p4[52] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd52;
    end else if (p_Result_35_4_fu_2020_p4[53] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd53;
    end else if (p_Result_35_4_fu_2020_p4[54] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd54;
    end else if (p_Result_35_4_fu_2020_p4[55] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd55;
    end else if (p_Result_35_4_fu_2020_p4[56] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd56;
    end else if (p_Result_35_4_fu_2020_p4[57] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd57;
    end else if (p_Result_35_4_fu_2020_p4[58] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd58;
    end else if (p_Result_35_4_fu_2020_p4[59] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd59;
    end else if (p_Result_35_4_fu_2020_p4[60] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd60;
    end else if (p_Result_35_4_fu_2020_p4[61] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd61;
    end else if (p_Result_35_4_fu_2020_p4[62] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd62;
    end else if (p_Result_35_4_fu_2020_p4[63] == 1'b1) begin
        tmp_148_4_fu_2030_p3 = 64'd63;
    end else begin
        tmp_148_4_fu_2030_p3 = 64'd64;
    end
end


always @ (p_Result_35_5_fu_2049_p4) begin
    if (p_Result_35_5_fu_2049_p4[0] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd0;
    end else if (p_Result_35_5_fu_2049_p4[1] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd1;
    end else if (p_Result_35_5_fu_2049_p4[2] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd2;
    end else if (p_Result_35_5_fu_2049_p4[3] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd3;
    end else if (p_Result_35_5_fu_2049_p4[4] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd4;
    end else if (p_Result_35_5_fu_2049_p4[5] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd5;
    end else if (p_Result_35_5_fu_2049_p4[6] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd6;
    end else if (p_Result_35_5_fu_2049_p4[7] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd7;
    end else if (p_Result_35_5_fu_2049_p4[8] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd8;
    end else if (p_Result_35_5_fu_2049_p4[9] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd9;
    end else if (p_Result_35_5_fu_2049_p4[10] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd10;
    end else if (p_Result_35_5_fu_2049_p4[11] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd11;
    end else if (p_Result_35_5_fu_2049_p4[12] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd12;
    end else if (p_Result_35_5_fu_2049_p4[13] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd13;
    end else if (p_Result_35_5_fu_2049_p4[14] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd14;
    end else if (p_Result_35_5_fu_2049_p4[15] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd15;
    end else if (p_Result_35_5_fu_2049_p4[16] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd16;
    end else if (p_Result_35_5_fu_2049_p4[17] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd17;
    end else if (p_Result_35_5_fu_2049_p4[18] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd18;
    end else if (p_Result_35_5_fu_2049_p4[19] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd19;
    end else if (p_Result_35_5_fu_2049_p4[20] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd20;
    end else if (p_Result_35_5_fu_2049_p4[21] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd21;
    end else if (p_Result_35_5_fu_2049_p4[22] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd22;
    end else if (p_Result_35_5_fu_2049_p4[23] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd23;
    end else if (p_Result_35_5_fu_2049_p4[24] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd24;
    end else if (p_Result_35_5_fu_2049_p4[25] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd25;
    end else if (p_Result_35_5_fu_2049_p4[26] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd26;
    end else if (p_Result_35_5_fu_2049_p4[27] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd27;
    end else if (p_Result_35_5_fu_2049_p4[28] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd28;
    end else if (p_Result_35_5_fu_2049_p4[29] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd29;
    end else if (p_Result_35_5_fu_2049_p4[30] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd30;
    end else if (p_Result_35_5_fu_2049_p4[31] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd31;
    end else if (p_Result_35_5_fu_2049_p4[32] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd32;
    end else if (p_Result_35_5_fu_2049_p4[33] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd33;
    end else if (p_Result_35_5_fu_2049_p4[34] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd34;
    end else if (p_Result_35_5_fu_2049_p4[35] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd35;
    end else if (p_Result_35_5_fu_2049_p4[36] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd36;
    end else if (p_Result_35_5_fu_2049_p4[37] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd37;
    end else if (p_Result_35_5_fu_2049_p4[38] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd38;
    end else if (p_Result_35_5_fu_2049_p4[39] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd39;
    end else if (p_Result_35_5_fu_2049_p4[40] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd40;
    end else if (p_Result_35_5_fu_2049_p4[41] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd41;
    end else if (p_Result_35_5_fu_2049_p4[42] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd42;
    end else if (p_Result_35_5_fu_2049_p4[43] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd43;
    end else if (p_Result_35_5_fu_2049_p4[44] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd44;
    end else if (p_Result_35_5_fu_2049_p4[45] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd45;
    end else if (p_Result_35_5_fu_2049_p4[46] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd46;
    end else if (p_Result_35_5_fu_2049_p4[47] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd47;
    end else if (p_Result_35_5_fu_2049_p4[48] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd48;
    end else if (p_Result_35_5_fu_2049_p4[49] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd49;
    end else if (p_Result_35_5_fu_2049_p4[50] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd50;
    end else if (p_Result_35_5_fu_2049_p4[51] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd51;
    end else if (p_Result_35_5_fu_2049_p4[52] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd52;
    end else if (p_Result_35_5_fu_2049_p4[53] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd53;
    end else if (p_Result_35_5_fu_2049_p4[54] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd54;
    end else if (p_Result_35_5_fu_2049_p4[55] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd55;
    end else if (p_Result_35_5_fu_2049_p4[56] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd56;
    end else if (p_Result_35_5_fu_2049_p4[57] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd57;
    end else if (p_Result_35_5_fu_2049_p4[58] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd58;
    end else if (p_Result_35_5_fu_2049_p4[59] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd59;
    end else if (p_Result_35_5_fu_2049_p4[60] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd60;
    end else if (p_Result_35_5_fu_2049_p4[61] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd61;
    end else if (p_Result_35_5_fu_2049_p4[62] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd62;
    end else if (p_Result_35_5_fu_2049_p4[63] == 1'b1) begin
        tmp_148_5_fu_2059_p3 = 64'd63;
    end else begin
        tmp_148_5_fu_2059_p3 = 64'd64;
    end
end


always @ (p_Result_35_6_fu_2265_p4) begin
    if (p_Result_35_6_fu_2265_p4[0] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd0;
    end else if (p_Result_35_6_fu_2265_p4[1] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd1;
    end else if (p_Result_35_6_fu_2265_p4[2] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd2;
    end else if (p_Result_35_6_fu_2265_p4[3] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd3;
    end else if (p_Result_35_6_fu_2265_p4[4] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd4;
    end else if (p_Result_35_6_fu_2265_p4[5] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd5;
    end else if (p_Result_35_6_fu_2265_p4[6] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd6;
    end else if (p_Result_35_6_fu_2265_p4[7] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd7;
    end else if (p_Result_35_6_fu_2265_p4[8] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd8;
    end else if (p_Result_35_6_fu_2265_p4[9] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd9;
    end else if (p_Result_35_6_fu_2265_p4[10] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd10;
    end else if (p_Result_35_6_fu_2265_p4[11] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd11;
    end else if (p_Result_35_6_fu_2265_p4[12] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd12;
    end else if (p_Result_35_6_fu_2265_p4[13] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd13;
    end else if (p_Result_35_6_fu_2265_p4[14] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd14;
    end else if (p_Result_35_6_fu_2265_p4[15] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd15;
    end else if (p_Result_35_6_fu_2265_p4[16] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd16;
    end else if (p_Result_35_6_fu_2265_p4[17] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd17;
    end else if (p_Result_35_6_fu_2265_p4[18] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd18;
    end else if (p_Result_35_6_fu_2265_p4[19] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd19;
    end else if (p_Result_35_6_fu_2265_p4[20] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd20;
    end else if (p_Result_35_6_fu_2265_p4[21] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd21;
    end else if (p_Result_35_6_fu_2265_p4[22] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd22;
    end else if (p_Result_35_6_fu_2265_p4[23] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd23;
    end else if (p_Result_35_6_fu_2265_p4[24] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd24;
    end else if (p_Result_35_6_fu_2265_p4[25] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd25;
    end else if (p_Result_35_6_fu_2265_p4[26] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd26;
    end else if (p_Result_35_6_fu_2265_p4[27] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd27;
    end else if (p_Result_35_6_fu_2265_p4[28] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd28;
    end else if (p_Result_35_6_fu_2265_p4[29] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd29;
    end else if (p_Result_35_6_fu_2265_p4[30] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd30;
    end else if (p_Result_35_6_fu_2265_p4[31] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd31;
    end else if (p_Result_35_6_fu_2265_p4[32] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd32;
    end else if (p_Result_35_6_fu_2265_p4[33] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd33;
    end else if (p_Result_35_6_fu_2265_p4[34] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd34;
    end else if (p_Result_35_6_fu_2265_p4[35] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd35;
    end else if (p_Result_35_6_fu_2265_p4[36] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd36;
    end else if (p_Result_35_6_fu_2265_p4[37] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd37;
    end else if (p_Result_35_6_fu_2265_p4[38] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd38;
    end else if (p_Result_35_6_fu_2265_p4[39] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd39;
    end else if (p_Result_35_6_fu_2265_p4[40] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd40;
    end else if (p_Result_35_6_fu_2265_p4[41] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd41;
    end else if (p_Result_35_6_fu_2265_p4[42] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd42;
    end else if (p_Result_35_6_fu_2265_p4[43] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd43;
    end else if (p_Result_35_6_fu_2265_p4[44] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd44;
    end else if (p_Result_35_6_fu_2265_p4[45] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd45;
    end else if (p_Result_35_6_fu_2265_p4[46] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd46;
    end else if (p_Result_35_6_fu_2265_p4[47] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd47;
    end else if (p_Result_35_6_fu_2265_p4[48] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd48;
    end else if (p_Result_35_6_fu_2265_p4[49] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd49;
    end else if (p_Result_35_6_fu_2265_p4[50] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd50;
    end else if (p_Result_35_6_fu_2265_p4[51] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd51;
    end else if (p_Result_35_6_fu_2265_p4[52] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd52;
    end else if (p_Result_35_6_fu_2265_p4[53] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd53;
    end else if (p_Result_35_6_fu_2265_p4[54] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd54;
    end else if (p_Result_35_6_fu_2265_p4[55] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd55;
    end else if (p_Result_35_6_fu_2265_p4[56] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd56;
    end else if (p_Result_35_6_fu_2265_p4[57] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd57;
    end else if (p_Result_35_6_fu_2265_p4[58] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd58;
    end else if (p_Result_35_6_fu_2265_p4[59] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd59;
    end else if (p_Result_35_6_fu_2265_p4[60] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd60;
    end else if (p_Result_35_6_fu_2265_p4[61] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd61;
    end else if (p_Result_35_6_fu_2265_p4[62] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd62;
    end else if (p_Result_35_6_fu_2265_p4[63] == 1'b1) begin
        tmp_148_6_fu_2275_p3 = 64'd63;
    end else begin
        tmp_148_6_fu_2275_p3 = 64'd64;
    end
end


always @ (p_Result_35_7_fu_2294_p4) begin
    if (p_Result_35_7_fu_2294_p4[0] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd0;
    end else if (p_Result_35_7_fu_2294_p4[1] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd1;
    end else if (p_Result_35_7_fu_2294_p4[2] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd2;
    end else if (p_Result_35_7_fu_2294_p4[3] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd3;
    end else if (p_Result_35_7_fu_2294_p4[4] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd4;
    end else if (p_Result_35_7_fu_2294_p4[5] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd5;
    end else if (p_Result_35_7_fu_2294_p4[6] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd6;
    end else if (p_Result_35_7_fu_2294_p4[7] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd7;
    end else if (p_Result_35_7_fu_2294_p4[8] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd8;
    end else if (p_Result_35_7_fu_2294_p4[9] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd9;
    end else if (p_Result_35_7_fu_2294_p4[10] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd10;
    end else if (p_Result_35_7_fu_2294_p4[11] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd11;
    end else if (p_Result_35_7_fu_2294_p4[12] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd12;
    end else if (p_Result_35_7_fu_2294_p4[13] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd13;
    end else if (p_Result_35_7_fu_2294_p4[14] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd14;
    end else if (p_Result_35_7_fu_2294_p4[15] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd15;
    end else if (p_Result_35_7_fu_2294_p4[16] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd16;
    end else if (p_Result_35_7_fu_2294_p4[17] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd17;
    end else if (p_Result_35_7_fu_2294_p4[18] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd18;
    end else if (p_Result_35_7_fu_2294_p4[19] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd19;
    end else if (p_Result_35_7_fu_2294_p4[20] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd20;
    end else if (p_Result_35_7_fu_2294_p4[21] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd21;
    end else if (p_Result_35_7_fu_2294_p4[22] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd22;
    end else if (p_Result_35_7_fu_2294_p4[23] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd23;
    end else if (p_Result_35_7_fu_2294_p4[24] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd24;
    end else if (p_Result_35_7_fu_2294_p4[25] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd25;
    end else if (p_Result_35_7_fu_2294_p4[26] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd26;
    end else if (p_Result_35_7_fu_2294_p4[27] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd27;
    end else if (p_Result_35_7_fu_2294_p4[28] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd28;
    end else if (p_Result_35_7_fu_2294_p4[29] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd29;
    end else if (p_Result_35_7_fu_2294_p4[30] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd30;
    end else if (p_Result_35_7_fu_2294_p4[31] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd31;
    end else if (p_Result_35_7_fu_2294_p4[32] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd32;
    end else if (p_Result_35_7_fu_2294_p4[33] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd33;
    end else if (p_Result_35_7_fu_2294_p4[34] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd34;
    end else if (p_Result_35_7_fu_2294_p4[35] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd35;
    end else if (p_Result_35_7_fu_2294_p4[36] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd36;
    end else if (p_Result_35_7_fu_2294_p4[37] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd37;
    end else if (p_Result_35_7_fu_2294_p4[38] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd38;
    end else if (p_Result_35_7_fu_2294_p4[39] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd39;
    end else if (p_Result_35_7_fu_2294_p4[40] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd40;
    end else if (p_Result_35_7_fu_2294_p4[41] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd41;
    end else if (p_Result_35_7_fu_2294_p4[42] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd42;
    end else if (p_Result_35_7_fu_2294_p4[43] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd43;
    end else if (p_Result_35_7_fu_2294_p4[44] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd44;
    end else if (p_Result_35_7_fu_2294_p4[45] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd45;
    end else if (p_Result_35_7_fu_2294_p4[46] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd46;
    end else if (p_Result_35_7_fu_2294_p4[47] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd47;
    end else if (p_Result_35_7_fu_2294_p4[48] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd48;
    end else if (p_Result_35_7_fu_2294_p4[49] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd49;
    end else if (p_Result_35_7_fu_2294_p4[50] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd50;
    end else if (p_Result_35_7_fu_2294_p4[51] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd51;
    end else if (p_Result_35_7_fu_2294_p4[52] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd52;
    end else if (p_Result_35_7_fu_2294_p4[53] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd53;
    end else if (p_Result_35_7_fu_2294_p4[54] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd54;
    end else if (p_Result_35_7_fu_2294_p4[55] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd55;
    end else if (p_Result_35_7_fu_2294_p4[56] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd56;
    end else if (p_Result_35_7_fu_2294_p4[57] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd57;
    end else if (p_Result_35_7_fu_2294_p4[58] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd58;
    end else if (p_Result_35_7_fu_2294_p4[59] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd59;
    end else if (p_Result_35_7_fu_2294_p4[60] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd60;
    end else if (p_Result_35_7_fu_2294_p4[61] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd61;
    end else if (p_Result_35_7_fu_2294_p4[62] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd62;
    end else if (p_Result_35_7_fu_2294_p4[63] == 1'b1) begin
        tmp_148_7_fu_2304_p3 = 64'd63;
    end else begin
        tmp_148_7_fu_2304_p3 = 64'd64;
    end
end


always @ (p_Result_35_8_fu_2473_p4) begin
    if (p_Result_35_8_fu_2473_p4[0] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd0;
    end else if (p_Result_35_8_fu_2473_p4[1] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd1;
    end else if (p_Result_35_8_fu_2473_p4[2] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd2;
    end else if (p_Result_35_8_fu_2473_p4[3] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd3;
    end else if (p_Result_35_8_fu_2473_p4[4] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd4;
    end else if (p_Result_35_8_fu_2473_p4[5] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd5;
    end else if (p_Result_35_8_fu_2473_p4[6] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd6;
    end else if (p_Result_35_8_fu_2473_p4[7] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd7;
    end else if (p_Result_35_8_fu_2473_p4[8] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd8;
    end else if (p_Result_35_8_fu_2473_p4[9] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd9;
    end else if (p_Result_35_8_fu_2473_p4[10] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd10;
    end else if (p_Result_35_8_fu_2473_p4[11] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd11;
    end else if (p_Result_35_8_fu_2473_p4[12] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd12;
    end else if (p_Result_35_8_fu_2473_p4[13] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd13;
    end else if (p_Result_35_8_fu_2473_p4[14] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd14;
    end else if (p_Result_35_8_fu_2473_p4[15] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd15;
    end else if (p_Result_35_8_fu_2473_p4[16] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd16;
    end else if (p_Result_35_8_fu_2473_p4[17] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd17;
    end else if (p_Result_35_8_fu_2473_p4[18] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd18;
    end else if (p_Result_35_8_fu_2473_p4[19] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd19;
    end else if (p_Result_35_8_fu_2473_p4[20] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd20;
    end else if (p_Result_35_8_fu_2473_p4[21] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd21;
    end else if (p_Result_35_8_fu_2473_p4[22] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd22;
    end else if (p_Result_35_8_fu_2473_p4[23] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd23;
    end else if (p_Result_35_8_fu_2473_p4[24] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd24;
    end else if (p_Result_35_8_fu_2473_p4[25] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd25;
    end else if (p_Result_35_8_fu_2473_p4[26] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd26;
    end else if (p_Result_35_8_fu_2473_p4[27] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd27;
    end else if (p_Result_35_8_fu_2473_p4[28] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd28;
    end else if (p_Result_35_8_fu_2473_p4[29] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd29;
    end else if (p_Result_35_8_fu_2473_p4[30] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd30;
    end else if (p_Result_35_8_fu_2473_p4[31] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd31;
    end else if (p_Result_35_8_fu_2473_p4[32] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd32;
    end else if (p_Result_35_8_fu_2473_p4[33] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd33;
    end else if (p_Result_35_8_fu_2473_p4[34] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd34;
    end else if (p_Result_35_8_fu_2473_p4[35] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd35;
    end else if (p_Result_35_8_fu_2473_p4[36] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd36;
    end else if (p_Result_35_8_fu_2473_p4[37] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd37;
    end else if (p_Result_35_8_fu_2473_p4[38] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd38;
    end else if (p_Result_35_8_fu_2473_p4[39] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd39;
    end else if (p_Result_35_8_fu_2473_p4[40] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd40;
    end else if (p_Result_35_8_fu_2473_p4[41] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd41;
    end else if (p_Result_35_8_fu_2473_p4[42] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd42;
    end else if (p_Result_35_8_fu_2473_p4[43] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd43;
    end else if (p_Result_35_8_fu_2473_p4[44] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd44;
    end else if (p_Result_35_8_fu_2473_p4[45] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd45;
    end else if (p_Result_35_8_fu_2473_p4[46] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd46;
    end else if (p_Result_35_8_fu_2473_p4[47] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd47;
    end else if (p_Result_35_8_fu_2473_p4[48] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd48;
    end else if (p_Result_35_8_fu_2473_p4[49] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd49;
    end else if (p_Result_35_8_fu_2473_p4[50] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd50;
    end else if (p_Result_35_8_fu_2473_p4[51] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd51;
    end else if (p_Result_35_8_fu_2473_p4[52] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd52;
    end else if (p_Result_35_8_fu_2473_p4[53] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd53;
    end else if (p_Result_35_8_fu_2473_p4[54] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd54;
    end else if (p_Result_35_8_fu_2473_p4[55] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd55;
    end else if (p_Result_35_8_fu_2473_p4[56] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd56;
    end else if (p_Result_35_8_fu_2473_p4[57] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd57;
    end else if (p_Result_35_8_fu_2473_p4[58] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd58;
    end else if (p_Result_35_8_fu_2473_p4[59] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd59;
    end else if (p_Result_35_8_fu_2473_p4[60] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd60;
    end else if (p_Result_35_8_fu_2473_p4[61] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd61;
    end else if (p_Result_35_8_fu_2473_p4[62] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd62;
    end else if (p_Result_35_8_fu_2473_p4[63] == 1'b1) begin
        tmp_148_8_fu_2483_p3 = 64'd63;
    end else begin
        tmp_148_8_fu_2483_p3 = 64'd64;
    end
end

assign tmp_148_fu_1904_p1 = tmp_V_2_2_reg_3712[31:0];

assign tmp_149_fu_1919_p1 = msb_idx_2_2_fu_1883_p2[5:0];

assign tmp_150_1_fu_1708_p2 = (32'd31 - msb_idx_2_1_fu_1684_p2);

assign tmp_150_2_fu_1907_p2 = (32'd31 - msb_idx_2_2_fu_1883_p2);

assign tmp_150_3_fu_1974_p2 = (32'd31 - msb_idx_2_3_fu_1950_p2);

assign tmp_150_4_fu_2152_p2 = (32'd31 - msb_idx_2_4_fu_2128_p2);

assign tmp_150_5_fu_2219_p2 = (32'd31 - msb_idx_2_5_fu_2195_p2);

assign tmp_150_6_fu_2360_p2 = (32'd31 - msb_idx_2_6_fu_2336_p2);

assign tmp_150_7_fu_2427_p2 = (32'd31 - msb_idx_2_7_fu_2403_p2);

assign tmp_150_8_fu_2523_p2 = (32'd31 - msb_idx_2_8_fu_2499_p2);

assign tmp_150_fu_1923_p2 = ($signed(6'd33) + $signed(tmp_149_fu_1919_p1));

assign tmp_151_fu_1929_p1 = tmp_150_fu_1923_p2;

assign tmp_152_1_fu_2600_p2 = ((p_Result_22_1_fu_2590_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_2_fu_2722_p2 = ((p_Result_22_2_fu_2712_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_3_fu_2742_p2 = ((p_Result_22_3_fu_2732_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_4_fu_2870_p2 = ((p_Result_22_4_fu_2860_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_5_fu_2890_p2 = ((p_Result_22_5_fu_2880_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_6_fu_3018_p2 = ((p_Result_22_6_fu_3008_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_7_fu_3038_p2 = ((p_Result_22_7_fu_3028_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_8_fu_3166_p2 = ((p_Result_22_8_fu_3156_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_152_fu_1933_p2 = tmp_V_2_2_cast_reg_3773 >> tmp_151_fu_1929_p1;

assign tmp_153_fu_1938_p1 = tmp_152_fu_1933_p2[31:0];

assign tmp_154_1_fu_2703_p1 = tmp_91_fu_2654_p2;

assign tmp_154_2_fu_2797_p1 = tmp_155_1_fu_2748_p2;

assign tmp_154_3_fu_2851_p1 = tmp_155_2_fu_2802_p2;

assign tmp_154_4_fu_2945_p1 = tmp_155_3_fu_2896_p2;

assign tmp_154_5_fu_2999_p1 = tmp_155_4_fu_2950_p2;

assign tmp_154_6_fu_3093_p1 = tmp_155_5_fu_3044_p2;

assign tmp_154_7_fu_3147_p1 = tmp_155_6_fu_3098_p2;

assign tmp_154_8_fu_3221_p1 = tmp_155_7_fu_3172_p2;

assign tmp_154_fu_1458_p1 = p_Val2_55_3_fu_1453_p2[61:0];

assign tmp_155_1_fu_2748_p2 = (32'd2 + indvars_iv_in_mid2_reg_3490_pp0_iter2_reg);

assign tmp_155_2_fu_2802_p2 = (32'd3 + indvars_iv_in_mid2_reg_3490_pp0_iter2_reg);

assign tmp_155_3_fu_2896_p2 = (32'd4 + indvars_iv_in_mid2_reg_3490_pp0_iter2_reg);

assign tmp_155_4_fu_2950_p2 = (32'd5 + indvars_iv_in_mid2_reg_3490_pp0_iter2_reg);

assign tmp_155_5_fu_3044_p2 = (32'd6 + indvars_iv_in_mid2_reg_3490_pp0_iter3_reg);

assign tmp_155_6_fu_3098_p2 = (32'd7 + indvars_iv_in_mid2_reg_3490_pp0_iter3_reg);

assign tmp_155_7_fu_3172_p2 = (32'd8 + indvars_iv_in_mid2_reg_3490_pp0_iter3_reg);

assign tmp_156_fu_1801_p1 = tmp_148_3_fu_1793_p3[31:0];

assign tmp_157_fu_1805_p1 = tmp_148_3_fu_1793_p3[7:0];

assign tmp_158_fu_1955_p4 = {{msb_idx_2_3_fu_1950_p2[31:5]}};

assign tmp_159_fu_1971_p1 = tmp_V_2_3_reg_3723[31:0];

assign tmp_160_fu_1986_p1 = msb_idx_2_3_fu_1950_p2[5:0];

assign tmp_161_fu_1990_p2 = ($signed(6'd33) + $signed(tmp_160_fu_1986_p1));

assign tmp_162_fu_1996_p1 = tmp_161_fu_1990_p2;

assign tmp_163_fu_2000_p2 = tmp_V_2_3_cast_reg_3788 >> tmp_162_fu_1996_p1;

assign tmp_164_fu_2005_p1 = tmp_163_fu_2000_p2[31:0];

assign tmp_165_fu_1584_p1 = p_Val2_55_4_fu_1579_p2[61:0];

assign tmp_167_fu_2038_p1 = tmp_148_4_fu_2030_p3[31:0];

assign tmp_168_fu_2042_p1 = tmp_148_4_fu_2030_p3[7:0];

assign tmp_169_fu_2133_p4 = {{msb_idx_2_4_fu_2128_p2[31:5]}};

assign tmp_170_fu_2149_p1 = tmp_V_2_4_reg_3808[31:0];

assign tmp_171_fu_2164_p1 = msb_idx_2_4_fu_2128_p2[5:0];

assign tmp_172_fu_2168_p2 = ($signed(6'd33) + $signed(tmp_171_fu_2164_p1));

assign tmp_173_fu_2174_p1 = tmp_172_fu_2168_p2;

assign tmp_174_fu_2178_p2 = tmp_V_2_4_cast_reg_3869 >> tmp_173_fu_2174_p1;

assign tmp_175_fu_2183_p1 = tmp_174_fu_2178_p2[31:0];

assign tmp_176_fu_1605_p1 = p_Val2_55_5_fu_1600_p2[61:0];

assign tmp_178_fu_2067_p1 = tmp_148_5_fu_2059_p3[31:0];

assign tmp_179_fu_2071_p1 = tmp_148_5_fu_2059_p3[7:0];

assign tmp_180_fu_2200_p4 = {{msb_idx_2_5_fu_2195_p2[31:5]}};

assign tmp_181_fu_2216_p1 = tmp_V_2_5_reg_3819[31:0];

assign tmp_182_fu_2231_p1 = msb_idx_2_5_fu_2195_p2[5:0];

assign tmp_183_fu_2235_p2 = ($signed(6'd33) + $signed(tmp_182_fu_2231_p1));

assign tmp_184_fu_2241_p1 = tmp_183_fu_2235_p2;

assign tmp_185_fu_2245_p2 = tmp_V_2_5_cast_reg_3884 >> tmp_184_fu_2241_p1;

assign tmp_186_fu_2250_p1 = tmp_185_fu_2245_p2[31:0];

assign tmp_187_fu_1850_p1 = p_Val2_55_6_fu_1845_p2[61:0];

assign tmp_189_fu_2283_p1 = tmp_148_6_fu_2275_p3[31:0];

assign tmp_190_fu_2287_p1 = tmp_148_6_fu_2275_p3[7:0];

assign tmp_191_fu_2341_p4 = {{msb_idx_2_6_fu_2336_p2[31:5]}};

assign tmp_192_fu_2357_p1 = tmp_V_2_6_reg_3904[31:0];

assign tmp_193_fu_2372_p1 = msb_idx_2_6_fu_2336_p2[5:0];

assign tmp_194_fu_2376_p2 = ($signed(6'd33) + $signed(tmp_193_fu_2372_p1));

assign tmp_195_fu_2382_p1 = tmp_194_fu_2376_p2;

assign tmp_196_fu_2386_p2 = tmp_V_2_6_cast_reg_3948 >> tmp_195_fu_2382_p1;

assign tmp_197_fu_2391_p1 = tmp_196_fu_2386_p2[31:0];

assign tmp_198_fu_1871_p1 = p_Val2_55_7_fu_1866_p2[61:0];

assign tmp_200_fu_2312_p1 = tmp_148_7_fu_2304_p3[31:0];

assign tmp_201_fu_2316_p1 = tmp_148_7_fu_2304_p3[7:0];

assign tmp_202_fu_2408_p4 = {{msb_idx_2_7_fu_2403_p2[31:5]}};

assign tmp_203_fu_2424_p1 = tmp_V_2_7_reg_3915[31:0];

assign tmp_204_fu_2439_p1 = msb_idx_2_7_fu_2403_p2[5:0];

assign tmp_205_fu_2443_p2 = ($signed(6'd33) + $signed(tmp_204_fu_2439_p1));

assign tmp_206_fu_2449_p1 = tmp_205_fu_2443_p2;

assign tmp_207_fu_2453_p2 = tmp_V_2_7_cast_reg_3963 >> tmp_206_fu_2449_p1;

assign tmp_208_fu_2458_p1 = tmp_207_fu_2453_p2[31:0];

assign tmp_209_fu_2116_p1 = p_Val2_55_8_fu_2111_p2[61:0];

assign tmp_211_fu_2491_p1 = tmp_148_8_fu_2483_p3[31:0];

assign tmp_212_fu_2495_p1 = tmp_148_8_fu_2483_p3[7:0];

assign tmp_213_fu_2504_p4 = {{msb_idx_2_8_fu_2499_p2[31:5]}};

assign tmp_214_fu_2520_p1 = tmp_V_2_8_reg_3983[31:0];

assign tmp_215_fu_2535_p1 = msb_idx_2_8_fu_2499_p2[5:0];

assign tmp_216_fu_2539_p2 = ($signed(6'd33) + $signed(tmp_215_fu_2535_p1));

assign tmp_217_fu_2545_p1 = tmp_216_fu_2539_p2;

assign tmp_218_fu_2549_p2 = tmp_V_2_8_cast_reg_3999 >> tmp_217_fu_2545_p1;

assign tmp_219_fu_2554_p1 = tmp_218_fu_2549_p2[31:0];

assign tmp_23_fu_794_p2 = ($signed(8'd158) - $signed(tmp_61_reg_3337));

assign tmp_24_fu_799_p1 = tmp_59_reg_3352;

assign tmp_25_fu_808_p3 = {{is_neg_reg_3309}, {p_Repl2_1_trunc_fu_802_p2}};

assign tmp_30_fu_907_p3 = {{1'd1}, {tmp_101_reg_3384}};

assign tmp_31_fu_666_p2 = (64'd0 - p_Val2_1_reg_3302);


always @ (p_Result_s_fu_681_p4) begin
    if (p_Result_s_fu_681_p4[0] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd0;
    end else if (p_Result_s_fu_681_p4[1] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd1;
    end else if (p_Result_s_fu_681_p4[2] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd2;
    end else if (p_Result_s_fu_681_p4[3] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd3;
    end else if (p_Result_s_fu_681_p4[4] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd4;
    end else if (p_Result_s_fu_681_p4[5] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd5;
    end else if (p_Result_s_fu_681_p4[6] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd6;
    end else if (p_Result_s_fu_681_p4[7] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd7;
    end else if (p_Result_s_fu_681_p4[8] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd8;
    end else if (p_Result_s_fu_681_p4[9] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd9;
    end else if (p_Result_s_fu_681_p4[10] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd10;
    end else if (p_Result_s_fu_681_p4[11] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd11;
    end else if (p_Result_s_fu_681_p4[12] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd12;
    end else if (p_Result_s_fu_681_p4[13] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd13;
    end else if (p_Result_s_fu_681_p4[14] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd14;
    end else if (p_Result_s_fu_681_p4[15] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd15;
    end else if (p_Result_s_fu_681_p4[16] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd16;
    end else if (p_Result_s_fu_681_p4[17] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd17;
    end else if (p_Result_s_fu_681_p4[18] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd18;
    end else if (p_Result_s_fu_681_p4[19] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd19;
    end else if (p_Result_s_fu_681_p4[20] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd20;
    end else if (p_Result_s_fu_681_p4[21] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd21;
    end else if (p_Result_s_fu_681_p4[22] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd22;
    end else if (p_Result_s_fu_681_p4[23] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd23;
    end else if (p_Result_s_fu_681_p4[24] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd24;
    end else if (p_Result_s_fu_681_p4[25] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd25;
    end else if (p_Result_s_fu_681_p4[26] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd26;
    end else if (p_Result_s_fu_681_p4[27] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd27;
    end else if (p_Result_s_fu_681_p4[28] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd28;
    end else if (p_Result_s_fu_681_p4[29] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd29;
    end else if (p_Result_s_fu_681_p4[30] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd30;
    end else if (p_Result_s_fu_681_p4[31] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd31;
    end else if (p_Result_s_fu_681_p4[32] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd32;
    end else if (p_Result_s_fu_681_p4[33] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd33;
    end else if (p_Result_s_fu_681_p4[34] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd34;
    end else if (p_Result_s_fu_681_p4[35] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd35;
    end else if (p_Result_s_fu_681_p4[36] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd36;
    end else if (p_Result_s_fu_681_p4[37] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd37;
    end else if (p_Result_s_fu_681_p4[38] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd38;
    end else if (p_Result_s_fu_681_p4[39] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd39;
    end else if (p_Result_s_fu_681_p4[40] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd40;
    end else if (p_Result_s_fu_681_p4[41] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd41;
    end else if (p_Result_s_fu_681_p4[42] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd42;
    end else if (p_Result_s_fu_681_p4[43] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd43;
    end else if (p_Result_s_fu_681_p4[44] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd44;
    end else if (p_Result_s_fu_681_p4[45] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd45;
    end else if (p_Result_s_fu_681_p4[46] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd46;
    end else if (p_Result_s_fu_681_p4[47] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd47;
    end else if (p_Result_s_fu_681_p4[48] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd48;
    end else if (p_Result_s_fu_681_p4[49] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd49;
    end else if (p_Result_s_fu_681_p4[50] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd50;
    end else if (p_Result_s_fu_681_p4[51] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd51;
    end else if (p_Result_s_fu_681_p4[52] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd52;
    end else if (p_Result_s_fu_681_p4[53] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd53;
    end else if (p_Result_s_fu_681_p4[54] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd54;
    end else if (p_Result_s_fu_681_p4[55] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd55;
    end else if (p_Result_s_fu_681_p4[56] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd56;
    end else if (p_Result_s_fu_681_p4[57] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd57;
    end else if (p_Result_s_fu_681_p4[58] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd58;
    end else if (p_Result_s_fu_681_p4[59] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd59;
    end else if (p_Result_s_fu_681_p4[60] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd60;
    end else if (p_Result_s_fu_681_p4[61] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd61;
    end else if (p_Result_s_fu_681_p4[62] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd62;
    end else if (p_Result_s_fu_681_p4[63] == 1'b1) begin
        tmp_32_fu_691_p3 = 64'd63;
    end else begin
        tmp_32_fu_691_p3 = 64'd64;
    end
end

assign tmp_34_fu_590_p3 = {{p_v1_fu_574_p3}, {j_mid2_fu_546_p3}};

assign tmp_35_fu_2606_p2 = ($signed(8'd158) - $signed(tmp_124_reg_3687_pp0_iter2_reg));

assign tmp_36_fu_2611_p1 = tmp_89_reg_4024;

assign tmp_37_fu_2620_p3 = {{tmp_122_reg_3573_pp0_iter1_reg}, {p_Repl2_7_trunc_fu_2614_p2}};

assign tmp_38_fu_609_p1 = tmp_fu_603_p3;

assign tmp_39_fu_2659_p2 = ($signed(8'd158) - $signed(tmp_135_reg_3702_pp0_iter2_reg));

assign tmp_40_fu_2664_p1 = tmp_152_1_reg_4034;

assign tmp_41_fu_2673_p3 = {{tmp_133_reg_3590_pp0_iter1_reg}, {p_Repl2_7_trunc_1_fu_2667_p2}};

assign tmp_42_fu_598_p1 = tmp_34_fu_590_p3;

assign tmp_43_fu_2753_p2 = ($signed(8'd158) - $signed(tmp_146_reg_3783_pp0_iter2_reg));

assign tmp_44_fu_2758_p1 = tmp_152_2_reg_4044;

assign tmp_45_fu_2767_p3 = {{tmp_144_reg_3644_pp0_iter1_reg}, {p_Repl2_7_trunc_2_fu_2761_p2}};

assign tmp_46_fu_631_p3 = {{i_cast_mid2_v_reg_3248}, {j_2_reg_3281}};

assign tmp_47_fu_2807_p2 = ($signed(8'd158) - $signed(tmp_157_reg_3798_pp0_iter2_reg));

assign tmp_48_fu_2812_p1 = tmp_152_3_reg_4054;

assign tmp_49_fu_2821_p3 = {{tmp_155_reg_3661_pp0_iter1_reg}, {p_Repl2_7_trunc_3_fu_2815_p2}};

assign tmp_50_fu_637_p1 = tmp_46_fu_631_p3;

assign tmp_51_fu_2901_p2 = ($signed(8'd158) - $signed(tmp_168_reg_3879_pp0_iter2_reg));

assign tmp_52_fu_2906_p1 = tmp_152_4_reg_4064;

assign tmp_53_fu_2915_p3 = {{tmp_166_reg_3740_pp0_iter2_reg}, {p_Repl2_7_trunc_4_fu_2909_p2}};

assign tmp_54_fu_619_p3 = {{p_v1_reg_3256}, {j_2_fu_614_p2}};

assign tmp_55_fu_2955_p2 = ($signed(8'd158) - $signed(tmp_179_reg_3894_pp0_iter2_reg));

assign tmp_56_fu_2960_p1 = tmp_152_5_reg_4074;

assign tmp_57_fu_626_p1 = tmp_54_fu_619_p3;

assign tmp_58_fu_731_p2 = (32'd31 - msb_idx_fu_707_p2);

assign tmp_59_fu_788_p2 = ((p_Result_4_fu_778_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_60_fu_826_p4 = {{p_Result_1_fu_815_p5[31:1]}};

assign tmp_61_fu_703_p1 = tmp_32_fu_691_p3[7:0];

assign tmp_62_fu_836_p1 = tmp_60_fu_826_p4;

assign tmp_64_fu_904_p1 = exp_tmp_V_reg_3379;

assign tmp_65_fu_898_p2 = ((tmp_93_fu_872_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_66_fu_712_p4 = {{msb_idx_fu_707_p2[31:5]}};

assign tmp_67_fu_930_p2 = (($signed(F2_fu_924_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_68_fu_936_p2 = ($signed(12'd4080) + $signed(F2_fu_924_p2));

assign tmp_69_fu_942_p2 = (12'd16 - F2_fu_924_p2);

assign tmp_70_fu_956_p2 = ((F2_fu_924_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_71_fu_846_p1 = p_op_fu_840_p2;

assign tmp_72_fu_986_p2 = ((sh_amt_reg_3411 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_73_fu_743_p1 = msb_idx_fu_707_p2[5:0];

assign tmp_74_fu_991_p1 = $unsigned(sh_amt_cast_fu_983_p1);

assign tmp_75_fu_995_p2 = $signed(man_V_2_fu_978_p3) >>> tmp_74_fu_991_p1;

assign tmp_76_fu_1112_p2 = tmp_105_fu_1109_p1 << sh_amt_cast_reg_3433;

assign tmp_77_fu_1154_p2 = (32'd36 + hog_index_1_mid2_reg_3234);

assign tmp_78_fu_1236_p2 = (ii_cast_fu_1233_p1 + i_cast_mid2_reg_3458);

assign tmp_79_fu_747_p2 = ($signed(6'd33) + $signed(tmp_73_fu_743_p1));

assign tmp_80_fu_1396_p2 = ((p_Val2_s_26_reg_3562 == 63'd0) ? 1'b1 : 1'b0);


always @ (p_Result_7_fu_1488_p4) begin
    if (p_Result_7_fu_1488_p4[0] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd0;
    end else if (p_Result_7_fu_1488_p4[1] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd1;
    end else if (p_Result_7_fu_1488_p4[2] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd2;
    end else if (p_Result_7_fu_1488_p4[3] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd3;
    end else if (p_Result_7_fu_1488_p4[4] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd4;
    end else if (p_Result_7_fu_1488_p4[5] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd5;
    end else if (p_Result_7_fu_1488_p4[6] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd6;
    end else if (p_Result_7_fu_1488_p4[7] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd7;
    end else if (p_Result_7_fu_1488_p4[8] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd8;
    end else if (p_Result_7_fu_1488_p4[9] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd9;
    end else if (p_Result_7_fu_1488_p4[10] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd10;
    end else if (p_Result_7_fu_1488_p4[11] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd11;
    end else if (p_Result_7_fu_1488_p4[12] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd12;
    end else if (p_Result_7_fu_1488_p4[13] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd13;
    end else if (p_Result_7_fu_1488_p4[14] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd14;
    end else if (p_Result_7_fu_1488_p4[15] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd15;
    end else if (p_Result_7_fu_1488_p4[16] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd16;
    end else if (p_Result_7_fu_1488_p4[17] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd17;
    end else if (p_Result_7_fu_1488_p4[18] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd18;
    end else if (p_Result_7_fu_1488_p4[19] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd19;
    end else if (p_Result_7_fu_1488_p4[20] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd20;
    end else if (p_Result_7_fu_1488_p4[21] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd21;
    end else if (p_Result_7_fu_1488_p4[22] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd22;
    end else if (p_Result_7_fu_1488_p4[23] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd23;
    end else if (p_Result_7_fu_1488_p4[24] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd24;
    end else if (p_Result_7_fu_1488_p4[25] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd25;
    end else if (p_Result_7_fu_1488_p4[26] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd26;
    end else if (p_Result_7_fu_1488_p4[27] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd27;
    end else if (p_Result_7_fu_1488_p4[28] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd28;
    end else if (p_Result_7_fu_1488_p4[29] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd29;
    end else if (p_Result_7_fu_1488_p4[30] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd30;
    end else if (p_Result_7_fu_1488_p4[31] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd31;
    end else if (p_Result_7_fu_1488_p4[32] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd32;
    end else if (p_Result_7_fu_1488_p4[33] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd33;
    end else if (p_Result_7_fu_1488_p4[34] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd34;
    end else if (p_Result_7_fu_1488_p4[35] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd35;
    end else if (p_Result_7_fu_1488_p4[36] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd36;
    end else if (p_Result_7_fu_1488_p4[37] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd37;
    end else if (p_Result_7_fu_1488_p4[38] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd38;
    end else if (p_Result_7_fu_1488_p4[39] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd39;
    end else if (p_Result_7_fu_1488_p4[40] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd40;
    end else if (p_Result_7_fu_1488_p4[41] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd41;
    end else if (p_Result_7_fu_1488_p4[42] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd42;
    end else if (p_Result_7_fu_1488_p4[43] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd43;
    end else if (p_Result_7_fu_1488_p4[44] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd44;
    end else if (p_Result_7_fu_1488_p4[45] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd45;
    end else if (p_Result_7_fu_1488_p4[46] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd46;
    end else if (p_Result_7_fu_1488_p4[47] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd47;
    end else if (p_Result_7_fu_1488_p4[48] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd48;
    end else if (p_Result_7_fu_1488_p4[49] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd49;
    end else if (p_Result_7_fu_1488_p4[50] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd50;
    end else if (p_Result_7_fu_1488_p4[51] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd51;
    end else if (p_Result_7_fu_1488_p4[52] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd52;
    end else if (p_Result_7_fu_1488_p4[53] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd53;
    end else if (p_Result_7_fu_1488_p4[54] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd54;
    end else if (p_Result_7_fu_1488_p4[55] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd55;
    end else if (p_Result_7_fu_1488_p4[56] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd56;
    end else if (p_Result_7_fu_1488_p4[57] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd57;
    end else if (p_Result_7_fu_1488_p4[58] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd58;
    end else if (p_Result_7_fu_1488_p4[59] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd59;
    end else if (p_Result_7_fu_1488_p4[60] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd60;
    end else if (p_Result_7_fu_1488_p4[61] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd61;
    end else if (p_Result_7_fu_1488_p4[62] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd62;
    end else if (p_Result_7_fu_1488_p4[63] == 1'b1) begin
        tmp_81_fu_1498_p3 = 64'd63;
    end else begin
        tmp_81_fu_1498_p3 = 64'd64;
    end
end

assign tmp_82_dup_fu_1181_p2 = (32'd18 + ap_phi_mux_hog_index_2_phi_fu_442_p4);

assign tmp_82_fu_753_p1 = tmp_79_fu_747_p2;

assign tmp_83_fu_1117_p4 = {{tmp_76_fu_1112_p2[31:1]}};

assign tmp_84_fu_1127_p3 = ((isneg_reg_3373[0:0] === 1'b1) ? 31'd2147483647 : 31'd0);

assign tmp_84_mid2_v_fu_1228_p2 = (tmp_84_mid2_v_v_fu_1225_p1 + j_mid2_reg_3241);

assign tmp_84_mid2_v_v_fu_1225_p1 = tmp_84_mid2_v_v_v_reg_3510;

assign tmp_84_mid2_v_v_v_fu_1209_p3 = ((exitcond1_fu_1187_p2[0:0] === 1'b1) ? jj_1_fu_1175_p2 : ap_phi_mux_jj_phi_fu_452_p4);

assign tmp_85_fu_757_p2 = p_Val2_15_reg_3326 >> tmp_82_fu_753_p1;

assign tmp_86_fu_1134_p3 = ((sel_tmp5_reg_3438[0:0] === 1'b1) ? tmp_83_fu_1117_p4 : tmp_84_fu_1127_p3);

assign tmp_87_fu_1641_p2 = (32'd31 - msb_idx_2_fu_1617_p2);

assign tmp_88_fu_1078_p4 = {{tmp_75_fu_995_p2[31:1]}};

assign tmp_89_fu_2580_p2 = ((p_Result_9_fu_2570_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_90_fu_2650_p1 = indvars_iv_in_mid2_reg_3490_pp0_iter2_reg;

assign tmp_91_fu_2654_p2 = (32'd1 + indvars_iv_in_mid2_reg_3490_pp0_iter2_reg);

assign tmp_92_fu_2969_p3 = {{tmp_177_reg_3757_pp0_iter2_reg}, {p_Repl2_7_trunc_5_fu_2963_p2}};

assign tmp_93_fu_872_p1 = ireg_V_fu_868_p1[62:0];

assign tmp_94_fu_3049_p2 = ($signed(8'd158) - $signed(tmp_190_reg_3958_pp0_iter2_reg));

assign tmp_95_fu_3054_p1 = tmp_152_6_reg_4084;

assign tmp_96_fu_3063_p3 = {{tmp_188_reg_3836_pp0_iter2_reg}, {p_Repl2_7_trunc_6_fu_3057_p2}};

assign tmp_97_fu_1088_p4 = {{man_V_2_fu_978_p3[31:1]}};

assign tmp_98_fu_3103_p2 = ($signed(8'd158) - $signed(tmp_201_reg_3973_pp0_iter2_reg));

assign tmp_99_fu_3108_p1 = tmp_152_7_reg_4094;

assign tmp_V_2_1_cast_fu_1514_p1 = tmp_V_2_1_reg_3627;

assign tmp_V_2_1_fu_1422_p3 = ((tmp_133_reg_3590[0:0] === 1'b1) ? tmp_147_1_cast_fu_1417_p2 : tmp_132_reg_3584);

assign tmp_V_2_2_cast_fu_1751_p1 = tmp_V_2_2_reg_3712;

assign tmp_V_2_2_fu_1553_p3 = ((tmp_144_reg_3644[0:0] === 1'b1) ? tmp_147_2_cast_fu_1548_p2 : tmp_143_reg_3638);

assign tmp_V_2_3_cast_fu_1780_p1 = tmp_V_2_3_reg_3723;

assign tmp_V_2_3_fu_1569_p3 = ((tmp_155_reg_3661[0:0] === 1'b1) ? tmp_147_3_cast_fu_1564_p2 : tmp_154_reg_3655);

assign tmp_V_2_4_cast_fu_2017_p1 = tmp_V_2_4_reg_3808;

assign tmp_V_2_4_fu_1819_p3 = ((tmp_166_reg_3740[0:0] === 1'b1) ? tmp_147_4_cast_fu_1814_p2 : tmp_165_reg_3734);

assign tmp_V_2_5_cast_fu_2046_p1 = tmp_V_2_5_reg_3819;

assign tmp_V_2_5_fu_1835_p3 = ((tmp_177_reg_3757[0:0] === 1'b1) ? tmp_147_5_cast_fu_1830_p2 : tmp_176_reg_3751);

assign tmp_V_2_6_cast_fu_2262_p1 = tmp_V_2_6_reg_3904;

assign tmp_V_2_6_fu_2085_p3 = ((tmp_188_reg_3836[0:0] === 1'b1) ? tmp_147_6_cast_fu_2080_p2 : tmp_187_reg_3830);

assign tmp_V_2_7_cast_fu_2291_p1 = tmp_V_2_7_reg_3915;

assign tmp_V_2_7_fu_2101_p3 = ((tmp_199_reg_3853[0:0] === 1'b1) ? tmp_147_7_cast_fu_2096_p2 : tmp_198_reg_3847);

assign tmp_V_2_8_cast_fu_2470_p1 = tmp_V_2_8_reg_3983;

assign tmp_V_2_8_fu_2330_p3 = ((tmp_210_reg_3932[0:0] === 1'b1) ? tmp_147_8_cast_fu_2325_p2 : tmp_209_reg_3926);

assign tmp_V_2_cast_fu_1485_p1 = tmp_V_2_reg_3616;

assign tmp_V_2_fu_1406_p3 = ((tmp_122_reg_3573[0:0] === 1'b1) ? tmp_147_cast_fu_1401_p2 : tmp_121_reg_3567);

assign tmp_fu_603_p3 = {{i_cast_mid2_v_reg_3248}, {j_mid2_reg_3241}};

assign tmp_s_fu_671_p2 = ((p_Val2_1_reg_3302 == 64'd0) ? 1'b1 : 1'b0);

assign x_fu_861_p3 = ((tmp_s_reg_3320[0:0] === 1'b1) ? 32'd0 : f_fu_857_p1);

assign yn_fu_850_p3 = ((tmp_s_reg_3320[0:0] === 1'b1) ? 32'd1597463007 : tmp_71_fu_846_p1);

always @ (posedge ap_clk) begin
    p_Result_2_reg_3395[53:52] <= 2'b01;
    i_cast_mid2_reg_3458[3] <= 1'b0;
    tmp_V_2_cast_reg_3677[63:62] <= 2'b00;
    tmp_V_2_1_cast_reg_3692[63:62] <= 2'b00;
    tmp_V_2_2_cast_reg_3773[63:62] <= 2'b00;
    tmp_V_2_3_cast_reg_3788[63:62] <= 2'b00;
    tmp_V_2_4_cast_reg_3869[63:62] <= 2'b00;
    tmp_V_2_5_cast_reg_3884[63:62] <= 2'b00;
    tmp_V_2_6_cast_reg_3948[63:62] <= 2'b00;
    tmp_V_2_7_cast_reg_3963[63:62] <= 2'b00;
    tmp_V_2_8_cast_reg_3999[63:62] <= 2'b00;
end

endmodule //compute_blocks
