[05/14 01:27:44      0s] 
[05/14 01:27:44      0s] Cadence Innovus(TM) Implementation System.
[05/14 01:27:44      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/14 01:27:44      0s] 
[05/14 01:27:44      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/14 01:27:44      0s] Options:	
[05/14 01:27:44      0s] Date:		Wed May 14 01:27:44 2025
[05/14 01:27:44      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/14 01:27:44      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/14 01:27:44      0s] 
[05/14 01:27:44      0s] License:
[05/14 01:27:45      0s] 		[01:27:45.302489] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/14 01:27:45      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/14 01:27:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/14 01:28:03     17s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/14 01:28:07     20s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/14 01:28:07     20s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/14 01:28:07     20s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/14 01:28:07     20s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/14 01:28:07     20s] @(#)CDS: CPE v21.12-s094
[05/14 01:28:07     20s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/14 01:28:07     20s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/14 01:28:07     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/14 01:28:07     20s] @(#)CDS: RCDB 11.15.0
[05/14 01:28:07     20s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/14 01:28:07     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D.

[05/14 01:28:07     20s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/14 01:28:09     23s] 
[05/14 01:28:09     23s] **INFO:  MMMC transition support version v31-84 
[05/14 01:28:09     23s] 
[05/14 01:28:09     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/14 01:28:09     23s] <CMD> suppressMessage ENCEXT-2799
[05/14 01:28:10     23s] <CMD> win
[05/14 01:30:00     32s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/14 01:30:00     32s] <CMD> set conf_qxconf_file NULL
[05/14 01:30:00     32s] <CMD> set conf_qxlib_file NULL
[05/14 01:30:00     32s] <CMD> set dbgDualViewAwareXTree 1
[05/14 01:30:00     32s] <CMD> set defHierChar /
[05/14 01:30:00     32s] <CMD> set distributed_client_message_echo 1
[05/14 01:30:00     32s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/14 01:30:00     32s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[05/14 01:30:00     32s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/14 01:30:00     32s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/14 01:30:00     32s] <CMD> set init_gnd_net VSS
[05/14 01:30:00     32s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
[05/14 01:30:00     32s] <CMD> set init_mmmc_file ../../release/v0.0.1/WC_BC_GPDK045_mcs4_Analysis.view
[05/14 01:30:00     32s] <CMD> set init_pwr_net VDD
[05/14 01:30:00     32s] <CMD> set init_top_cell mcs4
[05/14 01:30:00     32s] <CMD> set init_verilog ../../release/v0.0.1/mcs4_opt.v
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> set latch_time_borrow_mode max_borrow
[05/14 01:30:00     32s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[05/14 01:30:00     32s] <CMD> set pegDefaultResScaleFactor 1
[05/14 01:30:00     32s] <CMD> set pegDetailResScaleFactor 1
[05/14 01:30:00     32s] <CMD> set pegEnableDualViewForTQuantus 1
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/14 01:30:00     32s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 01:30:00     32s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[05/14 01:30:00     32s] <CMD> set defStreamOutCheckUncolored false
[05/14 01:30:00     32s] <CMD> set init_verilog_tolerate_port_mismatch 0
[05/14 01:30:00     32s] <CMD> set load_netlist_ignore_undefined_cell 1
[05/14 01:30:05     32s] <CMD> init_design
[05/14 01:30:05     33s] #% Begin Load MMMC data ... (date=05/14 01:30:05, mem=650.4M)
[05/14 01:30:05     33s] #% End Load MMMC data ... (date=05/14 01:30:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=651.0M, current mem=651.0M)
[05/14 01:30:05     33s] 
[05/14 01:30:05     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/14 01:30:05     33s] 
[05/14 01:30:05     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/14 01:30:05     33s] Set DBUPerIGU to M2 pitch 400.
[05/14 01:30:05     33s] 
[05/14 01:30:05     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-58' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/14 01:30:05     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 01:30:05     33s] Type 'man IMPLF-61' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 01:30:05     33s] Type 'man IMPLF-200' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 01:30:05     33s] Type 'man IMPLF-200' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 01:30:05     33s] Type 'man IMPLF-200' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 01:30:05     33s] Type 'man IMPLF-200' for more detail.
[05/14 01:30:05     33s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 01:30:05     33s] Type 'man IMPLF-200' for more detail.
[05/14 01:30:05     33s] 
[05/14 01:30:05     33s] viaInitial starts at Wed May 14 01:30:05 2025
viaInitial ends at Wed May 14 01:30:05 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/14 01:30:05     33s] Loading view definition file from ../../release/v0.0.1/WC_BC_GPDK045_mcs4_Analysis.view
[05/14 01:30:05     33s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 01:30:06     34s] Read 489 cells in library 'slow_vdd1v0' 
[05/14 01:30:06     34s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/14 01:30:06     34s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 01:30:06     34s] Read 16 cells in library 'slow_vdd1v0' 
[05/14 01:30:06     34s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=711.5M, current mem=668.3M)
[05/14 01:30:06     34s] *** End library_loading (cpu=0.01min, real=0.02min, mem=12.5M, fe_cpu=0.57min, fe_real=2.37min, fe_mem=824.7M) ***
[05/14 01:30:06     34s] #% Begin Load netlist data ... (date=05/14 01:30:06, mem=667.3M)
[05/14 01:30:06     34s] *** Begin netlist parsing (mem=824.7M) ***
[05/14 01:30:06     34s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 01:30:06     34s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 01:30:06     34s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 01:30:06     34s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 01:30:06     34s] Created 505 new cells from 1 timing libraries.
[05/14 01:30:06     34s] Reading netlist ...
[05/14 01:30:06     34s] Backslashed names will retain backslash and a trailing blank character.
[05/14 01:30:06     34s] Reading verilog netlist '../../release/v0.0.1/mcs4_opt.v'
[05/14 01:30:06     34s] 
[05/14 01:30:06     34s] *** Memory Usage v#1 (Current mem = 824.688M, initial mem = 311.355M) ***
[05/14 01:30:06     34s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=824.7M) ***
[05/14 01:30:06     34s] #% End Load netlist data ... (date=05/14 01:30:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=675.7M, current mem=675.7M)
[05/14 01:30:06     34s] Set top cell to mcs4.
[05/14 01:30:06     34s] Hooked 505 DB cells to tlib cells.
[05/14 01:30:06     34s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=683.9M, current mem=683.9M)
[05/14 01:30:06     34s] Starting recursive module instantiation check.
[05/14 01:30:06     34s] No recursion found.
[05/14 01:30:06     34s] Building hierarchical netlist for Cell mcs4 ...
[05/14 01:30:06     34s] *** Netlist is unique.
[05/14 01:30:06     34s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/14 01:30:06     34s] ** info: there are 584 modules.
[05/14 01:30:06     34s] ** info: there are 2165 stdCell insts.
[05/14 01:30:06     34s] 
[05/14 01:30:06     34s] *** Memory Usage v#1 (Current mem = 880.113M, initial mem = 311.355M) ***
[05/14 01:30:06     34s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 01:30:06     34s] Type 'man IMPFP-3961' for more detail.
[05/14 01:30:06     34s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 01:30:06     34s] Type 'man IMPFP-3961' for more detail.
[05/14 01:30:06     34s] Start create_tracks
[05/14 01:30:06     34s] Set Default Net Delay as 1000 ps.
[05/14 01:30:06     34s] Set Default Net Load as 0.5 pF. 
[05/14 01:30:06     34s] Set Default Input Pin Transition as 0.1 ps.
[05/14 01:30:07     34s] Extraction setup Started 
[05/14 01:30:07     34s] 
[05/14 01:30:07     34s] Trim Metal Layers:
[05/14 01:30:07     34s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/14 01:30:07     34s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/14 01:30:07     34s] __QRC_SADV_USE_LE__ is set 0
[05/14 01:30:08     35s] Metal Layer Id 1 is Metal1 
[05/14 01:30:08     35s] Metal Layer Id 2 is Metal2 
[05/14 01:30:08     35s] Metal Layer Id 3 is Metal3 
[05/14 01:30:08     35s] Metal Layer Id 4 is Metal4 
[05/14 01:30:08     35s] Metal Layer Id 5 is Metal5 
[05/14 01:30:08     35s] Metal Layer Id 6 is Metal6 
[05/14 01:30:08     35s] Metal Layer Id 7 is Metal7 
[05/14 01:30:08     35s] Metal Layer Id 8 is Metal8 
[05/14 01:30:08     35s] Metal Layer Id 9 is Metal9 
[05/14 01:30:08     35s] Metal Layer Id 10 is Metal10 
[05/14 01:30:08     35s] Metal Layer Id 11 is Metal11 
[05/14 01:30:08     35s] Via Layer Id 33 is Cont 
[05/14 01:30:08     35s] Via Layer Id 34 is Via1 
[05/14 01:30:08     35s] Via Layer Id 35 is Via2 
[05/14 01:30:08     35s] Via Layer Id 36 is Via3 
[05/14 01:30:08     35s] Via Layer Id 37 is Via4 
[05/14 01:30:08     35s] Via Layer Id 38 is Via5 
[05/14 01:30:08     35s] Via Layer Id 39 is Via6 
[05/14 01:30:08     35s] Via Layer Id 40 is Via7 
[05/14 01:30:08     35s] Via Layer Id 41 is Via8 
[05/14 01:30:08     35s] Via Layer Id 42 is Via9 
[05/14 01:30:08     35s] Via Layer Id 43 is Via10 
[05/14 01:30:08     35s] Via Layer Id 44 is Bondpad 
[05/14 01:30:08     35s] 
[05/14 01:30:08     35s] Trim Metal Layers:
[05/14 01:30:08     35s] Generating auto layer map file.
[05/14 01:30:08     35s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/14 01:30:08     35s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/14 01:30:08     35s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/14 01:30:08     35s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/14 01:30:08     35s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/14 01:30:08     35s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/14 01:30:08     35s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/14 01:30:08     35s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/14 01:30:08     35s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/14 01:30:08     35s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/14 01:30:08     35s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/14 01:30:08     35s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/14 01:30:08     35s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/14 01:30:08     35s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/14 01:30:08     35s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/14 01:30:08     35s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/14 01:30:08     35s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/14 01:30:08     35s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/14 01:30:08     35s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/14 01:30:08     35s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/14 01:30:08     35s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/14 01:30:08     35s] Metal Layer Id 1 mapped to 5 
[05/14 01:30:08     35s] Via Layer Id 1 mapped to 6 
[05/14 01:30:08     35s] Metal Layer Id 2 mapped to 7 
[05/14 01:30:08     35s] Via Layer Id 2 mapped to 8 
[05/14 01:30:08     35s] Metal Layer Id 3 mapped to 9 
[05/14 01:30:08     35s] Via Layer Id 3 mapped to 10 
[05/14 01:30:08     35s] Metal Layer Id 4 mapped to 11 
[05/14 01:30:08     35s] Via Layer Id 4 mapped to 12 
[05/14 01:30:08     35s] Metal Layer Id 5 mapped to 13 
[05/14 01:30:08     35s] Via Layer Id 5 mapped to 14 
[05/14 01:30:08     35s] Metal Layer Id 6 mapped to 15 
[05/14 01:30:08     35s] Via Layer Id 6 mapped to 16 
[05/14 01:30:08     35s] Metal Layer Id 7 mapped to 17 
[05/14 01:30:08     35s] Via Layer Id 7 mapped to 18 
[05/14 01:30:08     35s] Metal Layer Id 8 mapped to 19 
[05/14 01:30:08     35s] Via Layer Id 8 mapped to 20 
[05/14 01:30:08     35s] Metal Layer Id 9 mapped to 21 
[05/14 01:30:08     35s] Via Layer Id 9 mapped to 22 
[05/14 01:30:08     35s] Metal Layer Id 10 mapped to 23 
[05/14 01:30:08     35s] Via Layer Id 10 mapped to 24 
[05/14 01:30:08     35s] Metal Layer Id 11 mapped to 25 
[05/14 01:30:08     35s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/14 01:30:08     35s] eee: Reading patterns meta data.
[05/14 01:30:08     35s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/14 01:30:08     35s] Restore PreRoute Pattern Extraction data failed.
[05/14 01:30:08     35s] Importing multi-corner technology file(s) for preRoute extraction...
[05/14 01:30:08     35s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/14 01:30:09     37s] Metal Layer Id 1 is Metal1 
[05/14 01:30:09     37s] Metal Layer Id 2 is Metal2 
[05/14 01:30:09     37s] Metal Layer Id 3 is Metal3 
[05/14 01:30:09     37s] Metal Layer Id 4 is Metal4 
[05/14 01:30:09     37s] Metal Layer Id 5 is Metal5 
[05/14 01:30:09     37s] Metal Layer Id 6 is Metal6 
[05/14 01:30:09     37s] Metal Layer Id 7 is Metal7 
[05/14 01:30:09     37s] Metal Layer Id 8 is Metal8 
[05/14 01:30:09     37s] Metal Layer Id 9 is Metal9 
[05/14 01:30:09     37s] Metal Layer Id 10 is Metal10 
[05/14 01:30:09     37s] Metal Layer Id 11 is Metal11 
[05/14 01:30:09     37s] Via Layer Id 33 is Cont 
[05/14 01:30:09     37s] Via Layer Id 34 is Via1 
[05/14 01:30:09     37s] Via Layer Id 35 is Via2 
[05/14 01:30:09     37s] Via Layer Id 36 is Via3 
[05/14 01:30:09     37s] Via Layer Id 37 is Via4 
[05/14 01:30:09     37s] Via Layer Id 38 is Via5 
[05/14 01:30:09     37s] Via Layer Id 39 is Via6 
[05/14 01:30:09     37s] Via Layer Id 40 is Via7 
[05/14 01:30:09     37s] Via Layer Id 41 is Via8 
[05/14 01:30:09     37s] Via Layer Id 42 is Via9 
[05/14 01:30:09     37s] Via Layer Id 43 is Via10 
[05/14 01:30:09     37s] Via Layer Id 44 is Bondpad 
[05/14 01:30:09     37s] 
[05/14 01:30:09     37s] Trim Metal Layers:
[05/14 01:30:09     37s] Generating auto layer map file.
[05/14 01:30:09     37s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/14 01:30:09     37s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/14 01:30:09     37s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/14 01:30:09     37s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/14 01:30:09     37s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/14 01:30:09     37s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/14 01:30:09     37s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/14 01:30:09     37s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/14 01:30:09     37s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/14 01:30:09     37s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/14 01:30:09     37s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/14 01:30:09     37s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/14 01:30:09     37s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/14 01:30:09     37s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/14 01:30:09     37s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/14 01:30:09     37s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/14 01:30:09     37s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/14 01:30:09     37s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/14 01:30:09     37s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/14 01:30:09     37s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/14 01:30:09     37s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/14 01:30:09     37s] Metal Layer Id 1 mapped to 5 
[05/14 01:30:09     37s] Via Layer Id 1 mapped to 6 
[05/14 01:30:09     37s] Metal Layer Id 2 mapped to 7 
[05/14 01:30:09     37s] Via Layer Id 2 mapped to 8 
[05/14 01:30:09     37s] Metal Layer Id 3 mapped to 9 
[05/14 01:30:09     37s] Via Layer Id 3 mapped to 10 
[05/14 01:30:09     37s] Metal Layer Id 4 mapped to 11 
[05/14 01:30:09     37s] Via Layer Id 4 mapped to 12 
[05/14 01:30:09     37s] Metal Layer Id 5 mapped to 13 
[05/14 01:30:09     37s] Via Layer Id 5 mapped to 14 
[05/14 01:30:09     37s] Metal Layer Id 6 mapped to 15 
[05/14 01:30:09     37s] Via Layer Id 6 mapped to 16 
[05/14 01:30:09     37s] Metal Layer Id 7 mapped to 17 
[05/14 01:30:09     37s] Via Layer Id 7 mapped to 18 
[05/14 01:30:09     37s] Metal Layer Id 8 mapped to 19 
[05/14 01:30:09     37s] Via Layer Id 8 mapped to 20 
[05/14 01:30:09     37s] Metal Layer Id 9 mapped to 21 
[05/14 01:30:09     37s] Via Layer Id 9 mapped to 22 
[05/14 01:30:09     37s] Metal Layer Id 10 mapped to 23 
[05/14 01:30:09     37s] Via Layer Id 10 mapped to 24 
[05/14 01:30:09     37s] Metal Layer Id 11 mapped to 25 
[05/14 01:30:13     40s] Completed (cpu: 0:00:05.5 real: 0:00:06.0)
[05/14 01:30:13     40s] Set Shrink Factor to 1.00000
[05/14 01:30:13     40s] Summary of Active RC-Corners : 
[05/14 01:30:13     40s]  
[05/14 01:30:13     40s]  Analysis View: AnalysisView_WC
[05/14 01:30:13     40s]     RC-Corner Name        : RC_Extraction_WC
[05/14 01:30:13     40s]     RC-Corner Index       : 0
[05/14 01:30:13     40s]     RC-Corner Temperature : 25 Celsius
[05/14 01:30:13     40s]     RC-Corner Cap Table   : ''
[05/14 01:30:13     40s]     RC-Corner PreRoute Res Factor         : 1
[05/14 01:30:13     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/14 01:30:13     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/14 01:30:13     40s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/14 01:30:13     40s]  
[05/14 01:30:13     40s]  Analysis View: AnalysisView_BC
[05/14 01:30:13     40s]     RC-Corner Name        : RC_Extraction_BC
[05/14 01:30:13     40s]     RC-Corner Index       : 1
[05/14 01:30:13     40s]     RC-Corner Temperature : 25 Celsius
[05/14 01:30:13     40s]     RC-Corner Cap Table   : ''
[05/14 01:30:13     40s]     RC-Corner PreRoute Res Factor         : 1
[05/14 01:30:13     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/14 01:30:13     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/14 01:30:13     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/14 01:30:13     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/14 01:30:13     40s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/14 01:30:13     40s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/14 01:30:13     40s] 
[05/14 01:30:13     40s] Trim Metal Layers:
[05/14 01:30:13     40s] LayerId::1 widthSet size::1
[05/14 01:30:13     40s] LayerId::2 widthSet size::1
[05/14 01:30:13     40s] LayerId::3 widthSet size::1
[05/14 01:30:13     40s] LayerId::4 widthSet size::1
[05/14 01:30:13     40s] LayerId::5 widthSet size::1
[05/14 01:30:13     40s] LayerId::6 widthSet size::1
[05/14 01:30:13     40s] LayerId::7 widthSet size::1
[05/14 01:30:13     40s] LayerId::8 widthSet size::1
[05/14 01:30:13     40s] LayerId::9 widthSet size::1
[05/14 01:30:13     40s] LayerId::10 widthSet size::1
[05/14 01:30:13     40s] LayerId::11 widthSet size::1
[05/14 01:30:13     40s] Updating RC grid for preRoute extraction ...
[05/14 01:30:13     40s] eee: pegSigSF::1.070000
[05/14 01:30:13     40s] Initializing multi-corner resistance tables ...
[05/14 01:30:13     40s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:30:13     40s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:30:13     40s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/14 01:30:13     40s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/14 01:30:13     40s] *Info: initialize multi-corner CTS.
[05/14 01:30:13     40s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/14 01:30:13     40s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/14 01:30:13     41s] Read 489 cells in library 'fast_vdd1v2' 
[05/14 01:30:13     41s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/14 01:30:13     41s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/14 01:30:13     41s] Read 16 cells in library 'fast_vdd1v2' 
[05/14 01:30:14     41s] Ending "SetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=938.8M, current mem=766.1M)
[05/14 01:30:14     41s] Reading timing constraints file '../../release/v0.0.1/mcs4_opt.CM_mcs4_slow.sdc' ...
[05/14 01:30:14     41s] Current (total cpu=0:00:41.5, real=0:02:30, peak res=1030.4M, current mem=1030.4M)
[05/14 01:30:14     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.1/mcs4_opt.CM_mcs4_slow.sdc, Line 9).
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.1/mcs4_opt.CM_mcs4_slow.sdc, Line 10).
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.1/mcs4_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/14 01:30:14     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1042.4M, current mem=1042.4M)
[05/14 01:30:14     41s] Current (total cpu=0:00:41.6, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
[05/14 01:30:14     41s] Reading timing constraints file '../../release/v0.0.1/mcs4_opt.CM_mcs4_fast.sdc' ...
[05/14 01:30:14     41s] Current (total cpu=0:00:41.6, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
[05/14 01:30:14     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.1/mcs4_opt.CM_mcs4_fast.sdc, Line 9).
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.1/mcs4_opt.CM_mcs4_fast.sdc, Line 10).
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.1/mcs4_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/14 01:30:14     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
[05/14 01:30:14     41s] Current (total cpu=0:00:41.7, real=0:02:30, peak res=1042.6M, current mem=1042.6M)
[05/14 01:30:14     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/14 01:30:14     41s] Summary for sequential cells identification: 
[05/14 01:30:14     41s]   Identified SBFF number: 104
[05/14 01:30:14     41s]   Identified MBFF number: 16
[05/14 01:30:14     41s]   Identified SB Latch number: 0
[05/14 01:30:14     41s]   Identified MB Latch number: 0
[05/14 01:30:14     41s]   Not identified SBFF number: 16
[05/14 01:30:14     41s]   Not identified MBFF number: 0
[05/14 01:30:14     41s]   Not identified SB Latch number: 0
[05/14 01:30:14     41s]   Not identified MB Latch number: 0
[05/14 01:30:14     41s]   Number of sequential cells which are not FFs: 32
[05/14 01:30:14     41s] Total number of combinational cells: 327
[05/14 01:30:14     41s] Total number of sequential cells: 168
[05/14 01:30:14     41s] Total number of tristate cells: 10
[05/14 01:30:14     41s] Total number of level shifter cells: 0
[05/14 01:30:14     41s] Total number of power gating cells: 0
[05/14 01:30:14     41s] Total number of isolation cells: 0
[05/14 01:30:14     41s] Total number of power switch cells: 0
[05/14 01:30:14     41s] Total number of pulse generator cells: 0
[05/14 01:30:14     41s] Total number of always on buffers: 0
[05/14 01:30:14     41s] Total number of retention cells: 0
[05/14 01:30:14     41s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/14 01:30:14     41s] Total number of usable buffers: 16
[05/14 01:30:14     41s] List of unusable buffers:
[05/14 01:30:14     41s] Total number of unusable buffers: 0
[05/14 01:30:14     41s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/14 01:30:14     41s] Total number of usable inverters: 19
[05/14 01:30:14     41s] List of unusable inverters:
[05/14 01:30:14     41s] Total number of unusable inverters: 0
[05/14 01:30:14     41s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/14 01:30:14     41s] Total number of identified usable delay cells: 8
[05/14 01:30:14     41s] List of identified unusable delay cells:
[05/14 01:30:14     41s] Total number of identified unusable delay cells: 0
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Deleting Cell Server End ...
[05/14 01:30:14     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.4M, current mem=1063.4M)
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:30:14     41s] Summary for sequential cells identification: 
[05/14 01:30:14     41s]   Identified SBFF number: 104
[05/14 01:30:14     41s]   Identified MBFF number: 16
[05/14 01:30:14     41s]   Identified SB Latch number: 0
[05/14 01:30:14     41s]   Identified MB Latch number: 0
[05/14 01:30:14     41s]   Not identified SBFF number: 16
[05/14 01:30:14     41s]   Not identified MBFF number: 0
[05/14 01:30:14     41s]   Not identified SB Latch number: 0
[05/14 01:30:14     41s]   Not identified MB Latch number: 0
[05/14 01:30:14     41s]   Number of sequential cells which are not FFs: 32
[05/14 01:30:14     41s]  Visiting view : AnalysisView_WC
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:30:14     41s]  Visiting view : AnalysisView_BC
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:30:14     41s]  Visiting view : AnalysisView_WC
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:30:14     41s]  Visiting view : AnalysisView_BC
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:30:14     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:30:14     41s] TLC MultiMap info (StdDelay):
[05/14 01:30:14     41s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:30:14     41s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:30:14     41s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:30:14     41s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:30:14     41s]  Setting StdDelay to: 38ps
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:30:14     41s] 
[05/14 01:30:14     41s] *** Summary of all messages that are not suppressed in this session:
[05/14 01:30:14     41s] Severity  ID               Count  Summary                                  
[05/14 01:30:14     41s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/14 01:30:14     41s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/14 01:30:14     41s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/14 01:30:14     41s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/14 01:30:14     41s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/14 01:30:14     41s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/14 01:30:14     41s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/14 01:30:14     41s] *** Message Summary: 70 warning(s), 0 error(s)
[05/14 01:30:14     41s] 
[05/14 01:30:34     43s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/14 01:30:34     43s] # set DESIGN_NAME mcs4
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/14 01:30:34     43s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/14 01:30:34     43s] # set TARGET_UTILIZATION 0.70  ;
[05/14 01:30:34     43s] # set ASPECT_RATIO 1.2        ;
[05/14 01:30:34     43s] # set CORE_MARGIN 4.0         ;
[05/14 01:30:34     43s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/14 01:30:34     43s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir -p ${OUTPUT_DIR}/reports
# file mkdir -p ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/14 01:30:34     43s] ##  Process: 45            (User Set)               
[05/14 01:30:34     43s] ##     Node: (not set)                           
[05/14 01:30:34     43s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/14 01:30:34     43s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/14 01:30:34     43s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/14 01:30:34     43s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/14 01:30:34     43s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/14 01:30:34     43s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/14 01:30:34     43s] # puts "\n--- Floorplan ---"
# floorPlan -site ${CORE_SITE} -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
<CMD> floorPlan -site CoreSite -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
[05/14 01:30:34     43s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/14 01:30:34     43s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/14 01:30:34     43s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 01:30:34     43s] Type 'man IMPFP-3961' for more detail.
[05/14 01:30:34     43s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 01:30:34     43s] Type 'man IMPFP-3961' for more detail.
[05/14 01:30:34     43s] Start create_tracks
[05/14 01:30:34     43s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/14 01:30:34     43s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 01:30:40     44s] <CMD> zoomBox -18.96800 -6.55950 141.08850 135.06900
[05/14 01:30:41     44s] <CMD> zoomBox -25.83800 -7.83850 162.46450 158.78350
[05/14 01:30:41     44s] <CMD> zoomBox -43.42800 -11.20700 217.19850 219.41200
[05/14 01:30:42     44s] <CMD> zoomBox -122.89950 -27.63400 464.48800 492.12400
[05/14 01:30:44     44s] <CMD> fit
[05/14 01:30:49     45s] # fit
<CMD> fit
[05/14 01:30:49     45s] # puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31596 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31592 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g25051__6131 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g24636__6260 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31594 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31590 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g25069__2398 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g24635__5107 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31597 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g31593 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g25068__5477 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] **WARN: (IMPDB-2078):	Output pin Y of instance g24638__8428 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:49     45s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 01:30:50     45s] 2165 new pwr-pin connections were made to global net 'VDD'.
[05/14 01:30:50     45s] # globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 01:30:50     45s] 2165 new gnd-pin connections were made to global net 'VSS'.
[05/14 01:30:50     45s] # globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 01:30:50     45s] # globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 01:30:50     45s] # setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/14 01:30:50     45s] The ring targets are set to core/block ring wires.
[05/14 01:30:50     45s] addRing command will consider rows while creating rings.
[05/14 01:30:50     45s] addRing command will disallow rings to go over rows.
[05/14 01:30:50     45s] addRing command will ignore shorts while creating rings.
[05/14 01:30:50     45s] # addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/14 01:30:50     45s] #% Begin addRing (date=05/14 01:30:50, mem=1097.3M)
[05/14 01:30:50     45s] 
[05/14 01:30:50     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1273.6M)
[05/14 01:30:50     45s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/14 01:30:50     45s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/14 01:30:50     45s] Type 'man IMPPP-4051' for more detail.
[05/14 01:30:50     45s] #% End addRing (date=05/14 01:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1097.9M, current mem=1097.9M)
[05/14 01:30:50     45s] # fit
<CMD> fit
[05/14 01:30:50     45s] # setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
[05/14 01:30:50     45s] # sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/14 01:30:50     45s] #% Begin sroute (date=05/14 01:30:50, mem=1097.9M)
[05/14 01:30:50     45s] *** Begin SPECIAL ROUTE on Wed May 14 01:30:50 2025 ***
[05/14 01:30:50     45s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/13_05_25_1020
[05/14 01:30:50     45s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/14 01:30:50     45s] 
[05/14 01:30:50     45s] Begin option processing ...
[05/14 01:30:50     45s] srouteConnectPowerBump set to false
[05/14 01:30:50     45s] routeSelectNet set to "VDD VSS"
[05/14 01:30:50     45s] routeSpecial set to true
[05/14 01:30:50     45s] srouteBlockPin set to "useLef"
[05/14 01:30:50     45s] srouteBottomLayerLimit set to 1
[05/14 01:30:50     45s] srouteBottomTargetLayerLimit set to 1
[05/14 01:30:50     45s] srouteConnectConverterPin set to false
[05/14 01:30:50     45s] srouteCrossoverViaBottomLayer set to 1
[05/14 01:30:50     45s] srouteCrossoverViaTopLayer set to 11
[05/14 01:30:50     45s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/14 01:30:50     45s] srouteFollowCorePinEnd set to 3
[05/14 01:30:50     45s] srouteJogControl set to "preferWithChanges differentLayer"
[05/14 01:30:50     45s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/14 01:30:50     45s] sroutePadPinAllPorts set to true
[05/14 01:30:50     45s] sroutePreserveExistingRoutes set to true
[05/14 01:30:50     45s] srouteRoutePowerBarPortOnBothDir set to true
[05/14 01:30:50     45s] srouteStopBlockPin set to "nearestTarget"
[05/14 01:30:50     45s] srouteTopLayerLimit set to 11
[05/14 01:30:50     45s] srouteTopTargetLayerLimit set to 11
[05/14 01:30:50     45s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2646.00 megs.
[05/14 01:30:50     45s] 
[05/14 01:30:50     45s] Reading DB technology information...
[05/14 01:30:50     45s] Finished reading DB technology information.
[05/14 01:30:50     45s] Reading floorplan and netlist information...
[05/14 01:30:50     45s] Finished reading floorplan and netlist information.
[05/14 01:30:50     45s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/14 01:30:50     46s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/14 01:30:50     46s] Read in 2 nondefault rules, 0 used
[05/14 01:30:50     46s] Read in 583 macros, 115 used
[05/14 01:30:50     46s] Read in 115 components
[05/14 01:30:50     46s]   115 core components: 115 unplaced, 0 placed, 0 fixed
[05/14 01:30:50     46s] Read in 21 logical pins
[05/14 01:30:50     46s] Read in 21 nets
[05/14 01:30:50     46s] Read in 2 special nets
[05/14 01:30:50     46s] Read in 230 terminals
[05/14 01:30:50     46s] 2 nets selected.
[05/14 01:30:50     46s] 
[05/14 01:30:50     46s] Begin power routing ...
[05/14 01:30:50     46s] #create default rule from bind_ndr_rule rule=0x7fec97e02a00 0x7fec9ad78568
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 01:30:50     46s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 01:30:50     46s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/14 01:30:50     46s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/14 01:30:50     46s] Type 'man IMPSR-1256' for more detail.
[05/14 01:30:50     46s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/14 01:30:50     46s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/14 01:30:50     46s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/14 01:30:50     46s] Type 'man IMPSR-1256' for more detail.
[05/14 01:30:50     46s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/14 01:30:51     46s] CPU time for VDD FollowPin 0 seconds
[05/14 01:30:51     46s] CPU time for VSS FollowPin 0 seconds
[05/14 01:30:51     46s]   Number of IO ports routed: 0
[05/14 01:30:51     46s]   Number of Block ports routed: 0
[05/14 01:30:51     46s]   Number of Stripe ports routed: 0
[05/14 01:30:51     46s]   Number of Core ports routed: 0  open: 200
[05/14 01:30:51     46s]   Number of Pad ports routed: 0
[05/14 01:30:51     46s]   Number of Power Bump ports routed: 0
[05/14 01:30:51     46s]   Number of Followpin connections: 100
[05/14 01:30:51     46s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2666.00 megs.
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s]  Begin updating DB with routing results ...
[05/14 01:30:51     46s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/14 01:30:51     46s] Pin and blockage extraction finished
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s] sroute created 100 wires.
[05/14 01:30:51     46s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] |  Layer |     Created    |     Deleted    |
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] | Metal1 |       100      |       NA       |
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] #% End sroute (date=05/14 01:30:51, total cpu=0:00:00.6, real=0:00:01.0, peak res=1125.8M, current mem=1119.2M)
[05/14 01:30:51     46s] # setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/14 01:30:51     46s] addStripe will allow jog to connect padcore ring and block ring.
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s] Stripes will stop at the boundary of the specified area.
[05/14 01:30:51     46s] When breaking rings, the power planner will consider the existence of blocks.
[05/14 01:30:51     46s] Stripes will not extend to closest target.
[05/14 01:30:51     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/14 01:30:51     46s] Stripes will not be created over regions without power planning wires.
[05/14 01:30:51     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/14 01:30:51     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/14 01:30:51     46s] Offset for stripe breaking is set to 0.
[05/14 01:30:51     46s] # addStripe -nets ${POWER_NETS} -layer ${POWER_STRIPE_LAYER} -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/14 01:30:51     46s] #% Begin addStripe (date=05/14 01:30:51, mem=1119.2M)
[05/14 01:30:51     46s] 
[05/14 01:30:51     46s] Initialize fgc environment(mem: 1292.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1292.9M)
[05/14 01:30:51     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1292.9M)
[05/14 01:30:51     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1292.9M)
[05/14 01:30:51     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1292.9M)
[05/14 01:30:51     46s] Starting stripe generation ...
[05/14 01:30:51     46s] Non-Default Mode Option Settings :
[05/14 01:30:51     46s]   NONE
[05/14 01:30:51     46s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/14 01:30:51     46s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/14 01:30:51     46s] Stripe generation is complete.
[05/14 01:30:51     46s] vias are now being generated.
[05/14 01:30:51     46s] addStripe created 2 wires.
[05/14 01:30:51     46s] ViaGen created 500 vias, deleted 0 via to avoid violation.
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] |  Layer |     Created    |     Deleted    |
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] |  Via1  |       100      |        0       |
[05/14 01:30:51     46s] |  Via2  |       100      |        0       |
[05/14 01:30:51     46s] |  Via3  |       100      |        0       |
[05/14 01:30:51     46s] |  Via4  |       100      |        0       |
[05/14 01:30:51     46s] |  Via5  |       100      |        0       |
[05/14 01:30:51     46s] | Metal6 |        2       |       NA       |
[05/14 01:30:51     46s] +--------+----------------+----------------+
[05/14 01:30:51     46s] #% End addStripe (date=05/14 01:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.9M, current mem=1120.9M)
[05/14 01:30:51     46s] # puts "\n--- Placement ---"
# setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/14 01:30:51     46s] # setPlaceMode -fp false
<CMD> setPlaceMode -fp false
[05/14 01:30:51     46s] # place_design
<CMD> place_design
[05/14 01:30:51     46s] [check_scan_connected]: number of scan connected with missing definition = 115, number of scan = 559, number of sequential = 657, percentage of missing scan cell = 17.50% (115 / 657)
[05/14 01:30:51     46s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 17.50% flops. Placement and timing QoR can be severely impacted in this case!
[05/14 01:30:51     46s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/14 01:30:51     46s] #Start colorize_geometry on Wed May 14 01:30:51 2025
[05/14 01:30:51     46s] #
[05/14 01:30:51     46s] ### Time Record (colorize_geometry) is installed.
[05/14 01:30:51     46s] ### Time Record (Pre Callback) is installed.
[05/14 01:30:51     46s] ### Time Record (Pre Callback) is uninstalled.
[05/14 01:30:51     46s] ### Time Record (DB Import) is installed.
[05/14 01:30:51     46s] ### info: trigger incremental cell import ( 583 new cells ).
[05/14 01:30:51     46s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[05/14 01:30:51     46s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/14 01:30:51     46s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1628655449 placement=984943660 pin_access=1 inst_pattern=1
[05/14 01:30:51     46s] ### Time Record (DB Import) is uninstalled.
[05/14 01:30:51     46s] ### Time Record (DB Export) is installed.
[05/14 01:30:51     46s] Extracting standard cell pins and blockage ...... 
[05/14 01:30:51     46s] Pin and blockage extraction finished
[05/14 01:30:51     46s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1628655449 placement=984943660 pin_access=1 inst_pattern=1
[05/14 01:30:51     46s] ### Time Record (DB Export) is uninstalled.
[05/14 01:30:51     46s] ### Time Record (Post Callback) is installed.
[05/14 01:30:51     46s] ### Time Record (Post Callback) is uninstalled.
[05/14 01:30:51     46s] #
[05/14 01:30:51     46s] #colorize_geometry statistics:
[05/14 01:30:51     46s] #Cpu time = 00:00:00
[05/14 01:30:51     46s] #Elapsed time = 00:00:00
[05/14 01:30:51     46s] #Increased memory = 22.63 (MB)
[05/14 01:30:51     46s] #Total memory = 1144.44 (MB)
[05/14 01:30:51     46s] #Peak memory = 1151.96 (MB)
[05/14 01:30:51     46s] #Number of warnings = 1
[05/14 01:30:51     46s] #Total number of warnings = 17
[05/14 01:30:51     46s] #Number of fails = 0
[05/14 01:30:51     46s] #Total number of fails = 0
[05/14 01:30:51     46s] #Complete colorize_geometry on Wed May 14 01:30:51 2025
[05/14 01:30:51     46s] #
[05/14 01:30:51     46s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 01:30:51     46s] ### Time Record (colorize_geometry) is uninstalled.
[05/14 01:30:51     46s] ### 
[05/14 01:30:51     46s] ###   Scalability Statistics
[05/14 01:30:51     46s] ### 
[05/14 01:30:51     46s] ### ------------------------+----------------+----------------+----------------+
[05/14 01:30:51     46s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/14 01:30:51     46s] ### ------------------------+----------------+----------------+----------------+
[05/14 01:30:51     46s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/14 01:30:51     46s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/14 01:30:51     46s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/14 01:30:51     46s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/14 01:30:51     46s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/14 01:30:51     46s] ### ------------------------+----------------+----------------+----------------+
[05/14 01:30:51     46s] ### 
[05/14 01:30:51     46s] *** Starting placeDesign default flow ***
[05/14 01:30:51     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.8 mem=1329.9M
[05/14 01:30:51     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.8 mem=1329.9M
[05/14 01:30:51     46s] *** Start deleteBufferTree ***
[05/14 01:30:51     46s] Info: Detect buffers to remove automatically.
[05/14 01:30:51     46s] Analyzing netlist ...
[05/14 01:30:51     46s] Updating netlist
[05/14 01:30:52     46s] 
[05/14 01:30:52     47s] *summary: 187 instances (buffers/inverters) removed
[05/14 01:30:52     47s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/14 01:30:52     47s] 
[05/14 01:30:52     47s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:30:52     47s] 
[05/14 01:30:52     47s] TimeStamp Deleting Cell Server End ...
[05/14 01:30:52     47s] **INFO: Enable pre-place timing setting for timing analysis
[05/14 01:30:52     47s] Set Using Default Delay Limit as 101.
[05/14 01:30:52     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/14 01:30:52     47s] Set Default Net Delay as 0 ps.
[05/14 01:30:52     47s] Set Default Net Load as 0 pF. 
[05/14 01:30:52     47s] **INFO: Analyzing IO path groups for slack adjustment
[05/14 01:30:52     47s] Effort level <high> specified for reg2reg_tmp.6513 path_group
[05/14 01:30:52     47s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:30:52     47s] AAE DB initialization (MEM=1360.83 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 01:30:52     47s] #################################################################################
[05/14 01:30:52     47s] # Design Stage: PreRoute
[05/14 01:30:52     47s] # Design Name: mcs4
[05/14 01:30:52     47s] # Design Mode: 45nm
[05/14 01:30:52     47s] # Analysis Mode: MMMC Non-OCV 
[05/14 01:30:52     47s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:30:52     47s] # Signoff Settings: SI Off 
[05/14 01:30:52     47s] #################################################################################
[05/14 01:30:52     47s] Calculate delays in Single mode...
[05/14 01:30:52     47s] Calculate delays in Single mode...
[05/14 01:30:52     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1360.8M, InitMEM = 1360.8M)
[05/14 01:30:52     47s] Start delay calculation (fullDC) (1 T). (MEM=1360.83)
[05/14 01:30:53     47s] siFlow : Timing analysis mode is single, using late cdB files
[05/14 01:30:53     47s] Start AAE Lib Loading. (MEM=1372.44)
[05/14 01:30:53     47s] End AAE Lib Loading. (MEM=1391.52 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 01:30:53     47s] End AAE Lib Interpolated Model. (MEM=1391.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:30:53     48s] Total number of fetched objects 2017
[05/14 01:30:53     48s] Total number of fetched objects 2017
[05/14 01:30:53     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:30:53     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:30:53     48s] End delay calculation. (MEM=1459.44 CPU=0:00:00.5 REAL=0:00:00.0)
[05/14 01:30:53     48s] End delay calculation (fullDC). (MEM=1422.82 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 01:30:53     48s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1422.8M) ***
[05/14 01:30:54     48s] **INFO: Disable pre-place timing setting for timing analysis
[05/14 01:30:54     48s] Set Using Default Delay Limit as 1000.
[05/14 01:30:54     48s] Set Default Net Delay as 1000 ps.
[05/14 01:30:54     48s] Set Default Net Load as 0.5 pF. 
[05/14 01:30:54     48s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/14 01:30:54     48s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1419.2M, EPOCH TIME: 1747200654.073942
[05/14 01:30:54     48s] Deleted 0 physical inst  (cell - / prefix -).
[05/14 01:30:54     48s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1419.2M, EPOCH TIME: 1747200654.074233
[05/14 01:30:54     48s] INFO: #ExclusiveGroups=0
[05/14 01:30:54     48s] INFO: There are no Exclusive Groups.
[05/14 01:30:54     48s] *** Starting "NanoPlace(TM) placement v#8 (mem=1419.2M)" ...
[05/14 01:30:54     48s] Wait...
[05/14 01:30:55     50s] *** Build Buffered Sizing Timing Model
[05/14 01:30:55     50s] (cpu=0:00:01.5 mem=1427.2M) ***
[05/14 01:30:55     50s] *** Build Virtual Sizing Timing Model
[05/14 01:30:55     50s] (cpu=0:00:01.7 mem=1427.2M) ***
[05/14 01:30:55     50s] No user-set net weight.
[05/14 01:30:55     50s] Net fanout histogram:
[05/14 01:30:55     50s] 2		: 759 (38.1%) nets
[05/14 01:30:55     50s] 3		: 754 (37.9%) nets
[05/14 01:30:55     50s] 4     -	14	: 456 (22.9%) nets
[05/14 01:30:55     50s] 15    -	39	: 13 (0.7%) nets
[05/14 01:30:55     50s] 40    -	79	: 1 (0.1%) nets
[05/14 01:30:55     50s] 80    -	159	: 8 (0.4%) nets
[05/14 01:30:55     50s] 160   -	319	: 0 (0.0%) nets
[05/14 01:30:55     50s] 320   -	639	: 0 (0.0%) nets
[05/14 01:30:55     50s] 640   -	1279	: 1 (0.1%) nets
[05/14 01:30:55     50s] 1280  -	2559	: 0 (0.0%) nets
[05/14 01:30:55     50s] 2560  -	5119	: 0 (0.0%) nets
[05/14 01:30:55     50s] 5120+		: 0 (0.0%) nets
[05/14 01:30:55     50s] no activity file in design. spp won't run.
[05/14 01:30:55     50s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/14 01:30:55     50s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/14 01:30:55     50s] Define the scan chains before using this option.
[05/14 01:30:55     50s] Type 'man IMPSP-9042' for more detail.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31596 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31592 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25051__6131 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24636__6260 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31594 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31590 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25069__2398 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24635__5107 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31597 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g31593 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25068__5477 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24638__8428 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:30:55     50s] z: 2, totalTracks: 1
[05/14 01:30:55     50s] z: 4, totalTracks: 1
[05/14 01:30:55     50s] z: 6, totalTracks: 1
[05/14 01:30:55     50s] z: 8, totalTracks: 1
[05/14 01:30:55     50s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:30:55     50s] All LLGs are deleted
[05/14 01:30:55     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1428.2M, EPOCH TIME: 1747200655.939189
[05/14 01:30:55     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1428.2M, EPOCH TIME: 1747200655.939832
[05/14 01:30:55     50s] # Building mcs4 llgBox search-tree.
[05/14 01:30:55     50s] #std cell=1981 (0 fixed + 1981 movable) #buf cell=9 #inv cell=117 #block=0 (0 floating + 0 preplaced)
[05/14 01:30:55     50s] #ioInst=0 #net=1992 #term=7985 #term/net=4.01, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
[05/14 01:30:55     50s] stdCell: 1981 single + 0 double + 0 multi
[05/14 01:30:55     50s] Total standard cell length = 4.7172 (mm), area = 0.0081 (mm^2)
[05/14 01:30:55     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1428.2M, EPOCH TIME: 1747200655.943128
[05/14 01:30:55     50s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1428.2M, EPOCH TIME: 1747200655.944923
[05/14 01:30:55     50s] Core basic site is CoreSite
[05/14 01:30:55     50s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1428.2M, EPOCH TIME: 1747200655.990440
[05/14 01:30:55     50s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1428.2M, EPOCH TIME: 1747200655.990976
[05/14 01:30:55     50s] Use non-trimmed site array because memory saving is not enough.
[05/14 01:30:55     50s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:30:55     50s] SiteArray: use 405,504 bytes
[05/14 01:30:55     50s] SiteArray: current memory after site array memory allocation 1428.6M
[05/14 01:30:55     50s] SiteArray: FP blocked sites are writable
[05/14 01:30:55     50s] Estimated cell power/ground rail width = 0.160 um
[05/14 01:30:55     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:30:55     50s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1428.6M, EPOCH TIME: 1747200655.997277
[05/14 01:30:55     50s] Process 602 wires and vias for routing blockage and capacity analysis
[05/14 01:30:55     50s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1428.6M, EPOCH TIME: 1747200655.998844
[05/14 01:30:56     50s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1428.6M, EPOCH TIME: 1747200656.001178
[05/14 01:30:56     50s] 
[05/14 01:30:56     50s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:30:56     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.060, MEM:1428.6M, EPOCH TIME: 1747200656.002882
[05/14 01:30:56     50s] 
[05/14 01:30:56     50s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:30:56     50s] Average module density = 0.280.
[05/14 01:30:56     50s] Density for the design = 0.280.
[05/14 01:30:56     50s]        = stdcell_area 23586 sites (8066 um^2) / alloc_area 84150 sites (28779 um^2).
[05/14 01:30:56     50s] Pin Density = 0.09489.
[05/14 01:30:56     50s]             = total # of pins 7985 / total area 84150.
[05/14 01:30:56     50s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1428.6M, EPOCH TIME: 1747200656.005949
[05/14 01:30:56     50s] Identified 6 spare or floating instances, with no clusters.
[05/14 01:30:56     50s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.020, MEM:1428.6M, EPOCH TIME: 1747200656.026126
[05/14 01:30:56     50s] OPERPROF: Starting pre-place ADS at level 1, MEM:1428.6M, EPOCH TIME: 1747200656.026663
[05/14 01:30:56     50s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1428.6M, EPOCH TIME: 1747200656.030669
[05/14 01:30:56     50s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1428.6M, EPOCH TIME: 1747200656.030804
[05/14 01:30:56     50s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1428.6M, EPOCH TIME: 1747200656.030948
[05/14 01:30:56     50s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1428.6M, EPOCH TIME: 1747200656.031034
[05/14 01:30:56     50s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1428.6M, EPOCH TIME: 1747200656.031114
[05/14 01:30:56     50s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1428.6M, EPOCH TIME: 1747200656.031562
[05/14 01:30:56     50s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1428.6M, EPOCH TIME: 1747200656.031661
[05/14 01:30:56     50s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1428.6M, EPOCH TIME: 1747200656.031818
[05/14 01:30:56     50s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1428.6M, EPOCH TIME: 1747200656.031899
[05/14 01:30:56     50s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1428.6M, EPOCH TIME: 1747200656.032058
[05/14 01:30:56     50s] ADSU 0.280 -> 0.309. site 84150.000 -> 76268.400. GS 13.680
[05/14 01:30:56     50s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.013, MEM:1428.6M, EPOCH TIME: 1747200656.040006
[05/14 01:30:56     50s] OPERPROF: Starting spMPad at level 1, MEM:1428.6M, EPOCH TIME: 1747200656.040643
[05/14 01:30:56     50s] OPERPROF:   Starting spContextMPad at level 2, MEM:1428.6M, EPOCH TIME: 1747200656.040968
[05/14 01:30:56     50s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1428.6M, EPOCH TIME: 1747200656.041059
[05/14 01:30:56     50s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1428.6M, EPOCH TIME: 1747200656.041140
[05/14 01:30:56     50s] Initial padding reaches pin density 0.467 for top
[05/14 01:30:56     50s] InitPadU 0.309 -> 0.380 for top
[05/14 01:30:56     50s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1430.1M, EPOCH TIME: 1747200656.056700
[05/14 01:30:56     50s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1430.1M, EPOCH TIME: 1747200656.058277
[05/14 01:30:56     50s] === lastAutoLevel = 8 
[05/14 01:30:56     50s] OPERPROF: Starting spInitNetWt at level 1, MEM:1430.1M, EPOCH TIME: 1747200656.067181
[05/14 01:30:56     50s] no activity file in design. spp won't run.
[05/14 01:30:56     50s] [spp] 0
[05/14 01:30:56     50s] [adp] 0:1:1:3
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31597/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31596/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31594/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31593/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31592/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g31590/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g25051__6131/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g25068__5477/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g25069__2398/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g24635__5107/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g24636__6260/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     50s] **WARN: (IMPDC-348):	The output pin g24638__8428/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     51s] **WARN: (IMPDC-348):	The output pin g31597/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     51s] **WARN: (IMPDC-348):	The output pin g31596/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 01:30:56     51s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/14 01:30:56     51s] To increase the message display limit, refer to the product command reference manual.
[05/14 01:30:56     51s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.550, REAL:0.663, MEM:1468.4M, EPOCH TIME: 1747200656.730036
[05/14 01:30:56     51s] Clock gating cells determined by native netlist tracing.
[05/14 01:30:56     51s] no activity file in design. spp won't run.
[05/14 01:30:56     51s] no activity file in design. spp won't run.
[05/14 01:30:56     51s] Effort level <high> specified for reg2reg path_group
[05/14 01:30:57     51s] OPERPROF: Starting npMain at level 1, MEM:1471.4M, EPOCH TIME: 1747200657.027009
[05/14 01:30:58     51s] OPERPROF:   Starting npPlace at level 2, MEM:1479.4M, EPOCH TIME: 1747200658.035212
[05/14 01:30:58     51s] Iteration  1: Total net bbox = 8.200e-10 (3.77e-10 4.43e-10)
[05/14 01:30:58     51s]               Est.  stn bbox = 8.648e-10 (3.96e-10 4.69e-10)
[05/14 01:30:58     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1483.4M
[05/14 01:30:58     51s] Iteration  2: Total net bbox = 8.200e-10 (3.77e-10 4.43e-10)
[05/14 01:30:58     51s]               Est.  stn bbox = 8.648e-10 (3.96e-10 4.69e-10)
[05/14 01:30:58     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1483.4M
[05/14 01:30:58     51s] exp_mt_sequential is set from setPlaceMode option to 1
[05/14 01:30:58     51s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/14 01:30:58     51s] place_exp_mt_interval set to default 32
[05/14 01:30:58     51s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/14 01:30:58     51s] Iteration  3: Total net bbox = 6.004e+01 (2.41e+01 3.60e+01)
[05/14 01:30:58     51s]               Est.  stn bbox = 7.379e+01 (2.93e+01 4.44e+01)
[05/14 01:30:58     51s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1487.7M
[05/14 01:30:58     51s] Total number of setup views is 2.
[05/14 01:30:58     51s] Total number of active setup views is 1.
[05/14 01:30:58     51s] Active setup views:
[05/14 01:30:58     51s]     AnalysisView_BC
[05/14 01:30:58     52s] Iteration  4: Total net bbox = 4.918e+03 (3.92e+03 9.93e+02)
[05/14 01:30:58     52s]               Est.  stn bbox = 6.521e+03 (5.20e+03 1.32e+03)
[05/14 01:30:58     52s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1519.1M
[05/14 01:30:58     52s] Total number of setup views is 1.
[05/14 01:30:58     52s] Total number of active setup views is 1.
[05/14 01:30:58     52s] Active setup views:
[05/14 01:30:58     52s]     AnalysisView_BC
[05/14 01:30:59     52s] Iteration  5: Total net bbox = 1.397e+04 (6.37e+03 7.60e+03)
[05/14 01:30:59     52s]               Est.  stn bbox = 1.813e+04 (8.42e+03 9.71e+03)
[05/14 01:30:59     52s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1519.1M
[05/14 01:30:59     52s] OPERPROF:   Finished npPlace at level 2, CPU:1.450, REAL:1.695, MEM:1519.1M, EPOCH TIME: 1747200659.730606
[05/14 01:30:59     52s] OPERPROF: Finished npMain at level 1, CPU:1.460, REAL:2.706, MEM:1519.1M, EPOCH TIME: 1747200659.733163
[05/14 01:30:59     52s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1519.1M, EPOCH TIME: 1747200659.735514
[05/14 01:30:59     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 01:30:59     52s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1519.1M, EPOCH TIME: 1747200659.736471
[05/14 01:30:59     52s] OPERPROF: Starting npMain at level 1, MEM:1519.1M, EPOCH TIME: 1747200659.736944
[05/14 01:30:59     52s] OPERPROF:   Starting npPlace at level 2, MEM:1519.1M, EPOCH TIME: 1747200659.749425
[05/14 01:30:59     52s] Total number of setup views is 1.
[05/14 01:30:59     52s] Total number of active setup views is 1.
[05/14 01:30:59     52s] Active setup views:
[05/14 01:30:59     52s]     AnalysisView_BC
[05/14 01:31:00     53s] Iteration  6: Total net bbox = 1.780e+04 (8.57e+03 9.23e+03)
[05/14 01:31:00     53s]               Est.  stn bbox = 2.272e+04 (1.10e+04 1.17e+04)
[05/14 01:31:00     53s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1519.1M
[05/14 01:31:00     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.910, REAL:0.988, MEM:1519.1M, EPOCH TIME: 1747200660.737138
[05/14 01:31:00     53s] OPERPROF: Finished npMain at level 1, CPU:0.930, REAL:1.012, MEM:1519.1M, EPOCH TIME: 1747200660.748665
[05/14 01:31:00     53s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1519.1M, EPOCH TIME: 1747200660.749122
[05/14 01:31:00     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 01:31:00     53s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1519.1M, EPOCH TIME: 1747200660.752010
[05/14 01:31:00     53s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1519.1M, EPOCH TIME: 1747200660.752132
[05/14 01:31:00     53s] Starting Early Global Route rough congestion estimation: mem = 1519.1M
[05/14 01:31:00     53s] (I)      ==================== Layers =====================
[05/14 01:31:00     53s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:00     53s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:00     53s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:00     53s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:00     53s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:00     53s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:00     53s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:00     53s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:00     53s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:00     53s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:00     53s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:00     53s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:00     53s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:00     53s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:00     53s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:00     53s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:00     53s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:00     53s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:00     53s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:00     53s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:00     53s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:00     53s] (I)      Started Import and model ( Curr Mem: 1519.10 MB )
[05/14 01:31:00     53s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:00     53s] (I)      == Non-default Options ==
[05/14 01:31:00     53s] (I)      Print mode                                         : 2
[05/14 01:31:00     53s] (I)      Stop if highly congested                           : false
[05/14 01:31:00     53s] (I)      Maximum routing layer                              : 11
[05/14 01:31:00     53s] (I)      Assign partition pins                              : false
[05/14 01:31:00     53s] (I)      Support large GCell                                : true
[05/14 01:31:00     53s] (I)      Number of threads                                  : 1
[05/14 01:31:00     53s] (I)      Number of rows per GCell                           : 7
[05/14 01:31:00     53s] (I)      Max num rows per GCell                             : 32
[05/14 01:31:00     53s] (I)      Method to set GCell size                           : row
[05/14 01:31:00     53s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:00     53s] (I)      Use row-based GCell size
[05/14 01:31:00     53s] (I)      Use row-based GCell align
[05/14 01:31:00     53s] (I)      layer 0 area = 80000
[05/14 01:31:00     53s] (I)      layer 1 area = 80000
[05/14 01:31:00     53s] (I)      layer 2 area = 80000
[05/14 01:31:00     53s] (I)      layer 3 area = 80000
[05/14 01:31:00     53s] (I)      layer 4 area = 80000
[05/14 01:31:00     53s] (I)      layer 5 area = 80000
[05/14 01:31:00     53s] (I)      layer 6 area = 80000
[05/14 01:31:00     53s] (I)      layer 7 area = 80000
[05/14 01:31:00     53s] (I)      layer 8 area = 80000
[05/14 01:31:00     53s] (I)      layer 9 area = 400000
[05/14 01:31:00     53s] (I)      layer 10 area = 400000
[05/14 01:31:00     53s] (I)      GCell unit size   : 3420
[05/14 01:31:00     53s] (I)      GCell multiplier  : 7
[05/14 01:31:00     53s] (I)      GCell row height  : 3420
[05/14 01:31:00     53s] (I)      Actual row height : 3420
[05/14 01:31:00     53s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:00     53s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:00     53s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:00     53s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:00     53s] (I)      ==================== Default via =====================
[05/14 01:31:00     53s] (I)      +----+------------------+----------------------------+
[05/14 01:31:00     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:00     53s] (I)      +----+------------------+----------------------------+
[05/14 01:31:00     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:00     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:00     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:00     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:00     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:00     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:00     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:00     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:00     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:00     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:00     53s] (I)      +----+------------------+----------------------------+
[05/14 01:31:00     53s] [NR-eGR] Read 902 PG shapes
[05/14 01:31:00     53s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:00     53s] [NR-eGR] Read 0 other shapes
[05/14 01:31:00     53s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:00     53s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:00     53s] [NR-eGR] #PG Blockages       : 902
[05/14 01:31:00     53s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:00     53s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:00     53s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:00     53s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:00     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:00     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:00     53s] [NR-eGR] Read 1991 nets ( ignored 0 )
[05/14 01:31:00     53s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:00     53s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:00     53s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:00     53s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:00     53s] (I)      Number of ignored nets                =      0
[05/14 01:31:00     53s] (I)      Number of connected nets              =      0
[05/14 01:31:00     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 01:31:00     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:00     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:00     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:00     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 01:31:00     53s] (I)      Ndr track 0 does not exist
[05/14 01:31:00     53s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:00     53s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:00     53s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:00     53s] (I)      Site width          :   400  (dbu)
[05/14 01:31:00     53s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:00     53s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:00     53s] (I)      GCell width         : 23940  (dbu)
[05/14 01:31:00     53s] (I)      GCell height        : 23940  (dbu)
[05/14 01:31:00     53s] (I)      Grid                :    15    15    11
[05/14 01:31:00     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:00     53s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/14 01:31:00     53s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/14 01:31:00     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:00     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:00     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:00     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:00     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:00     53s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/14 01:31:00     53s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:00     53s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:00     53s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:00     53s] (I)      --------------------------------------------------------
[05/14 01:31:00     53s] 
[05/14 01:31:00     53s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:00     53s] [NR-eGR] Rule id: 0  Nets: 1991
[05/14 01:31:00     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:00     53s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:00     53s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:00     53s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:00     53s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:00     53s] [NR-eGR] ========================================
[05/14 01:31:00     53s] [NR-eGR] 
[05/14 01:31:00     53s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:00     53s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:00     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:00     53s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:00     53s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      |     2 |   13140 |      120 |         0.91% |
[05/14 01:31:00     53s] (I)      |     3 |   13845 |      300 |         2.17% |
[05/14 01:31:00     53s] (I)      |     4 |   13140 |      120 |         0.91% |
[05/14 01:31:00     53s] (I)      |     5 |   13845 |      300 |         2.17% |
[05/14 01:31:00     53s] (I)      |     6 |   13140 |      120 |         0.91% |
[05/14 01:31:00     53s] (I)      |     7 |   13845 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      |     8 |   13140 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      |     9 |   13845 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      |    10 |    5235 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      |    11 |    5535 |        0 |         0.00% |
[05/14 01:31:00     53s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:00     53s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1519.10 MB )
[05/14 01:31:00     53s] (I)      Reset routing kernel
[05/14 01:31:00     53s] (I)      numLocalWires=8805  numGlobalNetBranches=2577  numLocalNetBranches=1838
[05/14 01:31:00     53s] (I)      totalPins=7967  totalGlobalPin=2491 (31.27%)
[05/14 01:31:00     53s] (I)      total 2D Cap : 118480 = (60857 H, 57623 V)
[05/14 01:31:00     53s] (I)      
[05/14 01:31:00     53s] (I)      ============  Phase 1a Route ============
[05/14 01:31:00     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 01:31:00     53s] (I)      Usage: 1944 = (989 H, 955 V) = (1.63% H, 1.66% V) = (1.184e+04um H, 1.143e+04um V)
[05/14 01:31:00     53s] (I)      
[05/14 01:31:00     53s] (I)      ============  Phase 1b Route ============
[05/14 01:31:00     53s] (I)      Usage: 1944 = (989 H, 955 V) = (1.63% H, 1.66% V) = (1.184e+04um H, 1.143e+04um V)
[05/14 01:31:00     53s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/14 01:31:00     53s] 
[05/14 01:31:00     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:00     53s] Finished Early Global Route rough congestion estimation: mem = 1519.1M
[05/14 01:31:00     53s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.057, MEM:1519.1M, EPOCH TIME: 1747200660.809619
[05/14 01:31:00     53s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/14 01:31:00     53s] OPERPROF: Starting CDPad at level 1, MEM:1519.1M, EPOCH TIME: 1747200660.809902
[05/14 01:31:00     53s] CDPadU 0.380 -> 0.376. R=0.309, N=1981, GS=11.970
[05/14 01:31:00     53s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.015, MEM:1519.1M, EPOCH TIME: 1747200660.824522
[05/14 01:31:00     53s] OPERPROF: Starting npMain at level 1, MEM:1519.1M, EPOCH TIME: 1747200660.825206
[05/14 01:31:00     53s] OPERPROF:   Starting npPlace at level 2, MEM:1519.1M, EPOCH TIME: 1747200660.840574
[05/14 01:31:00     53s] Total number of setup views is 1.
[05/14 01:31:00     53s] Total number of active setup views is 1.
[05/14 01:31:00     53s] Active setup views:
[05/14 01:31:00     53s]     AnalysisView_BC
[05/14 01:31:00     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.015, MEM:1522.0M, EPOCH TIME: 1747200660.855377
[05/14 01:31:00     53s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1522.0M, EPOCH TIME: 1747200660.865325
[05/14 01:31:00     53s] Global placement CDP skipped at cutLevel 7.
[05/14 01:31:00     53s] Iteration  7: Total net bbox = 2.090e+04 (1.06e+04 1.03e+04)
[05/14 01:31:00     53s]               Est.  stn bbox = 2.597e+04 (1.31e+04 1.28e+04)
[05/14 01:31:00     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1522.0M
[05/14 01:31:01     54s] 
[05/14 01:31:01     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:31:01     54s] TLC MultiMap info (StdDelay):
[05/14 01:31:01     54s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:31:01     54s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:31:01     54s]  Setting StdDelay to: 9.9ps
[05/14 01:31:01     54s] 
[05/14 01:31:01     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:31:01     54s] nrCritNet: 0.00% ( 0 / 1992 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[05/14 01:31:01     54s] nrCritNet: 0.00% ( 0 / 1992 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[05/14 01:31:01     54s] Iteration  8: Total net bbox = 2.090e+04 (1.06e+04 1.03e+04)
[05/14 01:31:01     54s]               Est.  stn bbox = 2.597e+04 (1.31e+04 1.28e+04)
[05/14 01:31:01     54s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1522.0M
[05/14 01:31:01     54s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1747200661.316872
[05/14 01:31:01     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 01:31:01     54s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1747200661.317202
[05/14 01:31:01     54s] Legalizing MH Cells... 0 / 0 (level 8)
[05/14 01:31:01     54s] No instances found in the vector
[05/14 01:31:01     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0M, DRC: 0)
[05/14 01:31:01     54s] 0 (out of 0) MH cells were successfully legalized.
[05/14 01:31:01     54s] OPERPROF: Starting npMain at level 1, MEM:1522.0M, EPOCH TIME: 1747200661.317595
[05/14 01:31:01     54s] OPERPROF:   Starting npPlace at level 2, MEM:1522.0M, EPOCH TIME: 1747200661.330746
[05/14 01:31:01     54s] Total number of setup views is 1.
[05/14 01:31:01     54s] Total number of active setup views is 1.
[05/14 01:31:01     54s] Active setup views:
[05/14 01:31:01     54s]     AnalysisView_BC
[05/14 01:31:02     55s] Total number of setup views is 1.
[05/14 01:31:02     55s] Total number of active setup views is 1.
[05/14 01:31:02     55s] Active setup views:
[05/14 01:31:02     55s]     AnalysisView_BC
[05/14 01:31:03     56s] Total number of setup views is 1.
[05/14 01:31:03     56s] Total number of active setup views is 1.
[05/14 01:31:03     56s] Active setup views:
[05/14 01:31:03     56s]     AnalysisView_BC
[05/14 01:31:04     57s] Iteration  9: Total net bbox = 2.379e+04 (1.10e+04 1.27e+04)
[05/14 01:31:04     57s]               Est.  stn bbox = 2.957e+04 (1.37e+04 1.59e+04)
[05/14 01:31:04     57s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1522.0M
[05/14 01:31:04     57s] GP RA stats: MHOnly 0 nrInst 1981 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/14 01:31:04     57s] Total number of setup views is 1.
[05/14 01:31:04     57s] Total number of active setup views is 1.
[05/14 01:31:04     57s] Active setup views:
[05/14 01:31:04     57s]     AnalysisView_BC
[05/14 01:31:05     58s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1522.0M, EPOCH TIME: 1747200665.411557
[05/14 01:31:05     58s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1747200665.411731
[05/14 01:31:05     58s] Iteration 10: Total net bbox = 2.314e+04 (1.08e+04 1.24e+04)
[05/14 01:31:05     58s]               Est.  stn bbox = 2.886e+04 (1.34e+04 1.55e+04)
[05/14 01:31:05     58s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1522.0M
[05/14 01:31:05     58s] OPERPROF:   Finished npPlace at level 2, CPU:3.740, REAL:4.085, MEM:1522.0M, EPOCH TIME: 1747200665.415679
[05/14 01:31:05     58s] OPERPROF: Finished npMain at level 1, CPU:3.770, REAL:4.112, MEM:1522.0M, EPOCH TIME: 1747200665.429230
[05/14 01:31:05     58s] Iteration 11: Total net bbox = 2.489e+04 (1.23e+04 1.25e+04)
[05/14 01:31:05     58s]               Est.  stn bbox = 3.069e+04 (1.50e+04 1.57e+04)
[05/14 01:31:05     58s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1522.0M
[05/14 01:31:05     58s] Iteration 12: Total net bbox = 2.489e+04 (1.23e+04 1.25e+04)
[05/14 01:31:05     58s]               Est.  stn bbox = 3.069e+04 (1.50e+04 1.57e+04)
[05/14 01:31:05     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1522.0M
[05/14 01:31:05     58s] [adp] clock
[05/14 01:31:05     58s] [adp] weight, nr nets, wire length
[05/14 01:31:05     58s] [adp]      0        1  339.733500
[05/14 01:31:05     58s] [adp] data
[05/14 01:31:05     58s] [adp] weight, nr nets, wire length
[05/14 01:31:05     58s] [adp]      0     1997  24515.869500
[05/14 01:31:05     58s] [adp] 0.000000|0.000000|0.000000
[05/14 01:31:05     58s] Iteration 13: Total net bbox = 2.489e+04 (1.23e+04 1.25e+04)
[05/14 01:31:05     58s]               Est.  stn bbox = 3.069e+04 (1.50e+04 1.57e+04)
[05/14 01:31:05     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1522.0M
[05/14 01:31:05     58s] *** cost = 2.489e+04 (1.23e+04 1.25e+04) (cpu for global=0:00:06.9) real=0:00:09.0***
[05/14 01:31:05     58s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/14 01:31:05     58s] **WARN: (IMPDB-2078):	Output pin Y of instance g31596 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:31:05     58s] **WARN: (IMPDB-2078):	Output pin Y of instance g31592 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 01:31:05     58s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/14 01:31:05     58s] To increase the message display limit, refer to the product command reference manual.
[05/14 01:31:05     58s] Saved padding area to DB
[05/14 01:31:05     58s] All LLGs are deleted
[05/14 01:31:05     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1522.0M, EPOCH TIME: 1747200665.519293
[05/14 01:31:05     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1522.0M, EPOCH TIME: 1747200665.519841
[05/14 01:31:05     58s] Solver runtime cpu: 0:00:05.7 real: 0:00:06.4
[05/14 01:31:05     58s] Core Placement runtime cpu: 0:00:06.2 real: 0:00:07.0
[05/14 01:31:05     58s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/14 01:31:05     58s] Type 'man IMPSP-9025' for more detail.
[05/14 01:31:05     58s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1522.0M, EPOCH TIME: 1747200665.523007
[05/14 01:31:05     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1522.0M, EPOCH TIME: 1747200665.523206
[05/14 01:31:05     58s] z: 2, totalTracks: 1
[05/14 01:31:05     58s] z: 4, totalTracks: 1
[05/14 01:31:05     58s] z: 6, totalTracks: 1
[05/14 01:31:05     58s] z: 8, totalTracks: 1
[05/14 01:31:05     58s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:05     58s] All LLGs are deleted
[05/14 01:31:05     58s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1522.0M, EPOCH TIME: 1747200665.538384
[05/14 01:31:05     58s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.030, MEM:1522.0M, EPOCH TIME: 1747200665.568676
[05/14 01:31:05     58s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1522.0M, EPOCH TIME: 1747200665.572771
[05/14 01:31:05     58s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1522.0M, EPOCH TIME: 1747200665.574314
[05/14 01:31:05     58s] Core basic site is CoreSite
[05/14 01:31:05     58s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1522.0M, EPOCH TIME: 1747200665.605612
[05/14 01:31:05     58s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1747200665.606055
[05/14 01:31:05     58s] Fast DP-INIT is on for default
[05/14 01:31:05     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:31:05     58s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.034, MEM:1522.0M, EPOCH TIME: 1747200665.608785
[05/14 01:31:05     58s] 
[05/14 01:31:05     58s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:05     58s] OPERPROF:       Starting CMU at level 4, MEM:1522.0M, EPOCH TIME: 1747200665.609428
[05/14 01:31:05     58s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1522.0M, EPOCH TIME: 1747200665.610545
[05/14 01:31:05     58s] 
[05/14 01:31:05     58s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:05     58s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:1522.0M, EPOCH TIME: 1747200665.610966
[05/14 01:31:05     58s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1522.0M, EPOCH TIME: 1747200665.611038
[05/14 01:31:05     58s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1747200665.611106
[05/14 01:31:05     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0MB).
[05/14 01:31:05     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.091, MEM:1522.0M, EPOCH TIME: 1747200665.614567
[05/14 01:31:05     58s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.092, MEM:1522.0M, EPOCH TIME: 1747200665.614676
[05/14 01:31:05     58s] TDRefine: refinePlace mode is spiral
[05/14 01:31:05     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.1
[05/14 01:31:05     58s] OPERPROF: Starting RefinePlace at level 1, MEM:1522.0M, EPOCH TIME: 1747200665.614772
[05/14 01:31:05     58s] *** Starting refinePlace (0:00:58.2 mem=1522.0M) ***
[05/14 01:31:05     58s] Total net bbox length = 2.485e+04 (1.233e+04 1.252e+04) (ext = 1.531e+02)
[05/14 01:31:05     58s] 
[05/14 01:31:05     58s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:05     58s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1522.0M, EPOCH TIME: 1747200665.616865
[05/14 01:31:05     58s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:05     58s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1747200665.617102
[05/14 01:31:05     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:05     58s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:05     58s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:05     58s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1522.0M, EPOCH TIME: 1747200665.620276
[05/14 01:31:05     58s] Starting refinePlace ...
[05/14 01:31:05     58s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:05     58s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:05     58s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 01:31:05     58s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1522.0MB) @(0:00:58.2 - 0:00:58.3).
[05/14 01:31:05     58s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:05     58s] wireLenOptFixPriorityInst 0 inst fixed
[05/14 01:31:05     58s] Placement tweakage begins.
[05/14 01:31:05     58s] wire length = 3.435e+04
[05/14 01:31:05     58s] wire length = 3.428e+04
[05/14 01:31:05     58s] Placement tweakage ends.
[05/14 01:31:05     58s] Move report: tweak moves 152 insts, mean move: 3.85 um, max move: 9.48 um 
[05/14 01:31:05     58s] 	Max move on inst (rom_0_data_out_reg[3]): (85.10, 153.28) --> (90.49, 149.19)
[05/14 01:31:05     58s] 
[05/14 01:31:05     58s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:31:05     58s] Move report: legalization moves 1981 insts, mean move: 0.97 um, max move: 3.39 um spiral
[05/14 01:31:05     58s] 	Max move on inst (rom_0_timing_recovery_a11_reg): (79.77, 98.23) --> (79.60, 95.00)
[05/14 01:31:05     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:05     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:05     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1525.1MB) @(0:00:58.3 - 0:00:58.4).
[05/14 01:31:05     58s] Move report: Detail placement moves 1981 insts, mean move: 1.20 um, max move: 10.57 um 
[05/14 01:31:05     58s] 	Max move on inst (rom_0_data_out_reg[3]): (85.10, 153.28) --> (90.40, 148.01)
[05/14 01:31:05     58s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1525.1MB
[05/14 01:31:05     58s] Statistics of distance of Instance movement in refine placement:
[05/14 01:31:05     58s]   maximum (X+Y) =        10.57 um
[05/14 01:31:05     58s]   inst (rom_0_data_out_reg[3]) with max move: (85.097, 153.28) -> (90.4, 148.01)
[05/14 01:31:05     58s]   mean    (X+Y) =         1.20 um
[05/14 01:31:05     58s] Summary Report:
[05/14 01:31:05     58s] Instances move: 1981 (out of 1981 movable)
[05/14 01:31:05     58s] Instances flipped: 0
[05/14 01:31:05     58s] Mean displacement: 1.20 um
[05/14 01:31:05     58s] Max displacement: 10.57 um (Instance: rom_0_data_out_reg[3]) (85.097, 153.28) -> (90.4, 148.01)
[05/14 01:31:05     58s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[05/14 01:31:05     58s] Total instances moved : 1981
[05/14 01:31:05     58s] Ripped up 0 affected routes.
[05/14 01:31:05     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.201, MEM:1525.1M, EPOCH TIME: 1747200665.821455
[05/14 01:31:05     58s] Total net bbox length = 2.502e+04 (1.233e+04 1.269e+04) (ext = 1.506e+02)
[05/14 01:31:05     58s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1525.1MB
[05/14 01:31:05     58s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1525.1MB) @(0:00:58.2 - 0:00:58.4).
[05/14 01:31:05     58s] *** Finished refinePlace (0:00:58.4 mem=1525.1M) ***
[05/14 01:31:05     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.1
[05/14 01:31:05     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.212, MEM:1525.1M, EPOCH TIME: 1747200665.826904
[05/14 01:31:05     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1525.1M, EPOCH TIME: 1747200665.826972
[05/14 01:31:05     58s] All LLGs are deleted
[05/14 01:31:05     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.1M, EPOCH TIME: 1747200665.830204
[05/14 01:31:05     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1525.1M, EPOCH TIME: 1747200665.831248
[05/14 01:31:05     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1522.1M, EPOCH TIME: 1747200665.833980
[05/14 01:31:05     58s] *** End of Placement (cpu=0:00:09.6, real=0:00:11.0, mem=1522.1M) ***
[05/14 01:31:05     58s] z: 2, totalTracks: 1
[05/14 01:31:05     58s] z: 4, totalTracks: 1
[05/14 01:31:05     58s] z: 6, totalTracks: 1
[05/14 01:31:05     58s] z: 8, totalTracks: 1
[05/14 01:31:05     58s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:05     58s] All LLGs are deleted
[05/14 01:31:05     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1522.1M, EPOCH TIME: 1747200665.840466
[05/14 01:31:05     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1522.1M, EPOCH TIME: 1747200665.840861
[05/14 01:31:05     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1522.1M, EPOCH TIME: 1747200665.841274
[05/14 01:31:05     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1522.1M, EPOCH TIME: 1747200665.842606
[05/14 01:31:05     58s] Core basic site is CoreSite
[05/14 01:31:05     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1522.1M, EPOCH TIME: 1747200665.878521
[05/14 01:31:05     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1522.1M, EPOCH TIME: 1747200665.878994
[05/14 01:31:05     58s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:31:05     58s] SiteArray: use 405,504 bytes
[05/14 01:31:05     58s] SiteArray: current memory after site array memory allocation 1522.1M
[05/14 01:31:05     58s] SiteArray: FP blocked sites are writable
[05/14 01:31:05     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:31:05     58s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1522.1M, EPOCH TIME: 1747200665.882929
[05/14 01:31:05     58s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1522.1M, EPOCH TIME: 1747200665.883842
[05/14 01:31:05     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.045, MEM:1522.1M, EPOCH TIME: 1747200665.888099
[05/14 01:31:05     58s] 
[05/14 01:31:05     58s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:05     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.052, MEM:1522.1M, EPOCH TIME: 1747200665.893531
[05/14 01:31:05     58s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1522.1M, EPOCH TIME: 1747200665.897418
[05/14 01:31:05     58s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1522.1M, EPOCH TIME: 1747200665.900695
[05/14 01:31:05     58s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1522.1M, EPOCH TIME: 1747200665.901522
[05/14 01:31:05     58s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 01:31:05     58s] Density distribution unevenness ratio = 44.356%
[05/14 01:31:05     58s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.007, MEM:1522.1M, EPOCH TIME: 1747200665.904347
[05/14 01:31:05     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1522.1M, EPOCH TIME: 1747200665.904442
[05/14 01:31:05     58s] All LLGs are deleted
[05/14 01:31:05     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1522.1M, EPOCH TIME: 1747200665.907769
[05/14 01:31:05     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1522.1M, EPOCH TIME: 1747200665.908171
[05/14 01:31:05     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1522.1M, EPOCH TIME: 1747200665.909440
[05/14 01:31:05     58s] *** Free Virtual Timing Model ...(mem=1522.1M)
[05/14 01:31:05     58s] Starting IO pin assignment...
[05/14 01:31:05     58s] The design is not routed. Using placement based method for pin assignment.
[05/14 01:31:05     58s] Completed IO pin assignment.
[05/14 01:31:05     58s] **INFO: Enable pre-place timing setting for timing analysis
[05/14 01:31:05     58s] Set Using Default Delay Limit as 101.
[05/14 01:31:05     58s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/14 01:31:05     58s] Set Default Net Delay as 0 ps.
[05/14 01:31:05     58s] Set Default Net Load as 0 pF. 
[05/14 01:31:05     58s] **INFO: Analyzing IO path groups for slack adjustment
[05/14 01:31:06     58s] Effort level <high> specified for reg2reg_tmp.6513 path_group
[05/14 01:31:06     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:31:06     58s] #################################################################################
[05/14 01:31:06     58s] # Design Stage: PreRoute
[05/14 01:31:06     58s] # Design Name: mcs4
[05/14 01:31:06     58s] # Design Mode: 45nm
[05/14 01:31:06     58s] # Analysis Mode: MMMC Non-OCV 
[05/14 01:31:06     58s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:31:06     58s] # Signoff Settings: SI Off 
[05/14 01:31:06     58s] #################################################################################
[05/14 01:31:06     58s] Calculate delays in Single mode...
[05/14 01:31:06     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 1510.4M, InitMEM = 1510.4M)
[05/14 01:31:06     58s] Start delay calculation (fullDC) (1 T). (MEM=1510.44)
[05/14 01:31:06     58s] End AAE Lib Interpolated Model. (MEM=1522.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:06     58s] Total number of fetched objects 2017
[05/14 01:31:06     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:06     58s] End delay calculation. (MEM=1553.74 CPU=0:00:00.2 REAL=0:00:00.0)
[05/14 01:31:06     58s] End delay calculation (fullDC). (MEM=1553.74 CPU=0:00:00.3 REAL=0:00:00.0)
[05/14 01:31:06     58s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1553.7M) ***
[05/14 01:31:06     59s] **INFO: Disable pre-place timing setting for timing analysis
[05/14 01:31:06     59s] Set Using Default Delay Limit as 1000.
[05/14 01:31:06     59s] Set Default Net Delay as 1000 ps.
[05/14 01:31:06     59s] Set Default Net Load as 0.5 pF. 
[05/14 01:31:06     59s] Info: Disable timing driven in postCTS congRepair.
[05/14 01:31:06     59s] 
[05/14 01:31:06     59s] Starting congRepair ...
[05/14 01:31:06     59s] User Input Parameters:
[05/14 01:31:06     59s] - Congestion Driven    : On
[05/14 01:31:06     59s] - Timing Driven        : Off
[05/14 01:31:06     59s] - Area-Violation Based : On
[05/14 01:31:06     59s] - Start Rollback Level : -5
[05/14 01:31:06     59s] - Legalized            : On
[05/14 01:31:06     59s] - Window Based         : Off
[05/14 01:31:06     59s] - eDen incr mode       : Off
[05/14 01:31:06     59s] - Small incr mode      : Off
[05/14 01:31:06     59s] 
[05/14 01:31:06     59s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1544.1M, EPOCH TIME: 1747200666.628194
[05/14 01:31:06     59s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1544.1M, EPOCH TIME: 1747200666.634771
[05/14 01:31:06     59s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1544.1M, EPOCH TIME: 1747200666.637966
[05/14 01:31:06     59s] Starting Early Global Route congestion estimation: mem = 1544.1M
[05/14 01:31:06     59s] (I)      ==================== Layers =====================
[05/14 01:31:06     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:06     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:06     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:06     59s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:06     59s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:06     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:06     59s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:06     59s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:06     59s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:06     59s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:06     59s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:06     59s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:06     59s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:06     59s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:06     59s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:06     59s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:06     59s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:06     59s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:06     59s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:06     59s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:06     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:06     59s] (I)      Started Import and model ( Curr Mem: 1544.13 MB )
[05/14 01:31:06     59s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:06     59s] (I)      == Non-default Options ==
[05/14 01:31:06     59s] (I)      Maximum routing layer                              : 11
[05/14 01:31:06     59s] (I)      Number of threads                                  : 1
[05/14 01:31:06     59s] (I)      Use non-blocking free Dbs wires                    : false
[05/14 01:31:06     59s] (I)      Method to set GCell size                           : row
[05/14 01:31:06     59s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:06     59s] (I)      Use row-based GCell size
[05/14 01:31:06     59s] (I)      Use row-based GCell align
[05/14 01:31:06     59s] (I)      layer 0 area = 80000
[05/14 01:31:06     59s] (I)      layer 1 area = 80000
[05/14 01:31:06     59s] (I)      layer 2 area = 80000
[05/14 01:31:06     59s] (I)      layer 3 area = 80000
[05/14 01:31:06     59s] (I)      layer 4 area = 80000
[05/14 01:31:06     59s] (I)      layer 5 area = 80000
[05/14 01:31:06     59s] (I)      layer 6 area = 80000
[05/14 01:31:06     59s] (I)      layer 7 area = 80000
[05/14 01:31:06     59s] (I)      layer 8 area = 80000
[05/14 01:31:06     59s] (I)      layer 9 area = 400000
[05/14 01:31:06     59s] (I)      layer 10 area = 400000
[05/14 01:31:06     59s] (I)      GCell unit size   : 3420
[05/14 01:31:06     59s] (I)      GCell multiplier  : 1
[05/14 01:31:06     59s] (I)      GCell row height  : 3420
[05/14 01:31:06     59s] (I)      Actual row height : 3420
[05/14 01:31:06     59s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:06     59s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:06     59s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:06     59s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:06     59s] (I)      ==================== Default via =====================
[05/14 01:31:06     59s] (I)      +----+------------------+----------------------------+
[05/14 01:31:06     59s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:06     59s] (I)      +----+------------------+----------------------------+
[05/14 01:31:06     59s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:06     59s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:06     59s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:06     59s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:06     59s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:06     59s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:06     59s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:06     59s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:06     59s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:06     59s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:06     59s] (I)      +----+------------------+----------------------------+
[05/14 01:31:06     59s] [NR-eGR] Read 902 PG shapes
[05/14 01:31:06     59s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:06     59s] [NR-eGR] Read 0 other shapes
[05/14 01:31:06     59s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:06     59s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:06     59s] [NR-eGR] #PG Blockages       : 902
[05/14 01:31:06     59s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:06     59s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:06     59s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:06     59s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:06     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:06     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:06     59s] [NR-eGR] Read 1992 nets ( ignored 0 )
[05/14 01:31:06     59s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:06     59s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:06     59s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:06     59s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:06     59s] (I)      Number of ignored nets                =      0
[05/14 01:31:06     59s] (I)      Number of connected nets              =      0
[05/14 01:31:06     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 01:31:06     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:06     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:06     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:06     59s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 01:31:06     59s] (I)      Ndr track 0 does not exist
[05/14 01:31:06     59s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:06     59s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:06     59s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:06     59s] (I)      Site width          :   400  (dbu)
[05/14 01:31:06     59s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:06     59s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:06     59s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:06     59s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:06     59s] (I)      Grid                :   102   103    11
[05/14 01:31:06     59s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:06     59s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:06     59s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:06     59s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:06     59s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:06     59s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:06     59s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:06     59s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:06     59s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:06     59s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:06     59s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:06     59s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:06     59s] (I)      --------------------------------------------------------
[05/14 01:31:06     59s] 
[05/14 01:31:06     59s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:06     59s] [NR-eGR] Rule id: 0  Nets: 1992
[05/14 01:31:06     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:06     59s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:06     59s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:06     59s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:06     59s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:06     59s] [NR-eGR] ========================================
[05/14 01:31:06     59s] [NR-eGR] 
[05/14 01:31:06     59s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:06     59s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:06     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:06     59s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:06     59s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:06     59s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:06     59s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:06     59s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:06     59s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:06     59s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:06     59s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:06     59s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1544.13 MB )
[05/14 01:31:06     59s] (I)      Reset routing kernel
[05/14 01:31:06     59s] (I)      Started Global Routing ( Curr Mem: 1544.13 MB )
[05/14 01:31:06     59s] (I)      totalPins=7985  totalGlobalPin=7941 (99.45%)
[05/14 01:31:06     59s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:31:06     59s] [NR-eGR] Layer group 1: route 1992 net(s) in layer range [2, 11]
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1a Route ============
[05/14 01:31:06     59s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1b Route ============
[05/14 01:31:06     59s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:06     59s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.267810e+04um
[05/14 01:31:06     59s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:31:06     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1c Route ============
[05/14 01:31:06     59s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1d Route ============
[05/14 01:31:06     59s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1e Route ============
[05/14 01:31:06     59s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:06     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.267810e+04um
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] (I)      ============  Phase 1l Route ============
[05/14 01:31:06     59s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:31:06     59s] (I)      Layer  2:      89136     11696         0           0       88954    ( 0.00%) 
[05/14 01:31:06     59s] (I)      Layer  3:      93064      9595         0         873       92754    ( 0.93%) 
[05/14 01:31:06     59s] (I)      Layer  4:      89136       363         0           0       88954    ( 0.00%) 
[05/14 01:31:06     59s] (I)      Layer  5:      93059        48         0         909       92718    ( 0.97%) 
[05/14 01:31:06     59s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 01:31:06     59s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:06     59s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:31:06     59s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:06     59s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:31:06     59s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:31:06     59s] (I)      Total:        801614     21702         0        3963      799392    ( 0.49%) 
[05/14 01:31:06     59s] (I)      
[05/14 01:31:06     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:06     59s] [NR-eGR]                        OverCon            
[05/14 01:31:06     59s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:06     59s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:06     59s] [NR-eGR] ----------------------------------------------
[05/14 01:31:06     59s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR] ----------------------------------------------
[05/14 01:31:06     59s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:06     59s] [NR-eGR] 
[05/14 01:31:06     59s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1552.14 MB )
[05/14 01:31:06     59s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:31:06     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:06     59s] Early Global Route congestion estimation runtime: 0.13 seconds, mem = 1552.1M
[05/14 01:31:06     59s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.127, MEM:1552.1M, EPOCH TIME: 1747200666.764952
[05/14 01:31:06     59s] OPERPROF: Starting HotSpotCal at level 1, MEM:1552.1M, EPOCH TIME: 1747200666.765036
[05/14 01:31:06     59s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:06     59s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:31:06     59s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:06     59s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:31:06     59s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:06     59s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:31:06     59s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:31:06     59s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1552.1M, EPOCH TIME: 1747200666.765872
[05/14 01:31:06     59s] Skipped repairing congestion.
[05/14 01:31:06     59s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1552.1M, EPOCH TIME: 1747200666.765980
[05/14 01:31:06     59s] Starting Early Global Route wiring: mem = 1552.1M
[05/14 01:31:06     59s] (I)      ============= Track Assignment ============
[05/14 01:31:06     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 1552.14 MB )
[05/14 01:31:06     59s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:06     59s] (I)      Run Multi-thread track assignment
[05/14 01:31:06     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1552.14 MB )
[05/14 01:31:06     59s] (I)      Started Export ( Curr Mem: 1552.14 MB )
[05/14 01:31:06     59s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:06     59s] [NR-eGR] ------------------------------------
[05/14 01:31:06     59s] [NR-eGR]  Metal1   (1H)             0   7968 
[05/14 01:31:06     59s] [NR-eGR]  Metal2   (2V)         16853  12518 
[05/14 01:31:06     59s] [NR-eGR]  Metal3   (3H)         16870    205 
[05/14 01:31:06     59s] [NR-eGR]  Metal4   (4V)           642      6 
[05/14 01:31:06     59s] [NR-eGR]  Metal5   (5H)            84      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:06     59s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:06     59s] [NR-eGR] ------------------------------------
[05/14 01:31:06     59s] [NR-eGR]           Total        34449  20697 
[05/14 01:31:06     59s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:06     59s] [NR-eGR] Total half perimeter of net bounding box: 25014um
[05/14 01:31:06     59s] [NR-eGR] Total length: 34449um, number of vias: 20697
[05/14 01:31:06     59s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:06     59s] [NR-eGR] Total eGR-routed clock nets wire length: 2597um, number of vias: 1899
[05/14 01:31:06     59s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:06     59s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1552.14 MB )
[05/14 01:31:06     59s] Early Global Route wiring runtime: 0.21 seconds, mem = 1491.1M
[05/14 01:31:06     59s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.120, REAL:0.206, MEM:1491.1M, EPOCH TIME: 1747200666.971734
[05/14 01:31:06     59s] Tdgp not successfully inited but do clear! skip clearing
[05/14 01:31:06     59s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/14 01:31:06     59s] *** Finishing placeDesign default flow ***
[05/14 01:31:06     59s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 17.50% flops. Placement and timing QoR can be severely impacted in this case!
[05/14 01:31:06     59s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/14 01:31:06     59s] **placeDesign ... cpu = 0: 0:13, real = 0: 0:15, mem = 1491.1M **
[05/14 01:31:06     59s] 
[05/14 01:31:06     59s] Optimization is working on the following views:
[05/14 01:31:06     59s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/14 01:31:06     59s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/14 01:31:06     59s] Tdgp not successfully inited but do clear! skip clearing
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] *** Summary of all messages that are not suppressed in this session:
[05/14 01:31:07     59s] Severity  ID               Count  Summary                                  
[05/14 01:31:07     59s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/14 01:31:07     59s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/14 01:31:07     59s] WARNING   IMPDC-348           54  The output pin %s is connected to power/...
[05/14 01:31:07     59s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/14 01:31:07     59s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/14 01:31:07     59s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/14 01:31:07     59s] *** Message Summary: 94 warning(s), 2 error(s)
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] # checkPlace
<CMD> checkPlace
[05/14 01:31:07     59s] OPERPROF: Starting checkPlace at level 1, MEM:1491.1M, EPOCH TIME: 1747200667.140682
[05/14 01:31:07     59s] z: 2, totalTracks: 1
[05/14 01:31:07     59s] z: 4, totalTracks: 1
[05/14 01:31:07     59s] z: 6, totalTracks: 1
[05/14 01:31:07     59s] z: 8, totalTracks: 1
[05/14 01:31:07     59s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:31:07     59s] All LLGs are deleted
[05/14 01:31:07     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.148733
[05/14 01:31:07     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1491.1M, EPOCH TIME: 1747200667.149302
[05/14 01:31:07     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.149544
[05/14 01:31:07     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1491.1M, EPOCH TIME: 1747200667.151401
[05/14 01:31:07     59s] Core basic site is CoreSite
[05/14 01:31:07     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1491.1M, EPOCH TIME: 1747200667.206535
[05/14 01:31:07     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:1491.1M, EPOCH TIME: 1747200667.220301
[05/14 01:31:07     59s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:31:07     59s] SiteArray: use 405,504 bytes
[05/14 01:31:07     59s] SiteArray: current memory after site array memory allocation 1491.1M
[05/14 01:31:07     59s] SiteArray: FP blocked sites are writable
[05/14 01:31:07     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:31:07     59s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1491.1M, EPOCH TIME: 1747200667.227787
[05/14 01:31:07     59s] Process 45490 wires and vias for routing blockage and capacity analysis
[05/14 01:31:07     59s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.018, MEM:1491.1M, EPOCH TIME: 1747200667.246242
[05/14 01:31:07     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.097, MEM:1491.1M, EPOCH TIME: 1747200667.248389
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:07     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.100, MEM:1491.1M, EPOCH TIME: 1747200667.249255
[05/14 01:31:07     59s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.250788
[05/14 01:31:07     59s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:07     59s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:1491.1M, EPOCH TIME: 1747200667.256151
[05/14 01:31:07     59s] Begin checking placement ... (start mem=1491.1M, init mem=1491.1M)
[05/14 01:31:07     59s] Begin checking exclusive groups violation ...
[05/14 01:31:07     59s] There are 0 groups to check, max #box is 0, total #box is 0
[05/14 01:31:07     59s] Finished checking exclusive groups violations. Found 0 Vio.
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] Running CheckPlace using 1 thread in normal mode...
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] ...checkPlace normal is done!
[05/14 01:31:07     59s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.284952
[05/14 01:31:07     59s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1491.1M, EPOCH TIME: 1747200667.286004
[05/14 01:31:07     59s] *info: Placed = 1981          
[05/14 01:31:07     59s] *info: Unplaced = 0           
[05/14 01:31:07     59s] Placement Density:28.03%(8066/28779)
[05/14 01:31:07     59s] Placement Density (including fixed std cells):28.03%(8066/28779)
[05/14 01:31:07     59s] All LLGs are deleted
[05/14 01:31:07     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.287594
[05/14 01:31:07     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1491.1M, EPOCH TIME: 1747200667.288364
[05/14 01:31:07     59s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1491.1M)
[05/14 01:31:07     59s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.149, MEM:1491.1M, EPOCH TIME: 1747200667.289663
[05/14 01:31:07     59s] # checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
[05/14 01:31:07     59s] #% Begin checkPinAssignment (date=05/14 01:31:07, mem=1236.0M)
[05/14 01:31:07     59s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 01:31:07     59s] Checking pins of top cell mcs4 ... completed
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] ===========================================================================================================================
[05/14 01:31:07     59s]                                                 checkPinAssignment Summary
[05/14 01:31:07     59s] ===========================================================================================================================
[05/14 01:31:07     59s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/14 01:31:07     59s] ===========================================================================================================================
[05/14 01:31:07     59s] mcs4        |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/14 01:31:07     59s] ===========================================================================================================================
[05/14 01:31:07     59s] TOTAL       |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/14 01:31:07     59s] ===========================================================================================================================
[05/14 01:31:07     59s] #% End checkPinAssignment (date=05/14 01:31:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.3M, current mem=1236.3M)
[05/14 01:31:07     59s] # puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/14 01:31:07     59s] # timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
[05/14 01:31:07     59s] AAE DB initialization (MEM=1491.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 01:31:07     59s] #optDebug: fT-S <1 1 0 0 0>
[05/14 01:31:07     59s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/14 01:31:07     59s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/14 01:31:07     59s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:59.6/0:03:21.0 (0.3), mem = 1491.1M
[05/14 01:31:07     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1491.1M, EPOCH TIME: 1747200667.595630
[05/14 01:31:07     59s] All LLGs are deleted
[05/14 01:31:07     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.1M, EPOCH TIME: 1747200667.595786
[05/14 01:31:07     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1491.1M, EPOCH TIME: 1747200667.595891
[05/14 01:31:07     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1491.1M, EPOCH TIME: 1747200667.596067
[05/14 01:31:07     59s] Start to check current routing status for nets...
[05/14 01:31:07     59s] All nets are already routed correctly.
[05/14 01:31:07     59s] End to check current routing status for nets (mem=1491.1M)
[05/14 01:31:07     59s] Extraction called for design 'mcs4' of instances=1981 and nets=2040 using extraction engine 'preRoute' .
[05/14 01:31:07     59s] PreRoute RC Extraction called for design mcs4.
[05/14 01:31:07     59s] RC Extraction called in multi-corner(2) mode.
[05/14 01:31:07     59s] RCMode: PreRoute
[05/14 01:31:07     59s]       RC Corner Indexes            0       1   
[05/14 01:31:07     59s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:31:07     59s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:07     59s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:07     59s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:07     59s] Shrink Factor                : 1.00000
[05/14 01:31:07     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:31:07     59s] Using Quantus QRC technology file ...
[05/14 01:31:07     59s] 
[05/14 01:31:07     59s] Trim Metal Layers:
[05/14 01:31:07     59s] LayerId::1 widthSet size::1
[05/14 01:31:07     59s] LayerId::2 widthSet size::1
[05/14 01:31:07     59s] LayerId::3 widthSet size::1
[05/14 01:31:07     59s] LayerId::4 widthSet size::1
[05/14 01:31:07     59s] LayerId::5 widthSet size::1
[05/14 01:31:07     59s] LayerId::6 widthSet size::1
[05/14 01:31:07     59s] LayerId::7 widthSet size::1
[05/14 01:31:07     59s] LayerId::8 widthSet size::1
[05/14 01:31:07     59s] LayerId::9 widthSet size::1
[05/14 01:31:07     59s] LayerId::10 widthSet size::1
[05/14 01:31:07     59s] LayerId::11 widthSet size::1
[05/14 01:31:07     59s] Updating RC grid for preRoute extraction ...
[05/14 01:31:07     59s] eee: pegSigSF::1.070000
[05/14 01:31:07     59s] Initializing multi-corner resistance tables ...
[05/14 01:31:07     59s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:31:07     59s] eee: l::2 avDens::0.164774 usedTrk::1014.348833 availTrk::6156.000000 sigTrk::1014.348833
[05/14 01:31:07     59s] eee: l::3 avDens::0.159856 usedTrk::992.703773 availTrk::6210.000000 sigTrk::992.703773
[05/14 01:31:07     59s] eee: l::4 avDens::0.010470 usedTrk::40.281988 availTrk::3847.500000 sigTrk::40.281988
[05/14 01:31:07     59s] eee: l::5 avDens::0.006834 usedTrk::4.920468 availTrk::720.000000 sigTrk::4.920468
[05/14 01:31:07     59s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 01:31:07     59s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:07     59s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:07     59s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:07     59s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:07     59s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:07     59s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:31:07     59s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.021087 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:31:07     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1491.137M)
[05/14 01:31:07     59s] Effort level <high> specified for reg2reg path_group
[05/14 01:31:08     60s] All LLGs are deleted
[05/14 01:31:08     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1505.9M, EPOCH TIME: 1747200668.045420
[05/14 01:31:08     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1505.9M, EPOCH TIME: 1747200668.049430
[05/14 01:31:08     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1505.9M, EPOCH TIME: 1747200668.050377
[05/14 01:31:08     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1505.9M, EPOCH TIME: 1747200668.055435
[05/14 01:31:08     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1505.9M, EPOCH TIME: 1747200668.112927
[05/14 01:31:08     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1505.9M, EPOCH TIME: 1747200668.113751
[05/14 01:31:08     60s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.9M, EPOCH TIME: 1747200668.138724
[05/14 01:31:08     60s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1505.9M, EPOCH TIME: 1747200668.140444
[05/14 01:31:08     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.087, MEM:1505.9M, EPOCH TIME: 1747200668.142413
[05/14 01:31:08     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.094, MEM:1505.9M, EPOCH TIME: 1747200668.144043
[05/14 01:31:08     60s] All LLGs are deleted
[05/14 01:31:08     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1505.9M, EPOCH TIME: 1747200668.150119
[05/14 01:31:08     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1505.9M, EPOCH TIME: 1747200668.150697
[05/14 01:31:08     60s] Starting delay calculation for Setup views
[05/14 01:31:08     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:31:08     60s] #################################################################################
[05/14 01:31:08     60s] # Design Stage: PreRoute
[05/14 01:31:08     60s] # Design Name: mcs4
[05/14 01:31:08     60s] # Design Mode: 45nm
[05/14 01:31:08     60s] # Analysis Mode: MMMC OCV 
[05/14 01:31:08     60s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:31:08     60s] # Signoff Settings: SI Off 
[05/14 01:31:08     60s] #################################################################################
[05/14 01:31:08     60s] Calculate early delays in OCV mode...
[05/14 01:31:08     60s] Calculate late delays in OCV mode...
[05/14 01:31:08     60s] Calculate early delays in OCV mode...
[05/14 01:31:08     60s] Calculate late delays in OCV mode...
[05/14 01:31:08     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1503.9M, InitMEM = 1503.9M)
[05/14 01:31:08     60s] Start delay calculation (fullDC) (1 T). (MEM=1503.95)
[05/14 01:31:08     60s] Start AAE Lib Loading. (MEM=1523.96)
[05/14 01:31:08     60s] End AAE Lib Loading. (MEM=1543.04 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 01:31:08     60s] End AAE Lib Interpolated Model. (MEM=1543.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:08     60s] Total number of fetched objects 2017
[05/14 01:31:09     60s] Total number of fetched objects 2017
[05/14 01:31:09     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:09     61s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:31:09     61s] End delay calculation. (MEM=1609.31 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 01:31:09     61s] End delay calculation (fullDC). (MEM=1572.7 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 01:31:09     61s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1572.7M) ***
[05/14 01:31:09     61s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:01 mem=1572.7M)
[05/14 01:31:11     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.445  | 43.823  | 34.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |     8 (457)      |   -0.956   |    11 (1158)     |
|   max_fanout   |     20 (20)      |    -68     |     21 (21)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:31:11     61s] Density: 28.029%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:31:11     61s] Total CPU time: 2.03 sec
[05/14 01:31:11     61s] Total Real time: 4.0 sec
[05/14 01:31:11     61s] Total Memory Usage: 1545.109375 Mbytes
[05/14 01:31:11     61s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:31:11     61s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.0/0:00:03.9 (0.5), totSession cpu/real = 0:01:01.6/0:03:24.8 (0.3), mem = 1545.1M
[05/14 01:31:11     61s] 
[05/14 01:31:11     61s] =============================================================================================
[05/14 01:31:11     61s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/14 01:31:11     61s] =============================================================================================
[05/14 01:31:11     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:31:11     61s] ---------------------------------------------------------------------------------------------
[05/14 01:31:11     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:31:11     61s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.4 % )     0:00:03.3 /  0:00:01.6    0.5
[05/14 01:31:11     61s] [ DrvReport              ]      1   0:00:01.6  (  40.1 % )     0:00:01.6 /  0:00:00.1    0.1
[05/14 01:31:11     61s] [ ExtractRC              ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 01:31:11     61s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 01:31:11     61s] [ FullDelayCalc          ]      1   0:00:01.2  (  30.6 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 01:31:11     61s] [ TimingReport           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:31:11     61s] [ GenerateReports        ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:31:11     61s] [ MISC                   ]          0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:31:11     61s] ---------------------------------------------------------------------------------------------
[05/14 01:31:11     61s]  timeDesign #1 TOTAL                0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:02.0    0.5
[05/14 01:31:11     61s] ---------------------------------------------------------------------------------------------
[05/14 01:31:11     61s] 
[05/14 01:31:11     61s] # timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/14 01:31:11     61s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:01.7/0:03:24.9 (0.3), mem = 1545.1M
[05/14 01:31:11     61s] 
[05/14 01:31:11     61s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:31:11     61s] 
[05/14 01:31:11     61s] TimeStamp Deleting Cell Server End ...
[05/14 01:31:11     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1509.1M, EPOCH TIME: 1747200671.472750
[05/14 01:31:11     61s] All LLGs are deleted
[05/14 01:31:11     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1509.1M, EPOCH TIME: 1747200671.486845
[05/14 01:31:11     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1509.1M, EPOCH TIME: 1747200671.487036
[05/14 01:31:11     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.014, MEM:1509.1M, EPOCH TIME: 1747200671.487247
[05/14 01:31:11     61s] Start to check current routing status for nets...
[05/14 01:31:11     61s] All nets are already routed correctly.
[05/14 01:31:11     61s] End to check current routing status for nets (mem=1509.1M)
[05/14 01:31:11     61s] Effort level <high> specified for reg2reg path_group
[05/14 01:31:11     61s] All LLGs are deleted
[05/14 01:31:11     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.4M, EPOCH TIME: 1747200671.670111
[05/14 01:31:11     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1521.4M, EPOCH TIME: 1747200671.670585
[05/14 01:31:11     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1521.4M, EPOCH TIME: 1747200671.671120
[05/14 01:31:11     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1521.4M, EPOCH TIME: 1747200671.672520
[05/14 01:31:11     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1521.4M, EPOCH TIME: 1747200671.697776
[05/14 01:31:11     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1521.4M, EPOCH TIME: 1747200671.698252
[05/14 01:31:11     61s] Fast DP-INIT is on for default
[05/14 01:31:11     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1521.4M, EPOCH TIME: 1747200671.704004
[05/14 01:31:11     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1521.4M, EPOCH TIME: 1747200671.707819
[05/14 01:31:11     61s] All LLGs are deleted
[05/14 01:31:11     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.4M, EPOCH TIME: 1747200671.710592
[05/14 01:31:11     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1521.4M, EPOCH TIME: 1747200671.711054
[05/14 01:31:11     61s] Starting delay calculation for Hold views
[05/14 01:31:11     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:31:11     61s] #################################################################################
[05/14 01:31:11     61s] # Design Stage: PreRoute
[05/14 01:31:11     61s] # Design Name: mcs4
[05/14 01:31:11     61s] # Design Mode: 45nm
[05/14 01:31:11     61s] # Analysis Mode: MMMC OCV 
[05/14 01:31:11     61s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:31:11     61s] # Signoff Settings: SI Off 
[05/14 01:31:11     61s] #################################################################################
[05/14 01:31:11     61s] Calculate late delays in OCV mode...
[05/14 01:31:11     61s] Calculate early delays in OCV mode...
[05/14 01:31:11     61s] Calculate late delays in OCV mode...
[05/14 01:31:11     61s] Calculate early delays in OCV mode...
[05/14 01:31:11     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 1519.4M, InitMEM = 1519.4M)
[05/14 01:31:11     61s] Start delay calculation (fullDC) (1 T). (MEM=1519.4)
[05/14 01:31:11     62s] End AAE Lib Interpolated Model. (MEM=1539.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:12     62s] Total number of fetched objects 2017
[05/14 01:31:12     62s] Total number of fetched objects 2017
[05/14 01:31:12     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:12     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:12     62s] End delay calculation. (MEM=1580.88 CPU=0:00:00.6 REAL=0:00:01.0)
[05/14 01:31:12     62s] End delay calculation (fullDC). (MEM=1580.88 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:31:12     62s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1580.9M) ***
[05/14 01:31:12     62s] Turning on fast DC mode.
[05/14 01:31:12     62s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:03 mem=1580.9M)
[05/14 01:31:13     63s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.331  | -1.331  |  1.750  |
|           TNS (ns):| -2178.2 | -2178.2 |  0.000  |
|    Violating Paths:|  1793   |  1793   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:31:13     63s] Density: 28.029%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:31:13     63s] Total CPU time: 1.61 sec
[05/14 01:31:13     63s] Total Real time: 2.0 sec
[05/14 01:31:13     63s] Total Memory Usage: 1500.867188 Mbytes
[05/14 01:31:13     63s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.6/0:00:01.9 (0.8), totSession cpu/real = 0:01:03.3/0:03:26.8 (0.3), mem = 1500.9M
[05/14 01:31:13     63s] 
[05/14 01:31:13     63s] =============================================================================================
[05/14 01:31:13     63s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/14 01:31:13     63s] =============================================================================================
[05/14 01:31:13     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:31:13     63s] ---------------------------------------------------------------------------------------------
[05/14 01:31:13     63s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:31:13     63s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:01.5 /  0:00:01.3    0.9
[05/14 01:31:13     63s] [ TimingUpdate           ]      1   0:00:00.1  (   7.2 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 01:31:13     63s] [ FullDelayCalc          ]      1   0:00:01.0  (  51.4 % )     0:00:01.0 /  0:00:00.9    0.9
[05/14 01:31:13     63s] [ TimingReport           ]      1   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.1    0.6
[05/14 01:31:13     63s] [ GenerateReports        ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    0.8
[05/14 01:31:13     63s] [ MISC                   ]          0:00:00.4  (  20.6 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:31:13     63s] ---------------------------------------------------------------------------------------------
[05/14 01:31:13     63s]  timeDesign #2 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.6    0.8
[05/14 01:31:13     63s] ---------------------------------------------------------------------------------------------
[05/14 01:31:13     63s] 
[05/14 01:31:13     63s] # puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/14 01:31:13     63s] # set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/14 01:31:13     63s] # set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
[05/14 01:31:13     63s] # create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_ccopt_CTS.spec
[05/14 01:31:13     63s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/14 01:31:13     63s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/14 01:31:13     63s] 
[05/14 01:31:13     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:31:13     63s] Summary for sequential cells identification: 
[05/14 01:31:13     63s]   Identified SBFF number: 104
[05/14 01:31:13     63s]   Identified MBFF number: 16
[05/14 01:31:13     63s]   Identified SB Latch number: 0
[05/14 01:31:13     63s]   Identified MB Latch number: 0
[05/14 01:31:13     63s]   Not identified SBFF number: 16
[05/14 01:31:13     63s]   Not identified MBFF number: 0
[05/14 01:31:13     63s]   Not identified SB Latch number: 0
[05/14 01:31:13     63s]   Not identified MB Latch number: 0
[05/14 01:31:13     63s]   Number of sequential cells which are not FFs: 32
[05/14 01:31:13     63s]  Visiting view : AnalysisView_WC
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:31:13     63s]  Visiting view : AnalysisView_BC
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:31:13     63s]  Visiting view : AnalysisView_WC
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:31:13     63s]  Visiting view : AnalysisView_BC
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:31:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:31:13     63s] TLC MultiMap info (StdDelay):
[05/14 01:31:13     63s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:31:13     63s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:31:13     63s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:31:13     63s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:31:13     63s]  Setting StdDelay to: 38ps
[05/14 01:31:13     63s] 
[05/14 01:31:13     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:31:13     63s] Reset timing graph...
[05/14 01:31:13     63s] Ignoring AAE DB Resetting ...
[05/14 01:31:13     63s] Reset timing graph done.
[05/14 01:31:13     63s] Ignoring AAE DB Resetting ...
[05/14 01:31:13     63s] Analyzing clock structure...
[05/14 01:31:13     63s] Analyzing clock structure done.
[05/14 01:31:13     63s] Reset timing graph...
[05/14 01:31:13     63s] Ignoring AAE DB Resetting ...
[05/14 01:31:13     63s] Reset timing graph done.
[05/14 01:31:13     63s] Wrote: mcs4_ccopt_CTS.spec
[05/14 01:31:13     63s] # source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
[05/14 01:31:13     63s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/14 01:31:13     63s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/14 01:31:13     63s] <CMD> create_ccopt_clock_tree -name 20MHz_CLK -source sysclk -no_skew_group
[05/14 01:31:13     63s] Extracting original clock gating for 20MHz_CLK...
[05/14 01:31:13     63s]   clock_tree 20MHz_CLK contains 657 sinks and 0 clock gates.
[05/14 01:31:13     63s] Extracting original clock gating for 20MHz_CLK done.
[05/14 01:31:13     63s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree 20MHz_CLK 0.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree 20MHz_CLK 1.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree 20MHz_CLK 1.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree 20MHz_CLK 5.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree 20MHz_CLK 1.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree 20MHz_CLK 1.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree 20MHz_CLK 1.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree 20MHz_CLK 1.250
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree 20MHz_CLK 5.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree 20MHz_CLK 5.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree 20MHz_CLK 5.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree 20MHz_CLK 5.000
[05/14 01:31:13     63s] <CMD> set_ccopt_property clock_period -pin sysclk 50
[05/14 01:31:13     63s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/14 01:31:13     63s] <CMD> create_ccopt_skew_group -name 20MHz_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/14 01:31:13     63s] The skew group 20MHz_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
[05/14 01:31:13     63s] <CMD> set_ccopt_property include_source_latency -skew_group 20MHz_CLK/ConstraintMode_WC true
[05/14 01:31:13     63s] <CMD> set_ccopt_property target_insertion_delay -skew_group 20MHz_CLK/ConstraintMode_WC 2.500
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group 20MHz_CLK/ConstraintMode_WC 20MHz_CLK
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 20MHz_CLK/ConstraintMode_WC ConstraintMode_WC
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group 20MHz_CLK/ConstraintMode_WC DelayCorner_WC
[05/14 01:31:13     63s] <CMD> create_ccopt_skew_group -name 20MHz_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/14 01:31:13     63s] The skew group 20MHz_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
[05/14 01:31:13     63s] <CMD> set_ccopt_property include_source_latency -skew_group 20MHz_CLK/ConstraintMode_BC true
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group 20MHz_CLK/ConstraintMode_BC 20MHz_CLK
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 20MHz_CLK/ConstraintMode_BC ConstraintMode_BC
[05/14 01:31:13     63s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group 20MHz_CLK/ConstraintMode_BC DelayCorner_BC
[05/14 01:31:13     63s] <CMD> check_ccopt_clock_tree_convergence
[05/14 01:31:13     63s] Checking clock tree convergence...
[05/14 01:31:13     63s] Checking clock tree convergence done.
[05/14 01:31:13     63s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/14 01:31:13     63s] # ccopt_design
<CMD> ccopt_design
[05/14 01:31:13     63s] #% Begin ccopt_design (date=05/14 01:31:13, mem=1243.4M)
[05/14 01:31:13     63s] Turning off fast DC mode.
[05/14 01:31:13     63s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:03.7/0:03:27.3 (0.3), mem = 1501.1M
[05/14 01:31:13     63s] Runtime...
[05/14 01:31:13     63s] **INFO: User's settings:
[05/14 01:31:13     63s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/14 01:31:13     63s] setDesignMode -process                              45
[05/14 01:31:13     63s] setExtractRCMode -coupling_c_th                     0.1
[05/14 01:31:13     63s] setExtractRCMode -engine                            preRoute
[05/14 01:31:13     63s] setExtractRCMode -relative_c_th                     1
[05/14 01:31:13     63s] setExtractRCMode -total_c_th                        0
[05/14 01:31:13     63s] setDelayCalMode -enable_high_fanout                 true
[05/14 01:31:13     63s] setDelayCalMode -engine                             aae
[05/14 01:31:13     63s] setDelayCalMode -ignoreNetLoad                      false
[05/14 01:31:13     63s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 01:31:13     63s] setOptMode -preserveAllSequential                   true
[05/14 01:31:13     63s] setPlaceMode -honorSoftBlockage                     true
[05/14 01:31:13     63s] setPlaceMode -place_design_floorplan_mode           false
[05/14 01:31:13     63s] setPlaceMode -place_detail_check_route              true
[05/14 01:31:13     63s] setPlaceMode -place_detail_preserve_routing         true
[05/14 01:31:13     63s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 01:31:13     63s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 01:31:13     63s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 01:31:13     63s] setPlaceMode -place_global_cong_effort              high
[05/14 01:31:13     63s] setPlaceMode -place_global_ignore_scan              true
[05/14 01:31:13     63s] setPlaceMode -place_global_ignore_spare             false
[05/14 01:31:13     63s] setPlaceMode -place_global_module_aware_spare       false
[05/14 01:31:13     63s] setPlaceMode -place_global_place_io_pins            true
[05/14 01:31:13     63s] setPlaceMode -place_global_reorder_scan             true
[05/14 01:31:13     63s] setPlaceMode -powerDriven                           false
[05/14 01:31:13     63s] setPlaceMode -timingDriven                          true
[05/14 01:31:13     63s] 
[05/14 01:31:13     63s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/14 01:31:13     63s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/14 01:31:13     63s] Set place::cacheFPlanSiteMark to 1
[05/14 01:31:13     63s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/14 01:31:13     63s] Using CCOpt effort standard.
[05/14 01:31:13     63s] CCOpt::Phase::Initialization...
[05/14 01:31:13     63s] Check Prerequisites...
[05/14 01:31:13     63s] Leaving CCOpt scope - CheckPlace...
[05/14 01:31:13     63s] OPERPROF: Starting checkPlace at level 1, MEM:1501.1M, EPOCH TIME: 1747200673.958944
[05/14 01:31:13     63s] z: 2, totalTracks: 1
[05/14 01:31:13     63s] z: 4, totalTracks: 1
[05/14 01:31:13     63s] z: 6, totalTracks: 1
[05/14 01:31:13     63s] z: 8, totalTracks: 1
[05/14 01:31:13     63s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:31:13     63s] All LLGs are deleted
[05/14 01:31:13     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1501.1M, EPOCH TIME: 1747200673.977255
[05/14 01:31:13     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1501.1M, EPOCH TIME: 1747200673.978019
[05/14 01:31:13     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1501.1M, EPOCH TIME: 1747200673.978265
[05/14 01:31:13     63s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1501.1M, EPOCH TIME: 1747200673.979915
[05/14 01:31:13     63s] Core basic site is CoreSite
[05/14 01:31:13     63s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1501.1M, EPOCH TIME: 1747200673.980161
[05/14 01:31:14     63s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.024, MEM:1501.1M, EPOCH TIME: 1747200674.003679
[05/14 01:31:14     63s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:31:14     63s] SiteArray: use 405,504 bytes
[05/14 01:31:14     63s] SiteArray: current memory after site array memory allocation 1501.1M
[05/14 01:31:14     63s] SiteArray: FP blocked sites are writable
[05/14 01:31:14     63s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1501.1M, EPOCH TIME: 1747200674.008142
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:14     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1501.1M, EPOCH TIME: 1747200674.008913
[05/14 01:31:14     63s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1501.1M, EPOCH TIME: 1747200674.010486
[05/14 01:31:14     63s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:14     63s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.017, MEM:1501.1M, EPOCH TIME: 1747200674.027295
[05/14 01:31:14     63s] Begin checking placement ... (start mem=1501.1M, init mem=1501.1M)
[05/14 01:31:14     63s] Begin checking exclusive groups violation ...
[05/14 01:31:14     63s] There are 0 groups to check, max #box is 0, total #box is 0
[05/14 01:31:14     63s] Finished checking exclusive groups violations. Found 0 Vio.
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Running CheckPlace using 1 thread in normal mode...
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] ...checkPlace normal is done!
[05/14 01:31:14     63s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1501.1M, EPOCH TIME: 1747200674.064017
[05/14 01:31:14     63s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1501.1M, EPOCH TIME: 1747200674.065837
[05/14 01:31:14     63s] *info: Placed = 1981          
[05/14 01:31:14     63s] *info: Unplaced = 0           
[05/14 01:31:14     63s] Placement Density:28.03%(8066/28779)
[05/14 01:31:14     63s] Placement Density (including fixed std cells):28.03%(8066/28779)
[05/14 01:31:14     63s] All LLGs are deleted
[05/14 01:31:14     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1501.1M, EPOCH TIME: 1747200674.073587
[05/14 01:31:14     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1501.1M, EPOCH TIME: 1747200674.074871
[05/14 01:31:14     63s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1501.1M)
[05/14 01:31:14     63s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.118, MEM:1501.1M, EPOCH TIME: 1747200674.076857
[05/14 01:31:14     63s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:14     63s] Innovus will update I/O latencies
[05/14 01:31:14     63s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:14     63s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:14     63s] Info: 1 threads available for lower-level modules during optimization.
[05/14 01:31:14     63s] Executing ccopt post-processing.
[05/14 01:31:14     63s] Synthesizing clock trees with CCOpt...
[05/14 01:31:14     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/14 01:31:14     63s] CCOpt::Phase::PreparingToBalance...
[05/14 01:31:14     63s] Leaving CCOpt scope - Initializing power interface...
[05/14 01:31:14     63s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Positive (advancing) pin insertion delays
[05/14 01:31:14     63s] =========================================
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Negative (delaying) pin insertion delays
[05/14 01:31:14     63s] ========================================
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
[05/14 01:31:14     63s] Notify start of optimization...
[05/14 01:31:14     63s] Notify start of optimization done.
[05/14 01:31:14     63s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/14 01:31:14     63s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1501.1M, EPOCH TIME: 1747200674.112024
[05/14 01:31:14     63s] All LLGs are deleted
[05/14 01:31:14     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1501.1M, EPOCH TIME: 1747200674.112179
[05/14 01:31:14     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1501.1M, EPOCH TIME: 1747200674.112294
[05/14 01:31:14     63s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1501.1M, EPOCH TIME: 1747200674.112515
[05/14 01:31:14     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1501.1M
[05/14 01:31:14     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1501.1M
[05/14 01:31:14     63s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1501.15 MB )
[05/14 01:31:14     63s] (I)      ==================== Layers =====================
[05/14 01:31:14     63s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:14     63s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:14     63s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:14     63s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:14     63s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:14     63s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:14     63s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:14     63s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:14     63s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:14     63s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:14     63s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:14     63s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:14     63s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:14     63s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:14     63s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:14     63s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:14     63s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:14     63s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:14     63s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:14     63s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:14     63s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:14     63s] (I)      Started Import and model ( Curr Mem: 1501.15 MB )
[05/14 01:31:14     63s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:14     63s] (I)      == Non-default Options ==
[05/14 01:31:14     63s] (I)      Maximum routing layer                              : 11
[05/14 01:31:14     63s] (I)      Number of threads                                  : 1
[05/14 01:31:14     63s] (I)      Method to set GCell size                           : row
[05/14 01:31:14     63s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:14     63s] (I)      Use row-based GCell size
[05/14 01:31:14     63s] (I)      Use row-based GCell align
[05/14 01:31:14     63s] (I)      layer 0 area = 80000
[05/14 01:31:14     63s] (I)      layer 1 area = 80000
[05/14 01:31:14     63s] (I)      layer 2 area = 80000
[05/14 01:31:14     63s] (I)      layer 3 area = 80000
[05/14 01:31:14     63s] (I)      layer 4 area = 80000
[05/14 01:31:14     63s] (I)      layer 5 area = 80000
[05/14 01:31:14     63s] (I)      layer 6 area = 80000
[05/14 01:31:14     63s] (I)      layer 7 area = 80000
[05/14 01:31:14     63s] (I)      layer 8 area = 80000
[05/14 01:31:14     63s] (I)      layer 9 area = 400000
[05/14 01:31:14     63s] (I)      layer 10 area = 400000
[05/14 01:31:14     63s] (I)      GCell unit size   : 3420
[05/14 01:31:14     63s] (I)      GCell multiplier  : 1
[05/14 01:31:14     63s] (I)      GCell row height  : 3420
[05/14 01:31:14     63s] (I)      Actual row height : 3420
[05/14 01:31:14     63s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:14     63s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:14     63s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:14     63s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:14     63s] (I)      ==================== Default via =====================
[05/14 01:31:14     63s] (I)      +----+------------------+----------------------------+
[05/14 01:31:14     63s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:14     63s] (I)      +----+------------------+----------------------------+
[05/14 01:31:14     63s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:14     63s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:14     63s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:14     63s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:14     63s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:14     63s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:14     63s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:14     63s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:14     63s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:14     63s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:14     63s] (I)      +----+------------------+----------------------------+
[05/14 01:31:14     63s] [NR-eGR] Read 902 PG shapes
[05/14 01:31:14     63s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:14     63s] [NR-eGR] Read 0 other shapes
[05/14 01:31:14     63s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:14     63s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:14     63s] [NR-eGR] #PG Blockages       : 902
[05/14 01:31:14     63s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:14     63s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:14     63s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:14     63s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:14     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:14     63s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:14     63s] [NR-eGR] Read 1992 nets ( ignored 0 )
[05/14 01:31:14     63s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:14     63s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:14     63s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:14     63s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:14     63s] (I)      Number of ignored nets                =      0
[05/14 01:31:14     63s] (I)      Number of connected nets              =      0
[05/14 01:31:14     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 01:31:14     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:14     63s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:14     63s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:14     63s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 01:31:14     63s] (I)      Ndr track 0 does not exist
[05/14 01:31:14     63s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:14     63s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:14     63s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:14     63s] (I)      Site width          :   400  (dbu)
[05/14 01:31:14     63s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:14     63s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:14     63s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:14     63s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:14     63s] (I)      Grid                :   102   103    11
[05/14 01:31:14     63s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:14     63s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:14     63s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:14     63s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:14     63s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:14     63s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:14     63s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:14     63s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:14     63s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:14     63s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:14     63s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:14     63s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:14     63s] (I)      --------------------------------------------------------
[05/14 01:31:14     63s] 
[05/14 01:31:14     63s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:14     63s] [NR-eGR] Rule id: 0  Nets: 1992
[05/14 01:31:14     63s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:14     63s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:14     63s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:14     63s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:14     63s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:14     63s] [NR-eGR] ========================================
[05/14 01:31:14     63s] [NR-eGR] 
[05/14 01:31:14     63s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:14     63s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:14     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:14     63s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:14     63s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:14     63s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:14     63s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:14     63s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:14     63s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:14     63s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:14     63s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:14     63s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.28 sec, Curr Mem: 1501.15 MB )
[05/14 01:31:14     63s] (I)      Reset routing kernel
[05/14 01:31:14     63s] (I)      Started Global Routing ( Curr Mem: 1501.15 MB )
[05/14 01:31:14     63s] (I)      totalPins=7985  totalGlobalPin=7941 (99.45%)
[05/14 01:31:14     63s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:31:14     63s] [NR-eGR] Layer group 1: route 1992 net(s) in layer range [2, 11]
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1a Route ============
[05/14 01:31:14     63s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1b Route ============
[05/14 01:31:14     63s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:14     63s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.267810e+04um
[05/14 01:31:14     63s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:31:14     63s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1c Route ============
[05/14 01:31:14     63s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1d Route ============
[05/14 01:31:14     63s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1e Route ============
[05/14 01:31:14     63s] (I)      Usage: 19110 = (9617 H, 9493 V) = (2.32% H, 2.40% V) = (1.645e+04um H, 1.623e+04um V)
[05/14 01:31:14     63s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.267810e+04um
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] (I)      ============  Phase 1l Route ============
[05/14 01:31:14     63s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:31:14     63s] (I)      Layer  2:      89136     11696         0           0       88954    ( 0.00%) 
[05/14 01:31:14     63s] (I)      Layer  3:      93064      9595         0         873       92754    ( 0.93%) 
[05/14 01:31:14     63s] (I)      Layer  4:      89136       363         0           0       88954    ( 0.00%) 
[05/14 01:31:14     63s] (I)      Layer  5:      93059        48         0         909       92718    ( 0.97%) 
[05/14 01:31:14     63s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 01:31:14     63s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:14     63s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:31:14     63s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:14     63s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:31:14     63s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:31:14     63s] (I)      Total:        801614     21702         0        3963      799392    ( 0.49%) 
[05/14 01:31:14     63s] (I)      
[05/14 01:31:14     63s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:14     63s] [NR-eGR]                        OverCon            
[05/14 01:31:14     63s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:14     63s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:14     63s] [NR-eGR] ----------------------------------------------
[05/14 01:31:14     63s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR] ----------------------------------------------
[05/14 01:31:14     63s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:14     63s] [NR-eGR] 
[05/14 01:31:14     63s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 1509.15 MB )
[05/14 01:31:14     63s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:31:14     63s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:14     63s] (I)      ============= Track Assignment ============
[05/14 01:31:14     63s] (I)      Started Track Assignment (1T) ( Curr Mem: 1509.15 MB )
[05/14 01:31:14     63s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:14     63s] (I)      Run Multi-thread track assignment
[05/14 01:31:14     64s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1509.15 MB )
[05/14 01:31:14     64s] (I)      Started Export ( Curr Mem: 1509.15 MB )
[05/14 01:31:14     64s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:14     64s] [NR-eGR] ------------------------------------
[05/14 01:31:14     64s] [NR-eGR]  Metal1   (1H)             0   7968 
[05/14 01:31:14     64s] [NR-eGR]  Metal2   (2V)         16853  12518 
[05/14 01:31:14     64s] [NR-eGR]  Metal3   (3H)         16870    205 
[05/14 01:31:14     64s] [NR-eGR]  Metal4   (4V)           642      6 
[05/14 01:31:14     64s] [NR-eGR]  Metal5   (5H)            84      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:14     64s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:14     64s] [NR-eGR] ------------------------------------
[05/14 01:31:14     64s] [NR-eGR]           Total        34449  20697 
[05/14 01:31:14     64s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:14     64s] [NR-eGR] Total half perimeter of net bounding box: 25014um
[05/14 01:31:14     64s] [NR-eGR] Total length: 34449um, number of vias: 20697
[05/14 01:31:14     64s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:14     64s] [NR-eGR] Total eGR-routed clock nets wire length: 2597um, number of vias: 1899
[05/14 01:31:14     64s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:14     64s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1509.15 MB )
[05/14 01:31:14     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.56 sec, Curr Mem: 1509.15 MB )
[05/14 01:31:14     64s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:31:14     64s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:31:14     64s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:31:14     64s] (I)       Early Global Route kernel               100.00%  13.38 sec  13.94 sec  0.56 sec  0.21 sec 
[05/14 01:31:14     64s] (I)       +-Import and model                       48.98%  13.40 sec  13.67 sec  0.28 sec  0.05 sec 
[05/14 01:31:14     64s] (I)       | +-Create place DB                       6.70%  13.40 sec  13.43 sec  0.04 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | +-Import place data                   6.67%  13.40 sec  13.43 sec  0.04 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read instances and placement      5.16%  13.40 sec  13.43 sec  0.03 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read nets                         1.41%  13.43 sec  13.43 sec  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | +-Create route DB                      31.50%  13.44 sec  13.61 sec  0.18 sec  0.03 sec 
[05/14 01:31:14     64s] (I)       | | +-Import route data (1T)             14.79%  13.53 sec  13.61 sec  0.08 sec  0.03 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read blockages ( Layer 2-11 )    10.16%  13.53 sec  13.59 sec  0.06 sec  0.02 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read routing blockages          0.00%  13.53 sec  13.53 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read instance blockages         0.18%  13.53 sec  13.53 sec  0.00 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read PG blockages               2.92%  13.53 sec  13.55 sec  0.02 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read clock blockages            0.01%  13.55 sec  13.55 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read other blockages            0.01%  13.55 sec  13.55 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read halo blockages             0.02%  13.55 sec  13.55 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Read boundary cut boxes         0.00%  13.55 sec  13.55 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read blackboxes                   0.01%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read prerouted                    0.04%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read unlegalized nets             0.12%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Read nets                         0.26%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Set up via pillars                0.00%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Initialize 3D grid graph          0.09%  13.59 sec  13.59 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Model blockage capacity           3.08%  13.59 sec  13.61 sec  0.02 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Initialize 3D capacity          2.93%  13.59 sec  13.61 sec  0.02 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | +-Read aux data                         0.00%  13.61 sec  13.61 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Others data preparation               7.68%  13.61 sec  13.66 sec  0.04 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Create route kernel                   2.84%  13.66 sec  13.67 sec  0.02 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Global Routing                         15.51%  13.67 sec  13.76 sec  0.09 sec  0.06 sec 
[05/14 01:31:14     64s] (I)       | +-Initialization                        0.18%  13.67 sec  13.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Net group 1                          13.48%  13.67 sec  13.75 sec  0.08 sec  0.06 sec 
[05/14 01:31:14     64s] (I)       | | +-Generate topology                   0.94%  13.67 sec  13.68 sec  0.01 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1a                            2.29%  13.70 sec  13.71 sec  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | | +-Pattern routing (1T)              2.00%  13.70 sec  13.71 sec  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | | | +-Add via demand to 2D              0.17%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1b                            0.03%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1c                            0.00%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1d                            0.00%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1e                            0.25%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | +-Route legalization                0.19%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | | | +-Legalize Blockage Violations    0.15%  13.71 sec  13.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | | +-Phase 1l                            6.95%  13.71 sec  13.75 sec  0.04 sec  0.04 sec 
[05/14 01:31:14     64s] (I)       | | | +-Layer assignment (1T)             6.54%  13.71 sec  13.75 sec  0.04 sec  0.04 sec 
[05/14 01:31:14     64s] (I)       | +-Clean cong LA                         0.00%  13.75 sec  13.75 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Export 3D cong map                      0.90%  13.76 sec  13.77 sec  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | +-Export 2D cong map                    0.08%  13.77 sec  13.77 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Extract Global 3D Wires                 0.14%  13.77 sec  13.77 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Track Assignment (1T)                  21.93%  13.77 sec  13.90 sec  0.12 sec  0.06 sec 
[05/14 01:31:14     64s] (I)       | +-Initialization                        0.03%  13.77 sec  13.77 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Track Assignment Kernel              21.69%  13.77 sec  13.90 sec  0.12 sec  0.06 sec 
[05/14 01:31:14     64s] (I)       | +-Free Memory                           0.00%  13.90 sec  13.90 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Export                                  7.51%  13.90 sec  13.94 sec  0.04 sec  0.03 sec 
[05/14 01:31:14     64s] (I)       | +-Export DB wires                       3.32%  13.90 sec  13.92 sec  0.02 sec  0.02 sec 
[05/14 01:31:14     64s] (I)       | | +-Export all nets                     2.71%  13.90 sec  13.91 sec  0.02 sec  0.02 sec 
[05/14 01:31:14     64s] (I)       | | +-Set wire vias                       0.38%  13.91 sec  13.92 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Report wirelength                     2.18%  13.92 sec  13.93 sec  0.01 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       | +-Update net boxes                      1.87%  13.93 sec  13.94 sec  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)       | +-Update timing                         0.00%  13.94 sec  13.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)       +-Postprocess design                      0.13%  13.94 sec  13.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)      ===================== Summary by functions =====================
[05/14 01:31:14     64s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:31:14     64s] (I)      ----------------------------------------------------------------
[05/14 01:31:14     64s] (I)        0  Early Global Route kernel      100.00%  0.56 sec  0.21 sec 
[05/14 01:31:14     64s] (I)        1  Import and model                48.98%  0.28 sec  0.05 sec 
[05/14 01:31:14     64s] (I)        1  Track Assignment (1T)           21.93%  0.12 sec  0.06 sec 
[05/14 01:31:14     64s] (I)        1  Global Routing                  15.51%  0.09 sec  0.06 sec 
[05/14 01:31:14     64s] (I)        1  Export                           7.51%  0.04 sec  0.03 sec 
[05/14 01:31:14     64s] (I)        1  Export 3D cong map               0.90%  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        1  Extract Global 3D Wires          0.14%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        1  Postprocess design               0.13%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Create route DB                 31.50%  0.18 sec  0.03 sec 
[05/14 01:31:14     64s] (I)        2  Track Assignment Kernel         21.69%  0.12 sec  0.06 sec 
[05/14 01:31:14     64s] (I)        2  Net group 1                     13.48%  0.08 sec  0.06 sec 
[05/14 01:31:14     64s] (I)        2  Others data preparation          7.68%  0.04 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Create place DB                  6.70%  0.04 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        2  Export DB wires                  3.32%  0.02 sec  0.02 sec 
[05/14 01:31:14     64s] (I)        2  Create route kernel              2.84%  0.02 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Report wirelength                2.18%  0.01 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Update net boxes                 1.87%  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        2  Initialization                   0.21%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Import route data (1T)          14.79%  0.08 sec  0.03 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1l                         6.95%  0.04 sec  0.04 sec 
[05/14 01:31:14     64s] (I)        3  Import place data                6.67%  0.04 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        3  Export all nets                  2.71%  0.02 sec  0.02 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1a                         2.29%  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        3  Generate topology                0.94%  0.01 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Set wire vias                    0.38%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1e                         0.25%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Read blockages ( Layer 2-11 )   10.16%  0.06 sec  0.02 sec 
[05/14 01:31:14     64s] (I)        4  Layer assignment (1T)            6.54%  0.04 sec  0.04 sec 
[05/14 01:31:14     64s] (I)        4  Read instances and placement     5.16%  0.03 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Model blockage capacity          3.08%  0.02 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        4  Pattern routing (1T)             2.00%  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        4  Read nets                        1.68%  0.01 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        4  Route legalization               0.19%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Add via demand to 2D             0.17%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Initialize 3D capacity           2.93%  0.02 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        5  Read PG blockages                2.92%  0.02 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read instance blockages          0.18%  0.00 sec  0.01 sec 
[05/14 01:31:14     64s] (I)        5  Legalize Blockage Violations     0.15%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:31:14     64s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.6)
[05/14 01:31:14     64s] Legalization setup...
[05/14 01:31:14     64s] Using cell based legalization.
[05/14 01:31:14     64s] Initializing placement interface...
[05/14 01:31:14     64s]   Use check_library -place or consult logv if problems occur.
[05/14 01:31:14     64s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 01:31:14     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.2M, EPOCH TIME: 1747200674.720913
[05/14 01:31:14     64s] z: 2, totalTracks: 1
[05/14 01:31:14     64s] z: 4, totalTracks: 1
[05/14 01:31:14     64s] z: 6, totalTracks: 1
[05/14 01:31:14     64s] z: 8, totalTracks: 1
[05/14 01:31:14     64s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:31:14     64s] All LLGs are deleted
[05/14 01:31:14     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1509.2M, EPOCH TIME: 1747200674.727508
[05/14 01:31:14     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1509.2M, EPOCH TIME: 1747200674.728088
[05/14 01:31:14     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.2M, EPOCH TIME: 1747200674.728771
[05/14 01:31:14     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1509.2M, EPOCH TIME: 1747200674.733902
[05/14 01:31:14     64s] Core basic site is CoreSite
[05/14 01:31:14     64s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1509.2M, EPOCH TIME: 1747200674.783770
[05/14 01:31:14     64s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.023, MEM:1509.2M, EPOCH TIME: 1747200674.807128
[05/14 01:31:14     64s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:31:14     64s] SiteArray: use 405,504 bytes
[05/14 01:31:14     64s] SiteArray: current memory after site array memory allocation 1509.2M
[05/14 01:31:14     64s] SiteArray: FP blocked sites are writable
[05/14 01:31:14     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:31:14     64s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1509.2M, EPOCH TIME: 1747200674.815570
[05/14 01:31:14     64s] Process 45490 wires and vias for routing blockage and capacity analysis
[05/14 01:31:14     64s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.028, MEM:1509.2M, EPOCH TIME: 1747200674.843290
[05/14 01:31:14     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.114, MEM:1509.2M, EPOCH TIME: 1747200674.848167
[05/14 01:31:14     64s] 
[05/14 01:31:14     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:14     64s] OPERPROF:     Starting CMU at level 3, MEM:1509.2M, EPOCH TIME: 1747200674.850895
[05/14 01:31:14     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1509.2M, EPOCH TIME: 1747200674.852075
[05/14 01:31:14     64s] 
[05/14 01:31:14     64s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:14     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.124, MEM:1509.2M, EPOCH TIME: 1747200674.852537
[05/14 01:31:14     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1509.2M, EPOCH TIME: 1747200674.852614
[05/14 01:31:14     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1509.2M, EPOCH TIME: 1747200674.852679
[05/14 01:31:14     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1509.2MB).
[05/14 01:31:14     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.133, MEM:1509.2M, EPOCH TIME: 1747200674.854035
[05/14 01:31:14     64s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:14     64s] Initializing placement interface done.
[05/14 01:31:14     64s] Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:31:14     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1509.2M, EPOCH TIME: 1747200674.854235
[05/14 01:31:14     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:1509.2M, EPOCH TIME: 1747200674.862244
[05/14 01:31:14     64s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:14     64s] Leaving CCOpt scope - Initializing placement interface...
[05/14 01:31:14     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.2M, EPOCH TIME: 1747200674.878489
[05/14 01:31:14     64s] z: 2, totalTracks: 1
[05/14 01:31:14     64s] z: 4, totalTracks: 1
[05/14 01:31:14     64s] z: 6, totalTracks: 1
[05/14 01:31:14     64s] z: 8, totalTracks: 1
[05/14 01:31:14     64s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:14     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.2M, EPOCH TIME: 1747200674.883144
[05/14 01:31:14     64s] 
[05/14 01:31:14     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:14     64s] OPERPROF:     Starting CMU at level 3, MEM:1509.2M, EPOCH TIME: 1747200674.910880
[05/14 01:31:14     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1509.2M, EPOCH TIME: 1747200674.911941
[05/14 01:31:14     64s] 
[05/14 01:31:14     64s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:14     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.043, MEM:1509.2M, EPOCH TIME: 1747200674.926124
[05/14 01:31:14     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1509.2M, EPOCH TIME: 1747200674.926254
[05/14 01:31:14     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1509.2M, EPOCH TIME: 1747200674.926322
[05/14 01:31:14     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1509.2MB).
[05/14 01:31:14     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.048, MEM:1509.2M, EPOCH TIME: 1747200674.926867
[05/14 01:31:14     64s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:14     64s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:14     64s] (I)      Load db... (mem=1509.2M)
[05/14 01:31:14     64s] (I)      Read data from FE... (mem=1509.2M)
[05/14 01:31:14     64s] (I)      Number of ignored instance 0
[05/14 01:31:14     64s] (I)      Number of inbound cells 0
[05/14 01:31:14     64s] (I)      Number of opened ILM blockages 0
[05/14 01:31:14     64s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/14 01:31:14     64s] (I)      numMoveCells=1981, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[05/14 01:31:14     64s] (I)      cell height: 3420, count: 1981
[05/14 01:31:14     64s] (I)      Read rows... (mem=1509.2M)
[05/14 01:31:14     64s] (I)      Reading non-standard rows with height 6840
[05/14 01:31:14     64s] (I)      rowRegion is not equal to core box, resetting core box
[05/14 01:31:14     64s] (I)      rowRegion : (5200, 5320) - (345200, 343900)
[05/14 01:31:14     64s] (I)      coreBox   : (5200, 5320) - (345200, 345420)
[05/14 01:31:14     64s] (I)      Done Read rows (cpu=0.000s, mem=1509.2M)
[05/14 01:31:14     64s] (I)      Done Read data from FE (cpu=0.010s, mem=1509.2M)
[05/14 01:31:14     64s] (I)      Done Load db (cpu=0.010s, mem=1509.2M)
[05/14 01:31:14     64s] (I)      Constructing placeable region... (mem=1509.2M)
[05/14 01:31:14     64s] (I)      Constructing bin map
[05/14 01:31:14     64s] (I)      Initialize bin information with width=34200 height=34200
[05/14 01:31:14     64s] (I)      Done constructing bin map
[05/14 01:31:14     64s] (I)      Compute region effective width... (mem=1509.2M)
[05/14 01:31:14     64s] (I)      Done Compute region effective width (cpu=0.000s, mem=1509.2M)
[05/14 01:31:14     64s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1509.2M)
[05/14 01:31:14     64s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/14 01:31:14     64s] Validating CTS configuration...
[05/14 01:31:14     64s] Checking module port directions...
[05/14 01:31:14     64s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:14     64s] Non-default CCOpt properties:
[05/14 01:31:14     64s]   Public non-default CCOpt properties:
[05/14 01:31:14     64s]     buffer_cells is set for at least one object
[05/14 01:31:14     64s]     cts_merge_clock_gates is set for at least one object
[05/14 01:31:14     64s]     cts_merge_clock_logic is set for at least one object
[05/14 01:31:14     64s]     inverter_cells is set for at least one object
[05/14 01:31:14     64s]     route_type is set for at least one object
[05/14 01:31:14     64s]     source_latency is set for at least one object
[05/14 01:31:14     64s]     target_insertion_delay is set for at least one object
[05/14 01:31:14     64s]     target_max_trans is set for at least one object
[05/14 01:31:14     64s]     target_max_trans_sdc is set for at least one object
[05/14 01:31:14     64s]   No private non-default CCOpt properties
[05/14 01:31:14     64s] Route type trimming info:
[05/14 01:31:14     64s]   No route type modifications were made.
[05/14 01:31:14     64s] 
[05/14 01:31:14     64s] Trim Metal Layers:
[05/14 01:31:14     64s] LayerId::1 widthSet size::1
[05/14 01:31:14     64s] LayerId::2 widthSet size::1
[05/14 01:31:14     64s] LayerId::3 widthSet size::1
[05/14 01:31:14     64s] LayerId::4 widthSet size::1
[05/14 01:31:14     64s] LayerId::5 widthSet size::1
[05/14 01:31:14     64s] LayerId::6 widthSet size::1
[05/14 01:31:14     64s] LayerId::7 widthSet size::1
[05/14 01:31:14     64s] LayerId::8 widthSet size::1
[05/14 01:31:14     64s] LayerId::9 widthSet size::1
[05/14 01:31:14     64s] LayerId::10 widthSet size::1
[05/14 01:31:14     64s] LayerId::11 widthSet size::1
[05/14 01:31:14     64s] Updating RC grid for preRoute extraction ...
[05/14 01:31:14     64s] eee: pegSigSF::1.070000
[05/14 01:31:14     64s] Initializing multi-corner resistance tables ...
[05/14 01:31:15     64s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:31:15     64s] eee: l::2 avDens::0.164774 usedTrk::1014.348833 availTrk::6156.000000 sigTrk::1014.348833
[05/14 01:31:15     64s] eee: l::3 avDens::0.159856 usedTrk::992.703773 availTrk::6210.000000 sigTrk::992.703773
[05/14 01:31:15     64s] eee: l::4 avDens::0.010470 usedTrk::40.281988 availTrk::3847.500000 sigTrk::40.281988
[05/14 01:31:15     64s] eee: l::5 avDens::0.006834 usedTrk::4.920468 availTrk::720.000000 sigTrk::4.920468
[05/14 01:31:15     64s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 01:31:15     64s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:15     64s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:15     64s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:15     64s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:15     64s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:15     64s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:31:15     64s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.021087 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:31:15     64s] End AAE Lib Interpolated Model. (MEM=1509.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] (I)      Initializing Steiner engine. 
[05/14 01:31:15     64s] (I)      ==================== Layers =====================
[05/14 01:31:15     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:15     64s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:15     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:15     64s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:15     64s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:15     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:15     64s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:15     64s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:15     64s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:15     64s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:15     64s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:15     64s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:15     64s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:15     64s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:15     64s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:15     64s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:15     64s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:15     64s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:15     64s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:15     64s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:15     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:15     64s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/14 01:31:15     64s] Original list had 8 cells:
[05/14 01:31:15     64s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 01:31:15     64s] Library trimming was not able to trim any cells:
[05/14 01:31:15     64s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/14 01:31:15     64s] Original list had 9 cells:
[05/14 01:31:15     64s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/14 01:31:15     64s] New trimmed list has 8 cells:
[05/14 01:31:15     64s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:15     64s] Accumulated time to calculate placeable region: 0
[05/14 01:31:16     65s] Clock tree balancer configuration for clock_tree 20MHz_CLK:
[05/14 01:31:16     65s] Non-default CCOpt properties:
[05/14 01:31:16     65s]   Public non-default CCOpt properties:
[05/14 01:31:16     65s]     cts_merge_clock_gates: true (default: false)
[05/14 01:31:16     65s]     cts_merge_clock_logic: true (default: false)
[05/14 01:31:16     65s]     route_type (leaf): default_route_type_leaf (default: default)
[05/14 01:31:16     65s]     route_type (top): default_route_type_nonleaf (default: default)
[05/14 01:31:16     65s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/14 01:31:16     65s]   No private non-default CCOpt properties
[05/14 01:31:16     65s] For power domain auto-default:
[05/14 01:31:16     65s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 01:31:16     65s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/14 01:31:16     65s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/14 01:31:16     65s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/14 01:31:16     65s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 28779.300um^2
[05/14 01:31:16     65s] Top Routing info:
[05/14 01:31:16     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] Trunk Routing info:
[05/14 01:31:16     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] Leaf Routing info:
[05/14 01:31:16     65s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/14 01:31:16     65s]   Slew time target (leaf):    0.100ns
[05/14 01:31:16     65s]   Slew time target (trunk):   0.100ns
[05/14 01:31:16     65s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/14 01:31:16     65s]   Buffer unit delay: 0.105ns
[05/14 01:31:16     65s]   Buffer max distance: 449.275um
[05/14 01:31:16     65s] Fastest wire driving cells and distances:
[05/14 01:31:16     65s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/14 01:31:16     65s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/14 01:31:16     65s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/14 01:31:16     65s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Logic Sizing Table:
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] ----------------------------------------------------------
[05/14 01:31:16     65s] Cell    Instance count    Source    Eligible library cells
[05/14 01:31:16     65s] ----------------------------------------------------------
[05/14 01:31:16     65s]   (empty table)
[05/14 01:31:16     65s] ----------------------------------------------------------
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:31:16     65s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:16     65s] Clock tree balancer configuration for skew_group 20MHz_CLK/ConstraintMode_BC:
[05/14 01:31:16     65s]   Sources:                     pin sysclk
[05/14 01:31:16     65s]   Total number of sinks:       657
[05/14 01:31:16     65s]   Delay constrained sinks:     657
[05/14 01:31:16     65s]   Constrains:                  default
[05/14 01:31:16     65s]   Non-leaf sinks:              0
[05/14 01:31:16     65s]   Ignore pins:                 0
[05/14 01:31:16     65s]  Timing corner DelayCorner_WC:both.late:
[05/14 01:31:16     65s]   Skew target:                 0.105ns
[05/14 01:31:16     65s] Clock tree balancer configuration for skew_group 20MHz_CLK/ConstraintMode_WC:
[05/14 01:31:16     65s]   Sources:                     pin sysclk
[05/14 01:31:16     65s]   Total number of sinks:       657
[05/14 01:31:16     65s]   Delay constrained sinks:     657
[05/14 01:31:16     65s]   Constrains:                  default
[05/14 01:31:16     65s]   Non-leaf sinks:              0
[05/14 01:31:16     65s]   Ignore pins:                 0
[05/14 01:31:16     65s]  Timing corner DelayCorner_WC:both.late:
[05/14 01:31:16     65s]   Skew target:                 0.105ns
[05/14 01:31:16     65s]   Insertion delay target:      2.500ns
[05/14 01:31:16     65s] Primary reporting skew groups are:
[05/14 01:31:16     65s] skew_group 20MHz_CLK/ConstraintMode_BC with 657 clock sinks
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Clock DAG stats initial state:
[05/14 01:31:16     65s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 01:31:16     65s]   misc counts      : r=1, pp=0
[05/14 01:31:16     65s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 01:31:16     65s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 01:31:16     65s] Clock DAG hash initial state: 13542976356655303236 2366044717631191951
[05/14 01:31:16     65s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Layer information for route type default_route_type_leaf:
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 01:31:16     65s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Metal1     N            H          1.227         0.111         0.136
[05/14 01:31:16     65s] Metal2     N            V          0.755         0.107         0.081
[05/14 01:31:16     65s] Metal3     Y            H          0.755         0.115         0.087
[05/14 01:31:16     65s] Metal4     Y            V          0.755         0.107         0.081
[05/14 01:31:16     65s] Metal5     N            H          0.755         0.111         0.084
[05/14 01:31:16     65s] Metal6     N            V          0.755         0.113         0.085
[05/14 01:31:16     65s] Metal7     N            H          0.755         0.116         0.088
[05/14 01:31:16     65s] Metal8     N            V          0.268         0.115         0.031
[05/14 01:31:16     65s] Metal9     N            H          0.268         0.600         0.160
[05/14 01:31:16     65s] Metal10    N            V          0.097         0.336         0.033
[05/14 01:31:16     65s] Metal11    N            H          0.095         0.415         0.040
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Layer information for route type default_route_type_nonleaf:
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 01:31:16     65s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Metal1     N            H          1.227         0.160         0.196
[05/14 01:31:16     65s] Metal2     N            V          0.755         0.143         0.108
[05/14 01:31:16     65s] Metal3     Y            H          0.755         0.151         0.114
[05/14 01:31:16     65s] Metal4     Y            V          0.755         0.146         0.110
[05/14 01:31:16     65s] Metal5     N            H          0.755         0.146         0.110
[05/14 01:31:16     65s] Metal6     N            V          0.755         0.150         0.113
[05/14 01:31:16     65s] Metal7     N            H          0.755         0.153         0.116
[05/14 01:31:16     65s] Metal8     N            V          0.268         0.153         0.041
[05/14 01:31:16     65s] Metal9     N            H          0.268         0.967         0.259
[05/14 01:31:16     65s] Metal10    N            V          0.097         0.459         0.045
[05/14 01:31:16     65s] Metal11    N            H          0.095         0.587         0.056
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 01:31:16     65s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Layer information for route type default_route_type_nonleaf:
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 01:31:16     65s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] Metal1     N            H          1.227         0.111         0.136
[05/14 01:31:16     65s] Metal2     N            V          0.755         0.107         0.081
[05/14 01:31:16     65s] Metal3     Y            H          0.755         0.115         0.087
[05/14 01:31:16     65s] Metal4     Y            V          0.755         0.107         0.081
[05/14 01:31:16     65s] Metal5     N            H          0.755         0.111         0.084
[05/14 01:31:16     65s] Metal6     N            V          0.755         0.113         0.085
[05/14 01:31:16     65s] Metal7     N            H          0.755         0.116         0.088
[05/14 01:31:16     65s] Metal8     N            V          0.268         0.115         0.031
[05/14 01:31:16     65s] Metal9     N            H          0.268         0.600         0.160
[05/14 01:31:16     65s] Metal10    N            V          0.097         0.336         0.033
[05/14 01:31:16     65s] Metal11    N            H          0.095         0.415         0.040
[05/14 01:31:16     65s] ----------------------------------------------------------------------
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] Via selection for estimated routes (rule default):
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] ----------------------------------------------------------------------------
[05/14 01:31:16     65s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/14 01:31:16     65s] Range                                (Ohm)    (fF)     (fs)     Only
[05/14 01:31:16     65s] ----------------------------------------------------------------------------
[05/14 01:31:16     65s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/14 01:31:16     65s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/14 01:31:16     65s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/14 01:31:16     65s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/14 01:31:16     65s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/14 01:31:16     65s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/14 01:31:16     65s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/14 01:31:16     65s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/14 01:31:16     65s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/14 01:31:16     65s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/14 01:31:16     65s] ----------------------------------------------------------------------------
[05/14 01:31:16     65s] 
[05/14 01:31:16     65s] No ideal or dont_touch nets found in the clock tree
[05/14 01:31:16     65s] No dont_touch hnets found in the clock tree
[05/14 01:31:16     65s] No dont_touch hpins found in the clock network.
[05/14 01:31:16     65s] Checking for illegal sizes of clock logic instances...
[05/14 01:31:16     65s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s] Filtering reasons for cell type: inverter
[05/14 01:31:16     66s] =========================================
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s] ----------------------------------------------------------------
[05/14 01:31:16     66s] Clock trees    Power domain    Reason              Library cells
[05/14 01:31:16     66s] ----------------------------------------------------------------
[05/14 01:31:16     66s] all            auto-default    Library trimming    { CLKINVX3 }
[05/14 01:31:16     66s] ----------------------------------------------------------------
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/14 01:31:16     66s] CCOpt configuration status: all checks passed.
[05/14 01:31:16     66s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/14 01:31:16     66s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/14 01:31:16     66s]   No exclusion drivers are needed.
[05/14 01:31:16     66s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/14 01:31:16     66s] Antenna diode management...
[05/14 01:31:16     66s]   Found 0 antenna diodes in the clock trees.
[05/14 01:31:16     66s]   
[05/14 01:31:16     66s] Antenna diode management done.
[05/14 01:31:16     66s] Adding driver cells for primary IOs...
[05/14 01:31:16     66s]   
[05/14 01:31:16     66s]   ----------------------------------------------------------------------------------------------
[05/14 01:31:16     66s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/14 01:31:16     66s]   ----------------------------------------------------------------------------------------------
[05/14 01:31:16     66s]     (empty table)
[05/14 01:31:16     66s]   ----------------------------------------------------------------------------------------------
[05/14 01:31:16     66s]   
[05/14 01:31:16     66s]   
[05/14 01:31:16     66s] Adding driver cells for primary IOs done.
[05/14 01:31:16     66s] Adding driver cell for primary IO roots...
[05/14 01:31:16     66s] Adding driver cell for primary IO roots done.
[05/14 01:31:16     66s] Maximizing clock DAG abstraction...
[05/14 01:31:16     66s]   Removing clock DAG drivers
[05/14 01:31:16     66s] Maximizing clock DAG abstraction done.
[05/14 01:31:16     66s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:02.7)
[05/14 01:31:16     66s] Synthesizing clock trees...
[05/14 01:31:16     66s]   Preparing To Balance...
[05/14 01:31:16     66s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:31:16     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1561.4M, EPOCH TIME: 1747200676.798812
[05/14 01:31:16     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.020, MEM:1561.4M, EPOCH TIME: 1747200676.818780
[05/14 01:31:16     66s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:16     66s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 01:31:16     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1551.8M, EPOCH TIME: 1747200676.820870
[05/14 01:31:16     66s] z: 2, totalTracks: 1
[05/14 01:31:16     66s] z: 4, totalTracks: 1
[05/14 01:31:16     66s] z: 6, totalTracks: 1
[05/14 01:31:16     66s] z: 8, totalTracks: 1
[05/14 01:31:16     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:16     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1551.8M, EPOCH TIME: 1747200676.826830
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:16     66s] OPERPROF:     Starting CMU at level 3, MEM:1551.8M, EPOCH TIME: 1747200676.873563
[05/14 01:31:16     66s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1551.8M, EPOCH TIME: 1747200676.875200
[05/14 01:31:16     66s] 
[05/14 01:31:16     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:16     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:1551.8M, EPOCH TIME: 1747200676.875859
[05/14 01:31:16     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1551.8M, EPOCH TIME: 1747200676.875971
[05/14 01:31:16     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1551.8M, EPOCH TIME: 1747200676.876056
[05/14 01:31:16     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1551.8MB).
[05/14 01:31:16     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1551.8M, EPOCH TIME: 1747200676.876917
[05/14 01:31:16     66s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:16     66s]   Merging duplicate siblings in DAG...
[05/14 01:31:16     66s]     Clock DAG stats before merging:
[05/14 01:31:16     66s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 01:31:16     66s]       misc counts      : r=1, pp=0
[05/14 01:31:16     66s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 01:31:16     66s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 01:31:16     66s]     Clock DAG hash before merging: 13542976356655303236 2366044717631191951
[05/14 01:31:16     66s]     Resynthesising clock tree into netlist...
[05/14 01:31:16     66s]       Reset timing graph...
[05/14 01:31:16     66s] Ignoring AAE DB Resetting ...
[05/14 01:31:16     66s]       Reset timing graph done.
[05/14 01:31:16     66s]     Resynthesising clock tree into netlist done.
[05/14 01:31:16     66s]     
[05/14 01:31:16     66s]     Disconnecting clock tree from netlist...
[05/14 01:31:16     66s]     Disconnecting clock tree from netlist done.
[05/14 01:31:16     66s]   Merging duplicate siblings in DAG done.
[05/14 01:31:16     66s]   Applying movement limits...
[05/14 01:31:16     66s]   Applying movement limits done.
[05/14 01:31:16     66s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:16     66s]   CCOpt::Phase::Construction...
[05/14 01:31:16     66s]   Stage::Clustering...
[05/14 01:31:16     66s]   Clustering...
[05/14 01:31:16     66s]     Clock DAG hash before 'Clustering': 13542976356655303236 2366044717631191951
[05/14 01:31:16     66s]     Initialize for clustering...
[05/14 01:31:16     66s]     Clock DAG stats before clustering:
[05/14 01:31:16     66s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 01:31:16     66s]       misc counts      : r=1, pp=0
[05/14 01:31:16     66s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 01:31:16     66s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 01:31:16     66s]     Clock DAG hash before clustering: 13542976356655303236 2366044717631191951
[05/14 01:31:16     66s]     Computing optimal clock node locations...
[05/14 01:31:16     66s]       Optimal path computation stats:
[05/14 01:31:16     66s]         Successful          : 0
[05/14 01:31:16     66s]         Unsuccessful        : 0
[05/14 01:31:16     66s]         Immovable           : 1
[05/14 01:31:16     66s]         lockedParentLocation: 0
[05/14 01:31:16     66s]       Unsuccessful details:
[05/14 01:31:16     66s]       
[05/14 01:31:16     66s]     Computing optimal clock node locations done.
[05/14 01:31:16     66s]     Computing max distances from locked parents...
[05/14 01:31:16     66s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/14 01:31:16     66s]     Computing max distances from locked parents done.
[05/14 01:31:16     66s] End AAE Lib Interpolated Model. (MEM=1551.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:16     66s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:16     66s]     Bottom-up phase...
[05/14 01:31:16     66s]     Clustering bottom-up starting from leaves...
[05/14 01:31:16     66s]       Clustering clock_tree 20MHz_CLK...
[05/14 01:31:17     66s]       Clustering clock_tree 20MHz_CLK done.
[05/14 01:31:17     66s]     Clustering bottom-up starting from leaves done.
[05/14 01:31:17     66s]     Rebuilding the clock tree after clustering...
[05/14 01:31:17     66s]     Rebuilding the clock tree after clustering done.
[05/14 01:31:17     66s]     Clock DAG stats after bottom-up phase:
[05/14 01:31:17     66s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:17     66s]       misc counts      : r=1, pp=0
[05/14 01:31:17     66s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:17     66s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=759.710um, total=759.710um
[05/14 01:31:17     66s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/14 01:31:17     66s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:17     66s]     Clock DAG hash after bottom-up phase: 12058646107972712620 1249281804118201108
[05/14 01:31:17     66s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.5)
[05/14 01:31:17     66s]     Legalizing clock trees...
[05/14 01:31:17     66s]     Resynthesising clock tree into netlist...
[05/14 01:31:17     66s]       Reset timing graph...
[05/14 01:31:17     66s] Ignoring AAE DB Resetting ...
[05/14 01:31:17     66s]       Reset timing graph done.
[05/14 01:31:17     66s]     Resynthesising clock tree into netlist done.
[05/14 01:31:17     66s]     Commiting net attributes....
[05/14 01:31:17     66s]     Commiting net attributes. done.
[05/14 01:31:17     66s]     Leaving CCOpt scope - ClockRefiner...
[05/14 01:31:17     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1551.8M, EPOCH TIME: 1747200677.448577
[05/14 01:31:17     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:1513.8M, EPOCH TIME: 1747200677.456508
[05/14 01:31:17     66s]     Assigned high priority to 664 instances.
[05/14 01:31:17     66s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/14 01:31:17     66s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/14 01:31:17     66s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1513.8M, EPOCH TIME: 1747200677.490290
[05/14 01:31:17     66s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1513.8M, EPOCH TIME: 1747200677.490446
[05/14 01:31:17     66s] z: 2, totalTracks: 1
[05/14 01:31:17     66s] z: 4, totalTracks: 1
[05/14 01:31:17     66s] z: 6, totalTracks: 1
[05/14 01:31:17     66s] z: 8, totalTracks: 1
[05/14 01:31:17     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:17     66s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1513.8M, EPOCH TIME: 1747200677.495119
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:17     66s] OPERPROF:       Starting CMU at level 4, MEM:1513.8M, EPOCH TIME: 1747200677.525163
[05/14 01:31:17     66s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1513.8M, EPOCH TIME: 1747200677.529030
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:17     66s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1513.8M, EPOCH TIME: 1747200677.532361
[05/14 01:31:17     66s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1513.8M, EPOCH TIME: 1747200677.532484
[05/14 01:31:17     66s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1513.8M, EPOCH TIME: 1747200677.532555
[05/14 01:31:17     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1513.8MB).
[05/14 01:31:17     66s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.043, MEM:1513.8M, EPOCH TIME: 1747200677.533105
[05/14 01:31:17     66s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.043, MEM:1513.8M, EPOCH TIME: 1747200677.533162
[05/14 01:31:17     66s] TDRefine: refinePlace mode is spiral
[05/14 01:31:17     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.2
[05/14 01:31:17     66s] OPERPROF: Starting RefinePlace at level 1, MEM:1513.8M, EPOCH TIME: 1747200677.533249
[05/14 01:31:17     66s] *** Starting refinePlace (0:01:07 mem=1513.8M) ***
[05/14 01:31:17     66s] Total net bbox length = 2.563e+04 (1.268e+04 1.295e+04) (ext = 1.508e+02)
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:17     66s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1513.8M, EPOCH TIME: 1747200677.535246
[05/14 01:31:17     66s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:17     66s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1513.8M, EPOCH TIME: 1747200677.536144
[05/14 01:31:17     66s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:17     66s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:17     66s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:17     66s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1513.8M, EPOCH TIME: 1747200677.546298
[05/14 01:31:17     66s] Starting refinePlace ...
[05/14 01:31:17     66s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:17     66s] One DDP V2 for no tweak run.
[05/14 01:31:17     66s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:17     66s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 01:31:17     66s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1513.8MB) @(0:01:07 - 0:01:07).
[05/14 01:31:17     66s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:17     66s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:31:17     66s] Move report: legalization moves 12 insts, mean move: 1.46 um, max move: 3.42 um spiral
[05/14 01:31:17     66s] 	Max move on inst (g24942__2398): (118.20, 57.38) --> (118.20, 60.80)
[05/14 01:31:17     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:17     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:17     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1532.9MB) @(0:01:07 - 0:01:07).
[05/14 01:31:17     66s] Move report: Detail placement moves 12 insts, mean move: 1.46 um, max move: 3.42 um 
[05/14 01:31:17     66s] 	Max move on inst (g24942__2398): (118.20, 57.38) --> (118.20, 60.80)
[05/14 01:31:17     66s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1532.9MB
[05/14 01:31:17     66s] Statistics of distance of Instance movement in refine placement:
[05/14 01:31:17     66s]   maximum (X+Y) =         3.42 um
[05/14 01:31:17     66s]   inst (g24942__2398) with max move: (118.2, 57.38) -> (118.2, 60.8)
[05/14 01:31:17     66s]   mean    (X+Y) =         1.46 um
[05/14 01:31:17     66s] Summary Report:
[05/14 01:31:17     66s] Instances move: 12 (out of 1988 movable)
[05/14 01:31:17     66s] Instances flipped: 0
[05/14 01:31:17     66s] Mean displacement: 1.46 um
[05/14 01:31:17     66s] Max displacement: 3.42 um (Instance: g24942__2398) (118.2, 57.38) -> (118.2, 60.8)
[05/14 01:31:17     66s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/14 01:31:17     66s] Total instances moved : 12
[05/14 01:31:17     66s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.107, MEM:1532.9M, EPOCH TIME: 1747200677.652978
[05/14 01:31:17     66s] Total net bbox length = 2.563e+04 (1.268e+04 1.295e+04) (ext = 1.508e+02)
[05/14 01:31:17     66s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1532.9MB
[05/14 01:31:17     66s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1532.9MB) @(0:01:07 - 0:01:07).
[05/14 01:31:17     66s] *** Finished refinePlace (0:01:07 mem=1532.9M) ***
[05/14 01:31:17     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.2
[05/14 01:31:17     66s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.123, MEM:1532.9M, EPOCH TIME: 1747200677.656319
[05/14 01:31:17     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1532.9M, EPOCH TIME: 1747200677.656394
[05/14 01:31:17     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1529.9M, EPOCH TIME: 1747200677.664196
[05/14 01:31:17     66s]     ClockRefiner summary
[05/14 01:31:17     66s]     All clock instances: Moved 8, flipped 4 and cell swapped 0 (out of a total of 664).
[05/14 01:31:17     66s]     The largest move was 2 um for ram_0_ram2_ram_array_reg[18][1].
[05/14 01:31:17     66s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[05/14 01:31:17     66s]     Clock sinks: Moved 8, flipped 4 and cell swapped 0 (out of a total of 657).
[05/14 01:31:17     66s]     The largest move was 2 um for ram_0_ram2_ram_array_reg[18][1].
[05/14 01:31:17     66s]     Revert refine place priority changes on 0 instances.
[05/14 01:31:17     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.9M, EPOCH TIME: 1747200677.682586
[05/14 01:31:17     66s] z: 2, totalTracks: 1
[05/14 01:31:17     66s] z: 4, totalTracks: 1
[05/14 01:31:17     66s] z: 6, totalTracks: 1
[05/14 01:31:17     66s] z: 8, totalTracks: 1
[05/14 01:31:17     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:17     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.9M, EPOCH TIME: 1747200677.687243
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:17     66s] OPERPROF:     Starting CMU at level 3, MEM:1529.9M, EPOCH TIME: 1747200677.715801
[05/14 01:31:17     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1529.9M, EPOCH TIME: 1747200677.716883
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:17     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1529.9M, EPOCH TIME: 1747200677.717288
[05/14 01:31:17     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1529.9M, EPOCH TIME: 1747200677.717359
[05/14 01:31:17     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1529.9M, EPOCH TIME: 1747200677.717424
[05/14 01:31:17     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1529.9MB).
[05/14 01:31:17     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:1529.9M, EPOCH TIME: 1747200677.717918
[05/14 01:31:17     66s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:17     66s]     Disconnecting clock tree from netlist...
[05/14 01:31:17     66s]     Disconnecting clock tree from netlist done.
[05/14 01:31:17     66s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:31:17     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1529.9M, EPOCH TIME: 1747200677.719289
[05/14 01:31:17     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1529.9M, EPOCH TIME: 1747200677.726720
[05/14 01:31:17     66s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:17     66s]     Leaving CCOpt scope - Initializing placement interface...
[05/14 01:31:17     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.9M, EPOCH TIME: 1747200677.727049
[05/14 01:31:17     66s] z: 2, totalTracks: 1
[05/14 01:31:17     66s] z: 4, totalTracks: 1
[05/14 01:31:17     66s] z: 6, totalTracks: 1
[05/14 01:31:17     66s] z: 8, totalTracks: 1
[05/14 01:31:17     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:17     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.9M, EPOCH TIME: 1747200677.731941
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:17     66s] OPERPROF:     Starting CMU at level 3, MEM:1529.9M, EPOCH TIME: 1747200677.767347
[05/14 01:31:17     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1529.9M, EPOCH TIME: 1747200677.770953
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:17     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1529.9M, EPOCH TIME: 1747200677.771480
[05/14 01:31:17     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1529.9M, EPOCH TIME: 1747200677.771564
[05/14 01:31:17     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1529.9M, EPOCH TIME: 1747200677.771629
[05/14 01:31:17     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1529.9MB).
[05/14 01:31:17     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.045, MEM:1529.9M, EPOCH TIME: 1747200677.772046
[05/14 01:31:17     66s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:17     66s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:31:17     66s] End AAE Lib Interpolated Model. (MEM=1529.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:17     66s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     Clock tree legalization - Histogram:
[05/14 01:31:17     66s]     ====================================
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     --------------------------------
[05/14 01:31:17     66s]     Movement (um)    Number of cells
[05/14 01:31:17     66s]     --------------------------------
[05/14 01:31:17     66s]       (empty table)
[05/14 01:31:17     66s]     --------------------------------
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     Clock tree legalization - There are no Movements:
[05/14 01:31:17     66s]     =================================================
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     ---------------------------------------------
[05/14 01:31:17     66s]     Movement (um)    Desired     Achieved    Node
[05/14 01:31:17     66s]                      location    location    
[05/14 01:31:17     66s]     ---------------------------------------------
[05/14 01:31:17     66s]       (empty table)
[05/14 01:31:17     66s]     ---------------------------------------------
[05/14 01:31:17     66s]     
[05/14 01:31:17     66s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 01:31:17     66s]     Clock DAG stats after 'Clustering':
[05/14 01:31:17     66s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:17     66s]       misc counts      : r=1, pp=0
[05/14 01:31:17     66s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:17     66s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:17     66s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:17     66s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.200pF
[05/14 01:31:17     66s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:17     66s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:17     66s]     Clock DAG net violations after 'Clustering': none
[05/14 01:31:17     66s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/14 01:31:17     66s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:17     66s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:17     66s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/14 01:31:17     66s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:17     66s]     Clock DAG hash after 'Clustering': 14752209979073923533 1304152486464936325
[05/14 01:31:17     66s]     Clock DAG hash after 'Clustering': 14752209979073923533 1304152486464936325
[05/14 01:31:17     66s]     Primary reporting skew groups after 'Clustering':
[05/14 01:31:17     66s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:17     66s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:17     66s]           max path sink: i4004_id_board_n0805_reg/CK
[05/14 01:31:17     66s]     Skew group summary after 'Clustering':
[05/14 01:31:17     66s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:17     66s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:17     66s]     Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:17     66s]   Clustering done. (took cpu=0:00:00.8 real=0:00:01.0)
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   Post-Clustering Statistics Report
[05/14 01:31:17     66s]   =================================
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   Fanout Statistics:
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   ----------------------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/14 01:31:17     66s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/14 01:31:17     66s]   ----------------------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   Trunk         2       4.000       1         7        4.243      {1 <= 2, 1 <= 8}
[05/14 01:31:17     66s]   Leaf          7      93.857      85        99        4.880      {1 <= 87, 1 <= 90, 3 <= 96, 2 <= 99}
[05/14 01:31:17     66s]   ----------------------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   Clustering Failure Statistics:
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   --------------------------------
[05/14 01:31:17     66s]   Net Type    Clusters    Clusters
[05/14 01:31:17     66s]               Tried       Failed
[05/14 01:31:17     66s]   --------------------------------
[05/14 01:31:17     66s]   Leaf           7           0
[05/14 01:31:17     66s]   --------------------------------
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   Clustering Partition Statistics:
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   -------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/14 01:31:17     66s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/14 01:31:17     66s]   -------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   Leaf         0.000       1.000          1        657.000    657     657       0.000
[05/14 01:31:17     66s]   -------------------------------------------------------------------------------------
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   
[05/14 01:31:17     66s]   Looking for fanout violations...
[05/14 01:31:17     66s]   Looking for fanout violations done.
[05/14 01:31:17     66s]   CongRepair After Initial Clustering...
[05/14 01:31:17     66s]   Reset timing graph...
[05/14 01:31:17     66s] Ignoring AAE DB Resetting ...
[05/14 01:31:17     66s]   Reset timing graph done.
[05/14 01:31:17     66s]   Leaving CCOpt scope - Early Global Route...
[05/14 01:31:17     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1568.1M, EPOCH TIME: 1747200677.865141
[05/14 01:31:17     66s] All LLGs are deleted
[05/14 01:31:17     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.1M, EPOCH TIME: 1747200677.873553
[05/14 01:31:17     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1568.1M, EPOCH TIME: 1747200677.874148
[05/14 01:31:17     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.011, MEM:1530.1M, EPOCH TIME: 1747200677.875698
[05/14 01:31:17     66s]   Clock implementation routing...
[05/14 01:31:17     66s] Net route status summary:
[05/14 01:31:17     66s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:17     66s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:17     66s]     Routing using eGR only...
[05/14 01:31:17     66s]       Early Global Route - eGR only step...
[05/14 01:31:17     66s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[05/14 01:31:17     66s] (ccopt eGR): Start to route 8 all nets
[05/14 01:31:17     66s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1530.05 MB )
[05/14 01:31:17     66s] (I)      ==================== Layers =====================
[05/14 01:31:17     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:17     66s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:17     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:17     66s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:17     66s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:17     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:17     66s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:17     66s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:17     66s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:17     66s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:17     66s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:17     66s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:17     66s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:17     66s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:17     66s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:17     66s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:17     66s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:17     66s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:17     66s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:17     66s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:17     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:17     66s] (I)      Started Import and model ( Curr Mem: 1530.05 MB )
[05/14 01:31:17     66s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:17     66s] (I)      == Non-default Options ==
[05/14 01:31:17     66s] (I)      Clean congestion better                            : true
[05/14 01:31:17     66s] (I)      Estimate vias on DPT layer                         : true
[05/14 01:31:17     66s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 01:31:17     66s] (I)      Layer constraints as soft constraints              : true
[05/14 01:31:17     66s] (I)      Soft top layer                                     : true
[05/14 01:31:17     66s] (I)      Skip prospective layer relax nets                  : true
[05/14 01:31:17     66s] (I)      Better NDR handling                                : true
[05/14 01:31:17     66s] (I)      Improved NDR modeling in LA                        : true
[05/14 01:31:17     66s] (I)      Routing cost fix for NDR handling                  : true
[05/14 01:31:17     66s] (I)      Block tracks for preroutes                         : true
[05/14 01:31:17     66s] (I)      Assign IRoute by net group key                     : true
[05/14 01:31:17     66s] (I)      Block unroutable channels                          : true
[05/14 01:31:17     66s] (I)      Block unroutable channels 3D                       : true
[05/14 01:31:17     66s] (I)      Bound layer relaxed segment wl                     : true
[05/14 01:31:17     66s] (I)      Blocked pin reach length threshold                 : 2
[05/14 01:31:17     66s] (I)      Check blockage within NDR space in TA              : true
[05/14 01:31:17     66s] (I)      Skip must join for term with via pillar            : true
[05/14 01:31:17     66s] (I)      Model find APA for IO pin                          : true
[05/14 01:31:17     66s] (I)      On pin location for off pin term                   : true
[05/14 01:31:17     66s] (I)      Handle EOL spacing                                 : true
[05/14 01:31:17     66s] (I)      Merge PG vias by gap                               : true
[05/14 01:31:17     66s] (I)      Maximum routing layer                              : 11
[05/14 01:31:17     66s] (I)      Route selected nets only                           : true
[05/14 01:31:17     66s] (I)      Refine MST                                         : true
[05/14 01:31:17     66s] (I)      Honor PRL                                          : true
[05/14 01:31:17     66s] (I)      Strong congestion aware                            : true
[05/14 01:31:17     66s] (I)      Improved initial location for IRoutes              : true
[05/14 01:31:17     66s] (I)      Multi panel TA                                     : true
[05/14 01:31:17     66s] (I)      Penalize wire overlap                              : true
[05/14 01:31:17     66s] (I)      Expand small instance blockage                     : true
[05/14 01:31:17     66s] (I)      Reduce via in TA                                   : true
[05/14 01:31:17     66s] (I)      SS-aware routing                                   : true
[05/14 01:31:17     66s] (I)      Improve tree edge sharing                          : true
[05/14 01:31:17     66s] (I)      Improve 2D via estimation                          : true
[05/14 01:31:17     66s] (I)      Refine Steiner tree                                : true
[05/14 01:31:17     66s] (I)      Build spine tree                                   : true
[05/14 01:31:17     66s] (I)      Model pass through capacity                        : true
[05/14 01:31:17     66s] (I)      Extend blockages by a half GCell                   : true
[05/14 01:31:17     66s] (I)      Consider pin shapes                                : true
[05/14 01:31:17     66s] (I)      Consider pin shapes for all nodes                  : true
[05/14 01:31:17     66s] (I)      Consider NR APA                                    : true
[05/14 01:31:17     66s] (I)      Consider IO pin shape                              : true
[05/14 01:31:17     66s] (I)      Fix pin connection bug                             : true
[05/14 01:31:17     66s] (I)      Consider layer RC for local wires                  : true
[05/14 01:31:17     66s] (I)      Route to clock mesh pin                            : true
[05/14 01:31:17     66s] (I)      LA-aware pin escape length                         : 2
[05/14 01:31:17     66s] (I)      Connect multiple ports                             : true
[05/14 01:31:17     66s] (I)      Split for must join                                : true
[05/14 01:31:17     66s] (I)      Number of threads                                  : 1
[05/14 01:31:17     66s] (I)      Routing effort level                               : 10000
[05/14 01:31:17     66s] (I)      Prefer layer length threshold                      : 8
[05/14 01:31:17     66s] (I)      Overflow penalty cost                              : 10
[05/14 01:31:17     66s] (I)      A-star cost                                        : 0.300000
[05/14 01:31:17     66s] (I)      Misalignment cost                                  : 10.000000
[05/14 01:31:17     66s] (I)      Threshold for short IRoute                         : 6
[05/14 01:31:17     66s] (I)      Via cost during post routing                       : 1.000000
[05/14 01:31:17     66s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 01:31:17     66s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 01:31:17     66s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 01:31:17     66s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 01:31:17     66s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 01:31:17     66s] (I)      PG-aware similar topology routing                  : true
[05/14 01:31:17     66s] (I)      Maze routing via cost fix                          : true
[05/14 01:31:17     66s] (I)      Apply PRL on PG terms                              : true
[05/14 01:31:17     66s] (I)      Apply PRL on obs objects                           : true
[05/14 01:31:17     66s] (I)      Handle range-type spacing rules                    : true
[05/14 01:31:17     66s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 01:31:17     66s] (I)      Parallel spacing query fix                         : true
[05/14 01:31:17     66s] (I)      Force source to root IR                            : true
[05/14 01:31:17     66s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 01:31:17     66s] (I)      Do not relax to DPT layer                          : true
[05/14 01:31:17     66s] (I)      No DPT in post routing                             : true
[05/14 01:31:17     66s] (I)      Modeling PG via merging fix                        : true
[05/14 01:31:17     66s] (I)      Shield aware TA                                    : true
[05/14 01:31:17     66s] (I)      Strong shield aware TA                             : true
[05/14 01:31:17     66s] (I)      Overflow calculation fix in LA                     : true
[05/14 01:31:17     66s] (I)      Post routing fix                                   : true
[05/14 01:31:17     66s] (I)      Strong post routing                                : true
[05/14 01:31:17     66s] (I)      Access via pillar from top                         : true
[05/14 01:31:17     66s] (I)      NDR via pillar fix                                 : true
[05/14 01:31:17     66s] (I)      Violation on path threshold                        : 1
[05/14 01:31:17     66s] (I)      Pass through capacity modeling                     : true
[05/14 01:31:17     66s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 01:31:17     66s] (I)      Select term pin box for io pin                     : true
[05/14 01:31:17     66s] (I)      Penalize NDR sharing                               : true
[05/14 01:31:17     66s] (I)      Enable special modeling                            : false
[05/14 01:31:17     66s] (I)      Keep fixed segments                                : true
[05/14 01:31:17     66s] (I)      Reorder net groups by key                          : true
[05/14 01:31:17     66s] (I)      Increase net scenic ratio                          : true
[05/14 01:31:17     66s] (I)      Method to set GCell size                           : row
[05/14 01:31:17     66s] (I)      Connect multiple ports and must join fix           : true
[05/14 01:31:17     66s] (I)      Avoid high resistance layers                       : true
[05/14 01:31:17     66s] (I)      Model find APA for IO pin fix                      : true
[05/14 01:31:17     66s] (I)      Avoid connecting non-metal layers                  : true
[05/14 01:31:17     66s] (I)      Use track pitch for NDR                            : true
[05/14 01:31:17     66s] (I)      Enable layer relax to lower layer                  : true
[05/14 01:31:17     66s] (I)      Enable layer relax to upper layer                  : true
[05/14 01:31:17     66s] (I)      Top layer relaxation fix                           : true
[05/14 01:31:17     66s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:17     66s] (I)      Use row-based GCell size
[05/14 01:31:17     66s] (I)      Use row-based GCell align
[05/14 01:31:17     66s] (I)      layer 0 area = 80000
[05/14 01:31:17     66s] (I)      layer 1 area = 80000
[05/14 01:31:17     66s] (I)      layer 2 area = 80000
[05/14 01:31:17     66s] (I)      layer 3 area = 80000
[05/14 01:31:17     66s] (I)      layer 4 area = 80000
[05/14 01:31:17     66s] (I)      layer 5 area = 80000
[05/14 01:31:17     66s] (I)      layer 6 area = 80000
[05/14 01:31:17     66s] (I)      layer 7 area = 80000
[05/14 01:31:17     66s] (I)      layer 8 area = 80000
[05/14 01:31:17     66s] (I)      layer 9 area = 400000
[05/14 01:31:17     66s] (I)      layer 10 area = 400000
[05/14 01:31:17     66s] (I)      GCell unit size   : 3420
[05/14 01:31:17     66s] (I)      GCell multiplier  : 1
[05/14 01:31:17     66s] (I)      GCell row height  : 3420
[05/14 01:31:17     66s] (I)      Actual row height : 3420
[05/14 01:31:17     66s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:17     66s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:17     66s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:17     66s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:17     66s] (I)      ==================== Default via =====================
[05/14 01:31:17     66s] (I)      +----+------------------+----------------------------+
[05/14 01:31:17     66s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:17     66s] (I)      +----+------------------+----------------------------+
[05/14 01:31:17     66s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:17     66s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:17     66s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:17     66s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:17     66s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:17     66s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:17     66s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:17     66s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:17     66s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:17     66s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:17     66s] (I)      +----+------------------+----------------------------+
[05/14 01:31:17     66s] [NR-eGR] Read 806 PG shapes
[05/14 01:31:17     66s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:17     66s] [NR-eGR] Read 0 other shapes
[05/14 01:31:17     66s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:17     66s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:17     66s] [NR-eGR] #PG Blockages       : 806
[05/14 01:31:17     66s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:17     66s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:17     66s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:17     66s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:17     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:17     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:17     66s] [NR-eGR] Read 1999 nets ( ignored 1991 )
[05/14 01:31:17     66s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 01:31:17     66s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:17     66s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:17     66s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:17     66s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:17     66s] (I)      Moved 1 terms for better access 
[05/14 01:31:17     66s] (I)      Number of ignored nets                =      0
[05/14 01:31:17     66s] (I)      Number of connected nets              =      0
[05/14 01:31:17     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/14 01:31:17     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:17     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:17     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:17     66s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[05/14 01:31:17     66s] (I)      Ndr track 0 does not exist
[05/14 01:31:17     66s] (I)      Ndr track 0 does not exist
[05/14 01:31:17     66s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:17     66s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:17     66s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:17     66s] (I)      Site width          :   400  (dbu)
[05/14 01:31:17     66s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:17     66s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:17     66s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:17     66s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:17     66s] (I)      Grid                :   102   103    11
[05/14 01:31:17     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:17     66s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:17     66s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:17     66s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:17     66s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:17     66s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:17     66s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:17     66s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:17     66s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:17     66s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:17     66s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:17     66s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:17     66s] (I)      --------------------------------------------------------
[05/14 01:31:17     66s] 
[05/14 01:31:17     66s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:17     66s] [NR-eGR] Rule id: 0  Nets: 8
[05/14 01:31:17     66s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:31:17     66s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:31:17     66s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:31:17     66s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:31:17     66s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:31:17     66s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 01:31:17     66s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:17     66s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:17     66s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:17     66s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:17     66s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:17     66s] [NR-eGR] ========================================
[05/14 01:31:17     66s] [NR-eGR] 
[05/14 01:31:17     66s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:17     66s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:17     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:17     66s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:17     66s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:17     66s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:17     66s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:17     66s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:18     66s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:18     66s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:18     66s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:18     66s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:18     66s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:18     66s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:18     66s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:18     66s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:18     66s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1530.05 MB )
[05/14 01:31:18     66s] (I)      Reset routing kernel
[05/14 01:31:18     66s] (I)      Started Global Routing ( Curr Mem: 1530.05 MB )
[05/14 01:31:18     66s] (I)      totalPins=672  totalGlobalPin=672 (100.00%)
[05/14 01:31:18     66s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:31:18     66s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1a Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1b Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1c Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1d Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1e Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1f Route ============
[05/14 01:31:18     66s] (I)      Usage: 1604 = (775 H, 829 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.418e+03um V)
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1g Route ============
[05/14 01:31:18     66s] (I)      Usage: 1599 = (775 H, 824 V) = (0.83% H, 0.92% V) = (1.325e+03um H, 1.409e+03um V)
[05/14 01:31:18     66s] (I)      #Nets         : 8
[05/14 01:31:18     66s] (I)      #Relaxed nets : 0
[05/14 01:31:18     66s] (I)      Wire length   : 1599
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] (I)      ============  Phase 1h Route ============
[05/14 01:31:18     66s] (I)      Usage: 1603 = (785 H, 818 V) = (0.84% H, 0.91% V) = (1.342e+03um H, 1.399e+03um V)
[05/14 01:31:18     66s] (I)      
[05/14 01:31:18     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:18     66s] [NR-eGR]                        OverCon            
[05/14 01:31:18     66s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:18     66s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:18     66s] [NR-eGR] ----------------------------------------------
[05/14 01:31:18     66s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR] ----------------------------------------------
[05/14 01:31:18     66s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     66s] [NR-eGR] 
[05/14 01:31:18     66s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1530.05 MB )
[05/14 01:31:18     66s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 01:31:18     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:18     66s] (I)      ============= Track Assignment ============
[05/14 01:31:18     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 1530.05 MB )
[05/14 01:31:18     66s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:18     66s] (I)      Run Multi-thread track assignment
[05/14 01:31:18     67s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1530.05 MB )
[05/14 01:31:18     67s] (I)      Started Export ( Curr Mem: 1530.05 MB )
[05/14 01:31:18     67s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:18     67s] [NR-eGR] ------------------------------------
[05/14 01:31:18     67s] [NR-eGR]  Metal1   (1H)             0   7982 
[05/14 01:31:18     67s] [NR-eGR]  Metal2   (2V)         16360  12100 
[05/14 01:31:18     67s] [NR-eGR]  Metal3   (3H)         16982    492 
[05/14 01:31:18     67s] [NR-eGR]  Metal4   (4V)          1300      6 
[05/14 01:31:18     67s] [NR-eGR]  Metal5   (5H)            84      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:18     67s] [NR-eGR] ------------------------------------
[05/14 01:31:18     67s] [NR-eGR]           Total        34726  20580 
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total half perimeter of net bounding box: 25633um
[05/14 01:31:18     67s] [NR-eGR] Total length: 34726um, number of vias: 20580
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total eGR-routed clock nets wire length: 2875um, number of vias: 1782
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Report for selected net(s) only.
[05/14 01:31:18     67s] [NR-eGR]                  Length (um)  Vias 
[05/14 01:31:18     67s] [NR-eGR] -----------------------------------
[05/14 01:31:18     67s] [NR-eGR]  Metal1   (1H)             0   671 
[05/14 01:31:18     67s] [NR-eGR]  Metal2   (2V)           778   812 
[05/14 01:31:18     67s] [NR-eGR]  Metal3   (3H)          1436   299 
[05/14 01:31:18     67s] [NR-eGR]  Metal4   (4V)           660     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal5   (5H)             0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 01:31:18     67s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 01:31:18     67s] [NR-eGR] -----------------------------------
[05/14 01:31:18     67s] [NR-eGR]           Total         2875  1782 
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total half perimeter of net bounding box: 947um
[05/14 01:31:18     67s] [NR-eGR] Total length: 2875um, number of vias: 1782
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total routed clock nets wire length: 2875um, number of vias: 1782
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1530.05 MB )
[05/14 01:31:18     67s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.21 sec, Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:31:18     67s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:31:18     67s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:31:18     67s] (I)       Early Global Route kernel               100.00%  17.17 sec  17.37 sec  0.21 sec  0.10 sec 
[05/14 01:31:18     67s] (I)       +-Import and model                       35.81%  17.17 sec  17.25 sec  0.07 sec  0.04 sec 
[05/14 01:31:18     67s] (I)       | +-Create place DB                       3.10%  17.17 sec  17.18 sec  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Import place data                   3.03%  17.17 sec  17.18 sec  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read instances and placement      0.91%  17.17 sec  17.17 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read nets                         1.95%  17.17 sec  17.18 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Create route DB                      21.40%  17.18 sec  17.22 sec  0.04 sec  0.03 sec 
[05/14 01:31:18     67s] (I)       | | +-Import route data (1T)             14.46%  17.19 sec  17.22 sec  0.03 sec  0.02 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.97%  17.19 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read routing blockages          0.00%  17.19 sec  17.19 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read instance blockages         0.27%  17.19 sec  17.19 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read PG blockages               1.12%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read clock blockages            0.01%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read other blockages            0.01%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read halo blockages             0.03%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Read boundary cut boxes         0.00%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read blackboxes                   0.01%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read prerouted                    1.23%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read unlegalized nets             0.16%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Read nets                         0.05%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Set up via pillars                0.00%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Initialize 3D grid graph          0.43%  17.20 sec  17.20 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Model blockage capacity           8.79%  17.20 sec  17.22 sec  0.02 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Initialize 3D capacity          3.74%  17.21 sec  17.22 sec  0.01 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | | | +-Move terms for access (1T)        0.13%  17.22 sec  17.22 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Read aux data                         0.37%  17.22 sec  17.22 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Others data preparation               1.11%  17.22 sec  17.23 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Create route kernel                   9.25%  17.23 sec  17.24 sec  0.02 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       +-Global Routing                         18.95%  17.25 sec  17.28 sec  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | +-Initialization                        0.06%  17.25 sec  17.25 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Net group 1                          16.95%  17.25 sec  17.28 sec  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | | +-Generate topology                   2.45%  17.25 sec  17.25 sec  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1a                            0.63%  17.25 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Pattern routing (1T)              0.39%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1b                            0.16%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1c                            0.01%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1d                            0.01%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1e                            0.19%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Route legalization                0.08%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | | +-Legalize Blockage Violations    0.02%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1f                            0.01%  17.26 sec  17.26 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1g                            1.45%  17.26 sec  17.26 sec  0.00 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | | | +-Post Routing                      1.36%  17.26 sec  17.26 sec  0.00 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | | +-Phase 1h                            1.20%  17.27 sec  17.27 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | | +-Post Routing                      1.08%  17.27 sec  17.27 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Layer assignment (1T)               5.90%  17.27 sec  17.28 sec  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       +-Export 3D cong map                      9.01%  17.29 sec  17.30 sec  0.02 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | +-Export 2D cong map                    0.61%  17.30 sec  17.30 sec  0.00 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       +-Extract Global 3D Wires                 0.02%  17.30 sec  17.30 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       +-Track Assignment (1T)                  14.81%  17.30 sec  17.33 sec  0.03 sec  0.02 sec 
[05/14 01:31:18     67s] (I)       | +-Initialization                        0.01%  17.30 sec  17.30 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Track Assignment Kernel              14.52%  17.30 sec  17.33 sec  0.03 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | +-Free Memory                           0.00%  17.33 sec  17.33 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       +-Export                                 18.21%  17.33 sec  17.37 sec  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | +-Export DB wires                       0.67%  17.35 sec  17.35 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Export all nets                     0.44%  17.35 sec  17.35 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | | +-Set wire vias                       0.05%  17.35 sec  17.35 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Report wirelength                     7.06%  17.35 sec  17.37 sec  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       | +-Update net boxes                      2.57%  17.37 sec  17.37 sec  0.01 sec  0.01 sec 
[05/14 01:31:18     67s] (I)       | +-Update timing                         0.00%  17.37 sec  17.37 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)       +-Postprocess design                      0.25%  17.37 sec  17.37 sec  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)      ===================== Summary by functions =====================
[05/14 01:31:18     67s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:31:18     67s] (I)      ----------------------------------------------------------------
[05/14 01:31:18     67s] (I)        0  Early Global Route kernel      100.00%  0.21 sec  0.10 sec 
[05/14 01:31:18     67s] (I)        1  Import and model                35.81%  0.07 sec  0.04 sec 
[05/14 01:31:18     67s] (I)        1  Global Routing                  18.95%  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        1  Export                          18.21%  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        1  Track Assignment (1T)           14.81%  0.03 sec  0.02 sec 
[05/14 01:31:18     67s] (I)        1  Export 3D cong map               9.01%  0.02 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        1  Postprocess design               0.25%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Create route DB                 21.40%  0.04 sec  0.03 sec 
[05/14 01:31:18     67s] (I)        2  Net group 1                     16.95%  0.04 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        2  Track Assignment Kernel         14.52%  0.03 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        2  Create route kernel              9.25%  0.02 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Report wirelength                7.06%  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Create place DB                  3.10%  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Update net boxes                 2.57%  0.01 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        2  Others data preparation          1.11%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Export DB wires                  0.67%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Export 2D cong map               0.61%  0.00 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        2  Read aux data                    0.37%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Initialization                   0.07%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Import route data (1T)          14.46%  0.03 sec  0.02 sec 
[05/14 01:31:18     67s] (I)        3  Layer assignment (1T)            5.90%  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Import place data                3.03%  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Generate topology                2.45%  0.01 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1g                         1.45%  0.00 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1h                         1.20%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1a                         0.63%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Export all nets                  0.44%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1e                         0.19%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1b                         0.16%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Set wire vias                    0.05%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Model blockage capacity          8.79%  0.02 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        4  Post Routing                     2.44%  0.01 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        4  Read nets                        2.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Read blockages ( Layer 2-11 )    1.97%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Read prerouted                   1.23%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Read instances and placement     0.91%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Initialize 3D grid graph         0.43%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Pattern routing (1T)             0.39%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Read unlegalized nets            0.16%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Move terms for access (1T)       0.13%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Route legalization               0.08%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Initialize 3D capacity           3.74%  0.01 sec  0.01 sec 
[05/14 01:31:18     67s] (I)        5  Read PG blockages                1.12%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read instance blockages          0.27%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:31:18     67s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.3)
[05/14 01:31:18     67s]     Routing using eGR only done.
[05/14 01:31:18     67s] Net route status summary:
[05/14 01:31:18     67s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:18     67s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] CCOPT: Done with clock implementation routing.
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s]   Clock implementation routing done.
[05/14 01:31:18     67s]   Fixed 8 wires.
[05/14 01:31:18     67s]   CCOpt: Starting congestion repair using flow wrapper...
[05/14 01:31:18     67s]     Congestion Repair...
[05/14 01:31:18     67s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:07.0/0:03:31.7 (0.3), mem = 1527.1M
[05/14 01:31:18     67s] Info: Disable timing driven in postCTS congRepair.
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] Starting congRepair ...
[05/14 01:31:18     67s] User Input Parameters:
[05/14 01:31:18     67s] - Congestion Driven    : On
[05/14 01:31:18     67s] - Timing Driven        : Off
[05/14 01:31:18     67s] - Area-Violation Based : On
[05/14 01:31:18     67s] - Start Rollback Level : -5
[05/14 01:31:18     67s] - Legalized            : On
[05/14 01:31:18     67s] - Window Based         : Off
[05/14 01:31:18     67s] - eDen incr mode       : Off
[05/14 01:31:18     67s] - Small incr mode      : Off
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1527.1M, EPOCH TIME: 1747200678.250982
[05/14 01:31:18     67s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:1527.1M, EPOCH TIME: 1747200678.254351
[05/14 01:31:18     67s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1527.1M, EPOCH TIME: 1747200678.257662
[05/14 01:31:18     67s] Starting Early Global Route congestion estimation: mem = 1527.1M
[05/14 01:31:18     67s] (I)      ==================== Layers =====================
[05/14 01:31:18     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:18     67s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:18     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:18     67s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:18     67s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:18     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:18     67s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:18     67s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:18     67s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:18     67s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:18     67s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:18     67s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:18     67s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:18     67s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:18     67s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:18     67s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:18     67s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:18     67s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:18     67s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:18     67s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:18     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:18     67s] (I)      Started Import and model ( Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:18     67s] (I)      == Non-default Options ==
[05/14 01:31:18     67s] (I)      Maximum routing layer                              : 11
[05/14 01:31:18     67s] (I)      Number of threads                                  : 1
[05/14 01:31:18     67s] (I)      Use non-blocking free Dbs wires                    : false
[05/14 01:31:18     67s] (I)      Method to set GCell size                           : row
[05/14 01:31:18     67s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:18     67s] (I)      Use row-based GCell size
[05/14 01:31:18     67s] (I)      Use row-based GCell align
[05/14 01:31:18     67s] (I)      layer 0 area = 80000
[05/14 01:31:18     67s] (I)      layer 1 area = 80000
[05/14 01:31:18     67s] (I)      layer 2 area = 80000
[05/14 01:31:18     67s] (I)      layer 3 area = 80000
[05/14 01:31:18     67s] (I)      layer 4 area = 80000
[05/14 01:31:18     67s] (I)      layer 5 area = 80000
[05/14 01:31:18     67s] (I)      layer 6 area = 80000
[05/14 01:31:18     67s] (I)      layer 7 area = 80000
[05/14 01:31:18     67s] (I)      layer 8 area = 80000
[05/14 01:31:18     67s] (I)      layer 9 area = 400000
[05/14 01:31:18     67s] (I)      layer 10 area = 400000
[05/14 01:31:18     67s] (I)      GCell unit size   : 3420
[05/14 01:31:18     67s] (I)      GCell multiplier  : 1
[05/14 01:31:18     67s] (I)      GCell row height  : 3420
[05/14 01:31:18     67s] (I)      Actual row height : 3420
[05/14 01:31:18     67s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:18     67s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:18     67s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:18     67s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:18     67s] (I)      ==================== Default via =====================
[05/14 01:31:18     67s] (I)      +----+------------------+----------------------------+
[05/14 01:31:18     67s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:18     67s] (I)      +----+------------------+----------------------------+
[05/14 01:31:18     67s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:18     67s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:18     67s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:18     67s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:18     67s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:18     67s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:18     67s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:18     67s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:18     67s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:18     67s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:18     67s] (I)      +----+------------------+----------------------------+
[05/14 01:31:18     67s] [NR-eGR] Read 902 PG shapes
[05/14 01:31:18     67s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:18     67s] [NR-eGR] Read 0 other shapes
[05/14 01:31:18     67s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:18     67s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:18     67s] [NR-eGR] #PG Blockages       : 902
[05/14 01:31:18     67s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:18     67s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:18     67s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:18     67s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:18     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:18     67s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2210
[05/14 01:31:18     67s] [NR-eGR] Read 1999 nets ( ignored 8 )
[05/14 01:31:18     67s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:18     67s] (I)      Read Num Blocks=902  Num Prerouted Wires=2210  Num CS=0
[05/14 01:31:18     67s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 1521
[05/14 01:31:18     67s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 599
[05/14 01:31:18     67s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 90
[05/14 01:31:18     67s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:18     67s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:18     67s] (I)      Number of ignored nets                =      8
[05/14 01:31:18     67s] (I)      Number of connected nets              =      0
[05/14 01:31:18     67s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/14 01:31:18     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:18     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:18     67s] (I)      Ndr track 0 does not exist
[05/14 01:31:18     67s] (I)      Ndr track 0 does not exist
[05/14 01:31:18     67s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:18     67s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:18     67s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:18     67s] (I)      Site width          :   400  (dbu)
[05/14 01:31:18     67s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:18     67s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:18     67s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:18     67s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:18     67s] (I)      Grid                :   102   103    11
[05/14 01:31:18     67s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:18     67s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:18     67s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:18     67s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:18     67s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:18     67s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:18     67s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:18     67s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:18     67s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:18     67s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:18     67s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:18     67s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:18     67s] (I)      --------------------------------------------------------
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:18     67s] [NR-eGR] Rule id: 0  Nets: 0
[05/14 01:31:18     67s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:31:18     67s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:31:18     67s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:31:18     67s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:31:18     67s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:31:18     67s] [NR-eGR] Rule id: 1  Nets: 1991
[05/14 01:31:18     67s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:18     67s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:18     67s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:18     67s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:18     67s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:18     67s] [NR-eGR] ========================================
[05/14 01:31:18     67s] [NR-eGR] 
[05/14 01:31:18     67s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:18     67s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:18     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:18     67s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:18     67s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:18     67s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:18     67s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:18     67s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:18     67s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:18     67s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:18     67s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:18     67s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      Reset routing kernel
[05/14 01:31:18     67s] (I)      Started Global Routing ( Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      totalPins=7327  totalGlobalPin=7282 (99.39%)
[05/14 01:31:18     67s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:31:18     67s] [NR-eGR] Layer group 1: route 1991 net(s) in layer range [2, 11]
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1a Route ============
[05/14 01:31:18     67s] (I)      Usage: 17692 = (8905 H, 8787 V) = (2.15% H, 2.22% V) = (1.523e+04um H, 1.503e+04um V)
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1b Route ============
[05/14 01:31:18     67s] (I)      Usage: 17692 = (8905 H, 8787 V) = (2.15% H, 2.22% V) = (1.523e+04um H, 1.503e+04um V)
[05/14 01:31:18     67s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.025332e+04um
[05/14 01:31:18     67s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:31:18     67s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1c Route ============
[05/14 01:31:18     67s] (I)      Usage: 17692 = (8905 H, 8787 V) = (2.15% H, 2.22% V) = (1.523e+04um H, 1.503e+04um V)
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1d Route ============
[05/14 01:31:18     67s] (I)      Usage: 17692 = (8905 H, 8787 V) = (2.15% H, 2.22% V) = (1.523e+04um H, 1.503e+04um V)
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1e Route ============
[05/14 01:31:18     67s] (I)      Usage: 17692 = (8905 H, 8787 V) = (2.15% H, 2.22% V) = (1.523e+04um H, 1.503e+04um V)
[05/14 01:31:18     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.025332e+04um
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] (I)      ============  Phase 1l Route ============
[05/14 01:31:18     67s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:31:18     67s] (I)      Layer  2:      89136     12180         0           0       88954    ( 0.00%) 
[05/14 01:31:18     67s] (I)      Layer  3:      93064     11304         0         873       92754    ( 0.93%) 
[05/14 01:31:18     67s] (I)      Layer  4:      89136      1795         0           0       88954    ( 0.00%) 
[05/14 01:31:18     67s] (I)      Layer  5:      93059       203         0         909       92718    ( 0.97%) 
[05/14 01:31:18     67s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 01:31:18     67s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:18     67s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:31:18     67s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:31:18     67s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:31:18     67s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:31:18     67s] (I)      Total:        801614     25482         0        3963      799392    ( 0.49%) 
[05/14 01:31:18     67s] (I)      
[05/14 01:31:18     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:18     67s] [NR-eGR]                        OverCon            
[05/14 01:31:18     67s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:18     67s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:18     67s] [NR-eGR] ----------------------------------------------
[05/14 01:31:18     67s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR] ----------------------------------------------
[05/14 01:31:18     67s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:18     67s] [NR-eGR] 
[05/14 01:31:18     67s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:31:18     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:18     67s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1527.1M
[05/14 01:31:18     67s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.168, MEM:1527.1M, EPOCH TIME: 1747200678.425390
[05/14 01:31:18     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:1527.1M, EPOCH TIME: 1747200678.425471
[05/14 01:31:18     67s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:18     67s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:31:18     67s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:18     67s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:31:18     67s] [hotspot] +------------+---------------+---------------+
[05/14 01:31:18     67s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:31:18     67s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:31:18     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1527.1M, EPOCH TIME: 1747200678.433166
[05/14 01:31:18     67s] Skipped repairing congestion.
[05/14 01:31:18     67s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1527.1M, EPOCH TIME: 1747200678.433334
[05/14 01:31:18     67s] Starting Early Global Route wiring: mem = 1527.1M
[05/14 01:31:18     67s] (I)      ============= Track Assignment ============
[05/14 01:31:18     67s] (I)      Started Track Assignment (1T) ( Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:18     67s] (I)      Run Multi-thread track assignment
[05/14 01:31:18     67s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] (I)      Started Export ( Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:18     67s] [NR-eGR] ------------------------------------
[05/14 01:31:18     67s] [NR-eGR]  Metal1   (1H)             0   7982 
[05/14 01:31:18     67s] [NR-eGR]  Metal2   (2V)         15912  11965 
[05/14 01:31:18     67s] [NR-eGR]  Metal3   (3H)         16704    623 
[05/14 01:31:18     67s] [NR-eGR]  Metal4   (4V)          1727     63 
[05/14 01:31:18     67s] [NR-eGR]  Metal5   (5H)           359      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:18     67s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:18     67s] [NR-eGR] ------------------------------------
[05/14 01:31:18     67s] [NR-eGR]           Total        34702  20633 
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total half perimeter of net bounding box: 25633um
[05/14 01:31:18     67s] [NR-eGR] Total length: 34702um, number of vias: 20633
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 01:31:18     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:18     67s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1527.05 MB )
[05/14 01:31:18     67s] Early Global Route wiring runtime: 0.07 seconds, mem = 1525.1M
[05/14 01:31:18     67s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.073, MEM:1525.1M, EPOCH TIME: 1747200678.506610
[05/14 01:31:18     67s] Tdgp not successfully inited but do clear! skip clearing
[05/14 01:31:18     67s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:31:18     67s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.1/0:00:00.3 (0.6), totSession cpu/real = 0:01:07.2/0:03:32.0 (0.3), mem = 1525.1M
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] =============================================================================================
[05/14 01:31:18     67s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/14 01:31:18     67s] =============================================================================================
[05/14 01:31:18     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:31:18     67s] ---------------------------------------------------------------------------------------------
[05/14 01:31:18     67s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.6
[05/14 01:31:18     67s] ---------------------------------------------------------------------------------------------
[05/14 01:31:18     67s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.6
[05/14 01:31:18     67s] ---------------------------------------------------------------------------------------------
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:18     67s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/14 01:31:18     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1525.1M, EPOCH TIME: 1747200678.533002
[05/14 01:31:18     67s] z: 2, totalTracks: 1
[05/14 01:31:18     67s] z: 4, totalTracks: 1
[05/14 01:31:18     67s] z: 6, totalTracks: 1
[05/14 01:31:18     67s] z: 8, totalTracks: 1
[05/14 01:31:18     67s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:31:18     67s] All LLGs are deleted
[05/14 01:31:18     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.1M, EPOCH TIME: 1747200678.561502
[05/14 01:31:18     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.011, MEM:1525.1M, EPOCH TIME: 1747200678.572990
[05/14 01:31:18     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.1M, EPOCH TIME: 1747200678.573647
[05/14 01:31:18     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1525.1M, EPOCH TIME: 1747200678.575063
[05/14 01:31:18     67s] Core basic site is CoreSite
[05/14 01:31:18     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1525.1M, EPOCH TIME: 1747200678.611235
[05/14 01:31:18     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1525.1M, EPOCH TIME: 1747200678.621685
[05/14 01:31:18     67s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:31:18     67s] SiteArray: use 405,504 bytes
[05/14 01:31:18     67s] SiteArray: current memory after site array memory allocation 1525.1M
[05/14 01:31:18     67s] SiteArray: FP blocked sites are writable
[05/14 01:31:18     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:31:18     67s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1525.1M, EPOCH TIME: 1747200678.630499
[05/14 01:31:18     67s] Process 45132 wires and vias for routing blockage and capacity analysis
[05/14 01:31:18     67s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.039, MEM:1525.1M, EPOCH TIME: 1747200678.669193
[05/14 01:31:18     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.096, MEM:1525.1M, EPOCH TIME: 1747200678.671260
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:18     67s] OPERPROF:     Starting CMU at level 3, MEM:1525.1M, EPOCH TIME: 1747200678.674090
[05/14 01:31:18     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1525.1M, EPOCH TIME: 1747200678.677741
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:18     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.106, MEM:1525.1M, EPOCH TIME: 1747200678.679622
[05/14 01:31:18     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1525.1M, EPOCH TIME: 1747200678.679743
[05/14 01:31:18     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1525.1M, EPOCH TIME: 1747200678.679827
[05/14 01:31:18     67s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1525.1MB).
[05/14 01:31:18     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.148, MEM:1525.1M, EPOCH TIME: 1747200678.680551
[05/14 01:31:18     67s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.8)
[05/14 01:31:18     67s]   Leaving CCOpt scope - extractRC...
[05/14 01:31:18     67s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 01:31:18     67s] Extraction called for design 'mcs4' of instances=1988 and nets=2047 using extraction engine 'preRoute' .
[05/14 01:31:18     67s] PreRoute RC Extraction called for design mcs4.
[05/14 01:31:18     67s] RC Extraction called in multi-corner(2) mode.
[05/14 01:31:18     67s] RCMode: PreRoute
[05/14 01:31:18     67s]       RC Corner Indexes            0       1   
[05/14 01:31:18     67s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:31:18     67s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:18     67s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:18     67s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:18     67s] Shrink Factor                : 1.00000
[05/14 01:31:18     67s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:31:18     67s] Using Quantus QRC technology file ...
[05/14 01:31:18     67s] 
[05/14 01:31:18     67s] Trim Metal Layers:
[05/14 01:31:18     67s] LayerId::1 widthSet size::1
[05/14 01:31:18     67s] LayerId::2 widthSet size::1
[05/14 01:31:18     67s] LayerId::3 widthSet size::1
[05/14 01:31:18     67s] LayerId::4 widthSet size::1
[05/14 01:31:18     67s] LayerId::5 widthSet size::1
[05/14 01:31:18     67s] LayerId::6 widthSet size::1
[05/14 01:31:18     67s] LayerId::7 widthSet size::1
[05/14 01:31:18     67s] LayerId::8 widthSet size::1
[05/14 01:31:18     67s] LayerId::9 widthSet size::1
[05/14 01:31:18     67s] LayerId::10 widthSet size::1
[05/14 01:31:18     67s] LayerId::11 widthSet size::1
[05/14 01:31:18     67s] Updating RC grid for preRoute extraction ...
[05/14 01:31:18     67s] eee: pegSigSF::1.070000
[05/14 01:31:18     67s] Initializing multi-corner resistance tables ...
[05/14 01:31:18     67s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:31:18     67s] eee: l::2 avDens::0.157785 usedTrk::957.835474 availTrk::6070.500000 sigTrk::957.835474
[05/14 01:31:18     67s] eee: l::3 avDens::0.156044 usedTrk::983.077341 availTrk::6300.000000 sigTrk::983.077341
[05/14 01:31:18     67s] eee: l::4 avDens::0.020805 usedTrk::104.948860 availTrk::5044.500000 sigTrk::104.948860
[05/14 01:31:18     67s] eee: l::5 avDens::0.010144 usedTrk::20.998246 availTrk::2070.000000 sigTrk::20.998246
[05/14 01:31:18     67s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 01:31:18     67s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:18     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:18     67s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:18     67s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:18     67s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:18     67s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:31:18     67s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.044815 ; aWlH: 0.000000 ; Pmax: 0.805600 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:31:18     67s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1525.051M)
[05/14 01:31:18     67s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 01:31:18     67s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:18     67s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:31:18     67s] End AAE Lib Interpolated Model. (MEM=1525.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:18     67s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:18     67s]   Clock DAG stats after clustering cong repair call:
[05/14 01:31:18     67s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:18     67s]     misc counts      : r=1, pp=0
[05/14 01:31:18     67s]     cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:18     67s]     cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:18     67s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:18     67s]     wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:18     67s]     wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:18     67s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:18     67s]   Clock DAG net violations after clustering cong repair call: none
[05/14 01:31:18     67s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/14 01:31:18     67s]     Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]     Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/14 01:31:18     67s]      Bufs: CLKBUFX20: 7 
[05/14 01:31:18     67s]   Clock DAG hash after clustering cong repair call: 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]   Clock DAG hash after clustering cong repair call: 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]   Primary reporting skew groups after clustering cong repair call:
[05/14 01:31:18     67s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]         min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:18     67s]         max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:18     67s]   Skew group summary after clustering cong repair call:
[05/14 01:31:18     67s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]     skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:01.0)
[05/14 01:31:18     67s]   Stage::Clustering done. (took cpu=0:00:01.3 real=0:00:02.0)
[05/14 01:31:18     67s]   Stage::DRV Fixing...
[05/14 01:31:18     67s]   Fixing clock tree slew time and max cap violations...
[05/14 01:31:18     67s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:18     67s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/14 01:31:18     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:18     67s]       misc counts      : r=1, pp=0
[05/14 01:31:18     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:18     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:18     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:18     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:18     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:18     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:18     67s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/14 01:31:18     67s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/14 01:31:18     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/14 01:31:18     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:18     67s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:18     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:18     67s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:18     67s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:18     67s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/14 01:31:18     67s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:18     67s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 01:31:18     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:18     67s]       misc counts      : r=1, pp=0
[05/14 01:31:18     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:18     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:18     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:18     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:18     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:18     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:18     67s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/14 01:31:18     67s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 01:31:18     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/14 01:31:18     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:18     67s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:18     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:18     67s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359, avg=1.357, sd=0.001], skew [0.005 vs 0.105], 100% {1.354, 1.359} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:18     67s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:18     67s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:18     67s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:18     67s]   Stage::Insertion Delay Reduction...
[05/14 01:31:18     67s]   Removing unnecessary root buffering...
[05/14 01:31:18     67s]     Clock DAG hash before 'Removing unnecessary root buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/14 01:31:18     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:18     67s]       misc counts      : r=1, pp=0
[05/14 01:31:18     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:18     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:18     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:18     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:18     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:18     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:18     67s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/14 01:31:18     67s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/14 01:31:18     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/14 01:31:18     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:18     67s]     Clock DAG hash after 'Removing unnecessary root buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG hash after 'Removing unnecessary root buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:18     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:18     67s]     Skew group summary after 'Removing unnecessary root buffering':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:18     67s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:18     67s]   Removing unconstrained drivers...
[05/14 01:31:18     67s]     Clock DAG hash before 'Removing unconstrained drivers': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/14 01:31:18     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:18     67s]       misc counts      : r=1, pp=0
[05/14 01:31:18     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:18     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:18     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:18     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:18     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:18     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:18     67s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/14 01:31:18     67s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/14 01:31:18     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:18     67s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/14 01:31:18     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:18     67s]     Clock DAG hash after 'Removing unconstrained drivers': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Clock DAG hash after 'Removing unconstrained drivers': 14752209979073923533 1304152486464936325
[05/14 01:31:18     67s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:18     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:18     67s]     Skew group summary after 'Removing unconstrained drivers':
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:18     67s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:18     67s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:18     67s]   Reducing insertion delay 1...
[05/14 01:31:18     67s]     Clock DAG hash before 'Reducing insertion delay 1': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/14 01:31:19     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:19     67s]       misc counts      : r=1, pp=0
[05/14 01:31:19     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:19     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:19     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:19     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:19     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:19     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:19     67s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/14 01:31:19     67s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/14 01:31:19     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     67s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/14 01:31:19     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:19     67s]     Clock DAG hash after 'Reducing insertion delay 1': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Clock DAG hash after 'Reducing insertion delay 1': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:19     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:19     67s]     Skew group summary after 'Reducing insertion delay 1':
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:19     67s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/14 01:31:19     67s]   Removing longest path buffering...
[05/14 01:31:19     67s]     Clock DAG hash before 'Removing longest path buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Clock DAG stats after 'Removing longest path buffering':
[05/14 01:31:19     67s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:19     67s]       misc counts      : r=1, pp=0
[05/14 01:31:19     67s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:19     67s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:19     67s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:19     67s]       wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.188pF, total=0.201pF
[05/14 01:31:19     67s]       wire lengths     : top=0.000um, trunk=198.035um, leaf=2632.805um, total=2830.840um
[05/14 01:31:19     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.420um, total=760.420um
[05/14 01:31:19     67s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/14 01:31:19     67s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/14 01:31:19     67s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     67s]       Leaf  : target=0.100ns count=7 avg=0.086ns sd=0.002ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     67s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/14 01:31:19     67s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:19     67s]     Clock DAG hash after 'Removing longest path buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Clock DAG hash after 'Removing longest path buffering': 14752209979073923533 1304152486464936325
[05/14 01:31:19     67s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:19     67s]           max path sink: i4004_id_board_n0433_reg/CK
[05/14 01:31:19     67s]     Skew group summary after 'Removing longest path buffering':
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.359], skew [0.005 vs 0.105]
[05/14 01:31:19     67s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:19     67s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:19     67s]   Reducing insertion delay 2...
[05/14 01:31:19     67s]     Clock DAG hash before 'Reducing insertion delay 2': 14752209979073923533 1304152486464936325
[05/14 01:31:19     68s]     Path optimization required 136 stage delay updates 
[05/14 01:31:19     68s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/14 01:31:19     68s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:19     68s]       misc counts      : r=1, pp=0
[05/14 01:31:19     68s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:19     68s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:19     68s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:19     68s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.202pF
[05/14 01:31:19     68s]       wire lengths     : top=0.000um, trunk=218.945um, leaf=2619.506um, total=2838.452um
[05/14 01:31:19     68s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:19     68s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/14 01:31:19     68s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/14 01:31:19     68s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     68s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     68s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/14 01:31:19     68s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:19     68s]     Clock DAG hash after 'Reducing insertion delay 2': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Clock DAG hash after 'Reducing insertion delay 2': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.358, avg=1.356, sd=0.001], skew [0.004 vs 0.105], 100% {1.354, 1.358} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:19     68s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:19     68s]           max path sink: i4004_ip_board_dram_temp_reg[10]/CK
[05/14 01:31:19     68s]     Skew group summary after 'Reducing insertion delay 2':
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.358, avg=1.356, sd=0.001], skew [0.004 vs 0.105], 100% {1.354, 1.358} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.358, avg=1.356, sd=0.001], skew [0.004 vs 0.105], 100% {1.354, 1.358} (wid=1.256 ws=0.005) (gid=0.104 gs=0.003)
[05/14 01:31:19     68s]     Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:19     68s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/14 01:31:19     68s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.9)
[05/14 01:31:19     68s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.1 real=0:00:02.9)
[05/14 01:31:19     68s]   CCOpt::Phase::Implementation...
[05/14 01:31:19     68s]   Stage::Reducing Power...
[05/14 01:31:19     68s]   Improving clock tree routing...
[05/14 01:31:19     68s]     Clock DAG hash before 'Improving clock tree routing': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Iteration 1...
[05/14 01:31:19     68s]     Iteration 1 done.
[05/14 01:31:19     68s]     Clock DAG stats after 'Improving clock tree routing':
[05/14 01:31:19     68s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:19     68s]       misc counts      : r=1, pp=0
[05/14 01:31:19     68s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 01:31:19     68s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 01:31:19     68s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:19     68s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.202pF
[05/14 01:31:19     68s]       wire lengths     : top=0.000um, trunk=218.945um, leaf=2619.506um, total=2838.452um
[05/14 01:31:19     68s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:19     68s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/14 01:31:19     68s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/14 01:31:19     68s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     68s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:19     68s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/14 01:31:19     68s]        Bufs: CLKBUFX20: 7 
[05/14 01:31:19     68s]     Clock DAG hash after 'Improving clock tree routing': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Clock DAG hash after 'Improving clock tree routing': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.358], skew [0.004 vs 0.105]
[05/14 01:31:19     68s]           min path sink: ram_0_ram3_ram_array_reg[0][2]/CK
[05/14 01:31:19     68s]           max path sink: i4004_ip_board_dram_temp_reg[10]/CK
[05/14 01:31:19     68s]     Skew group summary after 'Improving clock tree routing':
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.354, max=1.358], skew [0.004 vs 0.105]
[05/14 01:31:19     68s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.354, max=1.358], skew [0.004 vs 0.105]
[05/14 01:31:19     68s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:19     68s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:19     68s]   Reducing clock tree power 1...
[05/14 01:31:19     68s]     Clock DAG hash before 'Reducing clock tree power 1': 7022885044725438029 10736516926204631469
[05/14 01:31:19     68s]     Resizing gates: 
[05/14 01:31:19     68s]     Legalizer releasing space for clock trees
[05/14 01:31:19     68s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 01:31:20     68s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:20     68s]     100% 
[05/14 01:31:20     68s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[05/14 01:31:20     68s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:20     68s]       misc counts      : r=1, pp=0
[05/14 01:31:20     68s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 01:31:20     68s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 01:31:20     68s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:20     68s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.201pF
[05/14 01:31:20     68s]       wire lengths     : top=0.000um, trunk=220.145um, leaf=2610.001um, total=2830.146um
[05/14 01:31:20     68s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:20     68s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[05/14 01:31:20     68s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[05/14 01:31:20     68s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:20     68s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:20     68s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[05/14 01:31:20     68s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 01:31:20     68s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]           min path sink: ram_0_ram2_ram_array_reg[0][1]/CK
[05/14 01:31:20     68s]           max path sink: i4004_ip_board_dram_array_reg[3][2]/CK
[05/14 01:31:20     68s]     Skew group summary after reducing clock tree power 1 iteration 1:
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]     Resizing gates: 
[05/14 01:31:20     68s]     Legalizer releasing space for clock trees
[05/14 01:31:20     68s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 01:31:20     68s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:20     68s]     100% 
[05/14 01:31:20     68s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/14 01:31:20     68s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:20     68s]       misc counts      : r=1, pp=0
[05/14 01:31:20     68s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 01:31:20     68s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 01:31:20     68s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:20     68s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.201pF
[05/14 01:31:20     68s]       wire lengths     : top=0.000um, trunk=220.145um, leaf=2610.001um, total=2830.146um
[05/14 01:31:20     68s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:20     68s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/14 01:31:20     68s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/14 01:31:20     68s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:20     68s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:20     68s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/14 01:31:20     68s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 01:31:20     68s]     Clock DAG hash after 'Reducing clock tree power 1': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Clock DAG hash after 'Reducing clock tree power 1': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]           min path sink: ram_0_ram2_ram_array_reg[0][1]/CK
[05/14 01:31:20     68s]           max path sink: i4004_ip_board_dram_array_reg[3][2]/CK
[05/14 01:31:20     68s]     Skew group summary after 'Reducing clock tree power 1':
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.356, max=1.362], skew [0.006 vs 0.105]
[05/14 01:31:20     68s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:20     68s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.5)
[05/14 01:31:20     68s]   Reducing clock tree power 2...
[05/14 01:31:20     68s]     Clock DAG hash before 'Reducing clock tree power 2': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Path optimization required 0 stage delay updates 
[05/14 01:31:20     68s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/14 01:31:20     68s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:20     68s]       misc counts      : r=1, pp=0
[05/14 01:31:20     68s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 01:31:20     68s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 01:31:20     68s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:20     68s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.201pF
[05/14 01:31:20     68s]       wire lengths     : top=0.000um, trunk=220.145um, leaf=2610.001um, total=2830.146um
[05/14 01:31:20     68s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:20     68s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/14 01:31:20     68s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/14 01:31:20     68s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:20     68s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:20     68s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/14 01:31:20     68s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 01:31:20     68s]     Clock DAG hash after 'Reducing clock tree power 2': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Clock DAG hash after 'Reducing clock tree power 2': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362, avg=1.360, sd=0.002], skew [0.006 vs 0.105], 100% {1.356, 1.362} (wid=1.256 ws=0.005) (gid=0.108 gs=0.004)
[05/14 01:31:20     68s]           min path sink: ram_0_ram2_ram_array_reg[0][1]/CK
[05/14 01:31:20     68s]           max path sink: i4004_ip_board_dram_array_reg[3][2]/CK
[05/14 01:31:20     68s]     Skew group summary after 'Reducing clock tree power 2':
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=1.356, max=1.362, avg=1.360, sd=0.002], skew [0.006 vs 0.105], 100% {1.356, 1.362} (wid=1.256 ws=0.005) (gid=0.108 gs=0.004)
[05/14 01:31:20     68s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=1.356, max=1.362, avg=1.360, sd=0.002], skew [0.006 vs 0.105], 100% {1.356, 1.362} (wid=1.256 ws=0.005) (gid=0.108 gs=0.004)
[05/14 01:31:20     68s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:20     68s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:20     68s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/14 01:31:20     68s]   Stage::Balancing...
[05/14 01:31:20     68s]   Approximately balancing fragments step...
[05/14 01:31:20     68s]     Clock DAG hash before 'Approximately balancing fragments step': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]     Resolve constraints - Approximately balancing fragments...
[05/14 01:31:20     68s]     Resolving skew group constraints...
[05/14 01:31:20     68s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 01:31:20     68s]     Resolving skew group constraints done.
[05/14 01:31:20     68s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 01:31:20     68s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/14 01:31:20     68s]     Trial balancer estimated the amount of delay to be added in balancing: 1.091ns
[05/14 01:31:20     68s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:20     68s]     Approximately balancing fragments...
[05/14 01:31:20     68s]       Moving gates to improve sub-tree skew...
[05/14 01:31:20     68s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         Tried: 9 Succeeded: 0
[05/14 01:31:20     68s]         Topology Tried: 0 Succeeded: 0
[05/14 01:31:20     68s]         0 Succeeded with SS ratio
[05/14 01:31:20     68s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/14 01:31:20     68s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/14 01:31:20     68s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/14 01:31:20     68s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:20     68s]           misc counts      : r=1, pp=0
[05/14 01:31:20     68s]           cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 01:31:20     68s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 01:31:20     68s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:20     68s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.201pF
[05/14 01:31:20     68s]           wire lengths     : top=0.000um, trunk=220.145um, leaf=2610.001um, total=2830.146um
[05/14 01:31:20     68s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:20     68s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/14 01:31:20     68s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/14 01:31:20     68s]           Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:20     68s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:20     68s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/14 01:31:20     68s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 01:31:20     68s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:20     68s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:20     68s]       Approximately balancing fragments bottom up...
[05/14 01:31:20     68s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:20     68s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/14 01:31:20     68s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 01:31:20     68s]           misc counts      : r=1, pp=0
[05/14 01:31:20     68s]           cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 01:31:20     68s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 01:31:20     68s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:20     68s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.187pF, total=0.201pF
[05/14 01:31:20     68s]           wire lengths     : top=0.000um, trunk=220.145um, leaf=2610.001um, total=2830.146um
[05/14 01:31:20     68s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=760.325um, total=760.325um
[05/14 01:31:20     68s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/14 01:31:20     68s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/14 01:31:20     68s]           Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 01:31:20     68s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:20     68s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/14 01:31:20     68s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 01:31:20     68s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17641545337562144788 5745212996819623676
[05/14 01:31:20     68s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:20     68s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 01:31:20     68s]       Approximately balancing fragments, wire and cell delays...
[05/14 01:31:20     68s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/14 01:31:35     83s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/14 01:31:35     83s]           cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[05/14 01:31:35     83s]           misc counts      : r=1, pp=0
[05/14 01:31:35     83s]           cell areas       : b=145.008um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=145.008um^2
[05/14 01:31:35     83s]           cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
[05/14 01:31:35     83s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:35     83s]           wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.191pF, total=0.472pF
[05/14 01:31:35     83s]           wire lengths     : top=0.000um, trunk=4722.085um, leaf=2691.437um, total=7413.521um
[05/14 01:31:35     83s]           hp wire lengths  : top=0.000um, trunk=4455.350um, leaf=816.310um, total=5271.660um
[05/14 01:31:35     83s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/14 01:31:35     83s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/14 01:31:35     83s]           Trunk : target=0.100ns count=57 avg=0.079ns sd=0.018ns min=0.004ns max=0.100ns {4 <= 0.060ns, 24 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 10 <= 0.100ns}
[05/14 01:31:35     83s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:35     83s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/14 01:31:35     83s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX2: 56 
[05/14 01:31:35     83s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 9101857951382909225 16084402179106605456
[05/14 01:31:35     83s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/14 01:31:35     83s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/14 01:31:35     83s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/14 01:31:35     83s]           cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[05/14 01:31:35     83s]           misc counts      : r=1, pp=0
[05/14 01:31:35     83s]           cell areas       : b=145.008um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=145.008um^2
[05/14 01:31:35     83s]           cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
[05/14 01:31:35     83s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:35     83s]           wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.191pF, total=0.472pF
[05/14 01:31:35     83s]           wire lengths     : top=0.000um, trunk=4722.085um, leaf=2691.437um, total=7413.521um
[05/14 01:31:35     83s]           hp wire lengths  : top=0.000um, trunk=4455.350um, leaf=816.310um, total=5271.660um
[05/14 01:31:35     83s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/14 01:31:35     83s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/14 01:31:35     83s]           Trunk : target=0.100ns count=57 avg=0.079ns sd=0.018ns min=0.004ns max=0.100ns {4 <= 0.060ns, 24 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 10 <= 0.100ns}
[05/14 01:31:35     83s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:35     83s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/14 01:31:35     83s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX2: 56 
[05/14 01:31:35     83s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 9101857951382909225 16084402179106605456
[05/14 01:31:35     83s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/14 01:31:35     83s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:14.2 real=0:00:15.0)
[05/14 01:31:35     83s]     Approximately balancing fragments done.
[05/14 01:31:35     83s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/14 01:31:35     83s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[05/14 01:31:35     83s]       misc counts      : r=1, pp=0
[05/14 01:31:35     83s]       cell areas       : b=145.008um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=145.008um^2
[05/14 01:31:35     83s]       cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
[05/14 01:31:35     83s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:35     83s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.191pF, total=0.472pF
[05/14 01:31:35     83s]       wire lengths     : top=0.000um, trunk=4722.085um, leaf=2691.437um, total=7413.521um
[05/14 01:31:35     83s]       hp wire lengths  : top=0.000um, trunk=4455.350um, leaf=816.310um, total=5271.660um
[05/14 01:31:35     83s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/14 01:31:35     83s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/14 01:31:35     83s]       Trunk : target=0.100ns count=57 avg=0.079ns sd=0.018ns min=0.004ns max=0.100ns {4 <= 0.060ns, 24 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 10 <= 0.100ns}
[05/14 01:31:35     83s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:35     83s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/14 01:31:35     83s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX2: 56 
[05/14 01:31:35     83s]     Clock DAG hash after 'Approximately balancing fragments step': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Clock DAG hash after 'Approximately balancing fragments step': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Legalizer API calls during this step: 3469 succeeded with high effort: 3469 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:36     83s]   Approximately balancing fragments step done. (took cpu=0:00:14.5 real=0:00:15.5)
[05/14 01:31:36     83s]   Clock DAG stats after Approximately balancing fragments:
[05/14 01:31:36     83s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[05/14 01:31:36     83s]     misc counts      : r=1, pp=0
[05/14 01:31:36     83s]     cell areas       : b=145.008um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=145.008um^2
[05/14 01:31:36     83s]     cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
[05/14 01:31:36     83s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]     wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.191pF, total=0.472pF
[05/14 01:31:36     83s]     wire lengths     : top=0.000um, trunk=4722.085um, leaf=2691.437um, total=7413.521um
[05/14 01:31:36     83s]     hp wire lengths  : top=0.000um, trunk=4455.350um, leaf=816.310um, total=5271.660um
[05/14 01:31:36     83s]   Clock DAG net violations after Approximately balancing fragments: none
[05/14 01:31:36     83s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/14 01:31:36     83s]     Trunk : target=0.100ns count=57 avg=0.079ns sd=0.018ns min=0.004ns max=0.100ns {4 <= 0.060ns, 24 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 10 <= 0.100ns}
[05/14 01:31:36     83s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/14 01:31:36     83s]      Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX2: 56 
[05/14 01:31:36     83s]   Clock DAG hash after Approximately balancing fragments: 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]   Clock DAG hash after Approximately balancing fragments: 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]   Primary reporting skew groups after Approximately balancing fragments:
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]         min path sink: ram_0_ram3_ram_array_reg[1][1]/CK
[05/14 01:31:36     83s]         max path sink: rom_1_srcff_reg/CK
[05/14 01:31:36     83s]   Skew group summary after Approximately balancing fragments:
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]   Improving fragments clock skew...
[05/14 01:31:36     83s]     Clock DAG hash before 'Improving fragments clock skew': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Clock DAG stats after 'Improving fragments clock skew':
[05/14 01:31:36     83s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[05/14 01:31:36     83s]       misc counts      : r=1, pp=0
[05/14 01:31:36     83s]       cell areas       : b=145.008um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=145.008um^2
[05/14 01:31:36     83s]       cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
[05/14 01:31:36     83s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.191pF, total=0.472pF
[05/14 01:31:36     83s]       wire lengths     : top=0.000um, trunk=4722.085um, leaf=2691.437um, total=7413.521um
[05/14 01:31:36     83s]       hp wire lengths  : top=0.000um, trunk=4455.350um, leaf=816.310um, total=5271.660um
[05/14 01:31:36     83s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/14 01:31:36     83s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/14 01:31:36     83s]       Trunk : target=0.100ns count=57 avg=0.079ns sd=0.018ns min=0.004ns max=0.100ns {4 <= 0.060ns, 24 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 10 <= 0.100ns}
[05/14 01:31:36     83s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/14 01:31:36     83s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX2: 56 
[05/14 01:31:36     83s]     Clock DAG hash after 'Improving fragments clock skew': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Clock DAG hash after 'Improving fragments clock skew': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]           min path sink: ram_0_ram3_ram_array_reg[1][1]/CK
[05/14 01:31:36     83s]           max path sink: rom_1_srcff_reg/CK
[05/14 01:31:36     83s]     Skew group summary after 'Improving fragments clock skew':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.399, max=2.438], skew [0.039 vs 0.105]
[05/14 01:31:36     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:36     83s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:36     83s]   Approximately balancing step...
[05/14 01:31:36     83s]     Clock DAG hash before 'Approximately balancing step': 9101857951382909225 16084402179106605456
[05/14 01:31:36     83s]     Resolve constraints - Approximately balancing...
[05/14 01:31:36     83s]     Resolving skew group constraints...
[05/14 01:31:36     83s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 01:31:36     83s]     Resolving skew group constraints done.
[05/14 01:31:36     83s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:36     83s]     Approximately balancing...
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays...
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays, iteration 1...
[05/14 01:31:36     83s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/14 01:31:36     83s]           cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]           misc counts      : r=1, pp=0
[05/14 01:31:36     83s]           cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]           cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]           wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]           wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]           hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/14 01:31:36     83s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/14 01:31:36     83s]           Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/14 01:31:36     83s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays, iteration 2...
[05/14 01:31:36     83s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
[05/14 01:31:36     83s]           cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]           misc counts      : r=1, pp=0
[05/14 01:31:36     83s]           cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]           cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]           wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]           wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]           hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
[05/14 01:31:36     83s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
[05/14 01:31:36     83s]           Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
[05/14 01:31:36     83s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 2: 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays, iteration 2 done.
[05/14 01:31:36     83s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:36     83s]     Approximately balancing done.
[05/14 01:31:36     83s]     Clock DAG stats after 'Approximately balancing step':
[05/14 01:31:36     83s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]       misc counts      : r=1, pp=0
[05/14 01:31:36     83s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]       wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]       hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]     Clock DAG net violations after 'Approximately balancing step': none
[05/14 01:31:36     83s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/14 01:31:36     83s]       Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/14 01:31:36     83s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]     Clock DAG hash after 'Approximately balancing step': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Clock DAG hash after 'Approximately balancing step': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Primary reporting skew groups after 'Approximately balancing step':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]           min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:36     83s]           max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:36     83s]     Skew group summary after 'Approximately balancing step':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:36     83s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 01:31:36     83s]   Fixing clock tree overload...
[05/14 01:31:36     83s]     Clock DAG hash before 'Fixing clock tree overload': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:36     83s]     Clock DAG stats after 'Fixing clock tree overload':
[05/14 01:31:36     83s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]       misc counts      : r=1, pp=0
[05/14 01:31:36     83s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]       wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]       hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/14 01:31:36     83s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/14 01:31:36     83s]       Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/14 01:31:36     83s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]     Clock DAG hash after 'Fixing clock tree overload': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Clock DAG hash after 'Fixing clock tree overload': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]           min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:36     83s]           max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:36     83s]     Skew group summary after 'Fixing clock tree overload':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.436, max=2.482], skew [0.046 vs 0.105]
[05/14 01:31:36     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:36     83s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:36     83s]   Approximately balancing paths...
[05/14 01:31:36     83s]     Clock DAG hash before 'Approximately balancing paths': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Added 0 buffers.
[05/14 01:31:36     83s]     Clock DAG stats after 'Approximately balancing paths':
[05/14 01:31:36     83s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]       misc counts      : r=1, pp=0
[05/14 01:31:36     83s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]       wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]       hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/14 01:31:36     83s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/14 01:31:36     83s]       Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/14 01:31:36     83s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]     Clock DAG hash after 'Approximately balancing paths': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Clock DAG hash after 'Approximately balancing paths': 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482, avg=2.469, sd=0.015], skew [0.046 vs 0.105], 100% {2.436, 2.482} (wid=1.260 ws=0.005) (gid=1.225 gs=0.045)
[05/14 01:31:36     83s]           min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:36     83s]           max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:36     83s]     Skew group summary after 'Approximately balancing paths':
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.436, max=2.482, avg=2.469, sd=0.015], skew [0.046 vs 0.105], 100% {2.436, 2.482} (wid=1.260 ws=0.005) (gid=1.225 gs=0.045)
[05/14 01:31:36     83s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.436, max=2.482, avg=2.469, sd=0.015], skew [0.046 vs 0.105], 100% {2.436, 2.482} (wid=1.260 ws=0.005) (gid=1.225 gs=0.045)
[05/14 01:31:36     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:36     83s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:36     83s]   Stage::Balancing done. (took cpu=0:00:15.0 real=0:00:16.2)
[05/14 01:31:36     83s]   Stage::Polishing...
[05/14 01:31:36     83s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:31:36     83s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:36     83s]   Clock DAG stats before polishing:
[05/14 01:31:36     83s]     cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:36     83s]     misc counts      : r=1, pp=0
[05/14 01:31:36     83s]     cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:36     83s]     cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:36     83s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:36     83s]     wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:36     83s]     wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:36     83s]     hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:36     83s]   Clock DAG net violations before polishing: none
[05/14 01:31:36     83s]   Clock DAG primary half-corner transition distribution before polishing:
[05/14 01:31:36     83s]     Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:36     83s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:36     83s]   Clock DAG library cell distribution before polishing {count}:
[05/14 01:31:36     83s]      Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:36     83s]   Clock DAG hash before polishing: 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]   Clock DAG hash before polishing: 10821719449144859963 5483546244861714866
[05/14 01:31:36     83s]   Primary reporting skew groups before polishing:
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:36     83s]         min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:36     83s]         max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:36     83s]   Skew group summary before polishing:
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:36     83s]     skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:36     83s]   Merging balancing drivers for power...
[05/14 01:31:36     83s]     Clock DAG hash before 'Merging balancing drivers for power': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Tried: 70 Succeeded: 0
[05/14 01:31:37     84s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/14 01:31:37     84s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:37     84s]       misc counts      : r=1, pp=0
[05/14 01:31:37     84s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:37     84s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:37     84s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:37     84s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:37     84s]       wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:37     84s]       hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:37     84s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/14 01:31:37     84s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/14 01:31:37     84s]       Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:37     84s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:37     84s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/14 01:31:37     84s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:37     84s]     Clock DAG hash after 'Merging balancing drivers for power': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Clock DAG hash after 'Merging balancing drivers for power': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:37     84s]           min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:37     84s]           max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:37     84s]     Skew group summary after 'Merging balancing drivers for power':
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.432, max=2.483], skew [0.052 vs 0.105]
[05/14 01:31:37     84s]     Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:37     84s]   Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.8)
[05/14 01:31:37     84s]   Improving clock skew...
[05/14 01:31:37     84s]     Clock DAG hash before 'Improving clock skew': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Clock DAG stats after 'Improving clock skew':
[05/14 01:31:37     84s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:37     84s]       misc counts      : r=1, pp=0
[05/14 01:31:37     84s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:37     84s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:37     84s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:37     84s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.191pF, total=0.477pF
[05/14 01:31:37     84s]       wire lengths     : top=0.000um, trunk=4805.860um, leaf=2691.437um, total=7497.296um
[05/14 01:31:37     84s]       hp wire lengths  : top=0.000um, trunk=4530.730um, leaf=816.310um, total=5347.040um
[05/14 01:31:37     84s]     Clock DAG net violations after 'Improving clock skew': none
[05/14 01:31:37     84s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/14 01:31:37     84s]       Trunk : target=0.100ns count=62 avg=0.075ns sd=0.022ns min=0.004ns max=0.100ns {10 <= 0.060ns, 22 <= 0.080ns, 10 <= 0.090ns, 9 <= 0.095ns, 11 <= 0.100ns}
[05/14 01:31:37     84s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.003ns min=0.092ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 6 <= 0.100ns}
[05/14 01:31:37     84s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/14 01:31:37     84s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:37     84s]     Clock DAG hash after 'Improving clock skew': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Clock DAG hash after 'Improving clock skew': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Primary reporting skew groups after 'Improving clock skew':
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483, avg=2.469, sd=0.016], skew [0.052 vs 0.105], 100% {2.432, 2.483} (wid=1.260 ws=0.004) (gid=1.226 gs=0.051)
[05/14 01:31:37     84s]           min path sink: ram_0_ram2_ram_array_reg[4][3]/CK
[05/14 01:31:37     84s]           max path sink: ram_0_ram3_ram_array_reg[11][1]/CK
[05/14 01:31:37     84s]     Skew group summary after 'Improving clock skew':
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.432, max=2.483, avg=2.469, sd=0.016], skew [0.052 vs 0.105], 100% {2.432, 2.483} (wid=1.260 ws=0.004) (gid=1.226 gs=0.051)
[05/14 01:31:37     84s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.432, max=2.483, avg=2.469, sd=0.016], skew [0.052 vs 0.105], 100% {2.432, 2.483} (wid=1.260 ws=0.004) (gid=1.226 gs=0.051)
[05/14 01:31:37     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:37     84s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:37     84s]   Moving gates to reduce wire capacitance...
[05/14 01:31:37     84s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/14 01:31:37     84s]     Iteration 1...
[05/14 01:31:37     84s]       Artificially removing short and long paths...
[05/14 01:31:37     84s]         Clock DAG hash before 'Artificially removing short and long paths': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]         For skew_group 20MHz_CLK/ConstraintMode_BC target band (2.432, 2.483)
[05/14 01:31:37     84s]         For skew_group 20MHz_CLK/ConstraintMode_WC target band (2.432, 2.483)
[05/14 01:31:37     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:37     84s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:37     84s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/14 01:31:37     84s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10821719449144859963 5483546244861714866
[05/14 01:31:37     84s]         Legalizer releasing space for clock trees
[05/14 01:31:37     84s]         Legalizing clock trees...
[05/14 01:31:38     84s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:38     84s]         Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:38     84s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:38     84s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/14 01:31:38     84s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 17331678169139923713 11860835452326728432
[05/14 01:31:38     84s]         Moving gates: 
[05/14 01:31:38     84s]         Legalizer releasing space for clock trees
[05/14 01:31:38     84s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 01:31:39     86s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:39     86s]         100% 
[05/14 01:31:39     86s]         Legalizer API calls during this step: 952 succeeded with high effort: 952 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:39     86s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.5 real=0:00:01.7)
[05/14 01:31:39     86s]     Iteration 1 done.
[05/14 01:31:39     86s]     Iteration 2...
[05/14 01:31:39     86s]       Artificially removing short and long paths...
[05/14 01:31:39     86s]         Clock DAG hash before 'Artificially removing short and long paths': 16766807206136358741 12569766103392387828
[05/14 01:31:39     86s]         For skew_group 20MHz_CLK/ConstraintMode_BC target band (2.427, 2.437)
[05/14 01:31:39     86s]         For skew_group 20MHz_CLK/ConstraintMode_WC target band (2.427, 2.437)
[05/14 01:31:39     86s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:39     86s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:39     86s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/14 01:31:39     86s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 16766807206136358741 12569766103392387828
[05/14 01:31:39     86s]         Legalizer releasing space for clock trees
[05/14 01:31:40     86s]         Legalizing clock trees...
[05/14 01:31:40     86s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:40     86s]         Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:40     86s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/14 01:31:40     86s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/14 01:31:40     86s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 6643094412182765053 6407906417778552428
[05/14 01:31:40     86s]         Moving gates: 
[05/14 01:31:40     86s]         Legalizer releasing space for clock trees
[05/14 01:31:40     86s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 01:31:41     87s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:41     87s]         100% 
[05/14 01:31:41     87s]         Legalizer API calls during this step: 952 succeeded with high effort: 952 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/14 01:31:41     87s]     Iteration 2 done.
[05/14 01:31:41     87s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/14 01:31:41     87s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/14 01:31:41     87s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:41     87s]       misc counts      : r=1, pp=0
[05/14 01:31:41     87s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:41     87s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:41     87s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:41     87s]       wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.186pF, total=0.446pF
[05/14 01:31:41     87s]       wire lengths     : top=0.000um, trunk=4361.180um, leaf=2604.532um, total=6965.712um
[05/14 01:31:41     87s]       hp wire lengths  : top=0.000um, trunk=4148.200um, leaf=769.445um, total=4917.645um
[05/14 01:31:41     87s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[05/14 01:31:41     87s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/14 01:31:41     87s]       Trunk : target=0.100ns count=62 avg=0.070ns sd=0.022ns min=0.004ns max=0.100ns {17 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 7 <= 0.095ns, 8 <= 0.100ns}
[05/14 01:31:41     87s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:31:41     87s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/14 01:31:41     87s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:41     87s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]           min path sink: ram_0_ram3_ram_array_reg[12][3]/CK
[05/14 01:31:41     87s]           max path sink: i4004_alu_board_n0893_reg/CK
[05/14 01:31:41     87s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]     Legalizer API calls during this step: 2227 succeeded with high effort: 2227 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.3 real=0:00:03.8)
[05/14 01:31:41     87s]   Reducing clock tree power 3...
[05/14 01:31:41     87s]     Clock DAG hash before 'Reducing clock tree power 3': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Artificially removing short and long paths...
[05/14 01:31:41     87s]       Clock DAG hash before 'Artificially removing short and long paths': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]       For skew_group 20MHz_CLK/ConstraintMode_BC target band (2.428, 2.432)
[05/14 01:31:41     87s]       For skew_group 20MHz_CLK/ConstraintMode_WC target band (2.428, 2.432)
[05/14 01:31:41     87s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:41     87s]     Initial gate capacitance is (rise=0.163pF fall=0.144pF).
[05/14 01:31:41     87s]     Resizing gates: 
[05/14 01:31:41     87s]     Legalizer releasing space for clock trees
[05/14 01:31:41     87s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 01:31:41     87s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:41     87s]     100% 
[05/14 01:31:41     87s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/14 01:31:41     87s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:41     87s]       misc counts      : r=1, pp=0
[05/14 01:31:41     87s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:41     87s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:41     87s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:41     87s]       wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.186pF, total=0.446pF
[05/14 01:31:41     87s]       wire lengths     : top=0.000um, trunk=4361.180um, leaf=2604.532um, total=6965.712um
[05/14 01:31:41     87s]       hp wire lengths  : top=0.000um, trunk=4148.200um, leaf=769.445um, total=4917.645um
[05/14 01:31:41     87s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/14 01:31:41     87s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/14 01:31:41     87s]       Trunk : target=0.100ns count=62 avg=0.070ns sd=0.022ns min=0.004ns max=0.100ns {17 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 7 <= 0.095ns, 8 <= 0.100ns}
[05/14 01:31:41     87s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:31:41     87s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/14 01:31:41     87s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:41     87s]     Clock DAG hash after 'Reducing clock tree power 3': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Clock DAG hash after 'Reducing clock tree power 3': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]           min path sink: ram_0_ram3_ram_array_reg[12][3]/CK
[05/14 01:31:41     87s]           max path sink: i4004_alu_board_n0893_reg/CK
[05/14 01:31:41     87s]     Skew group summary after 'Reducing clock tree power 3':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]     Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:41     87s]   Improving insertion delay...
[05/14 01:31:41     87s]     Clock DAG hash before 'Improving insertion delay': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Clock DAG stats after 'Improving insertion delay':
[05/14 01:31:41     87s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:41     87s]       misc counts      : r=1, pp=0
[05/14 01:31:41     87s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:41     87s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:41     87s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:41     87s]       wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.186pF, total=0.446pF
[05/14 01:31:41     87s]       wire lengths     : top=0.000um, trunk=4361.180um, leaf=2604.532um, total=6965.712um
[05/14 01:31:41     87s]       hp wire lengths  : top=0.000um, trunk=4148.200um, leaf=769.445um, total=4917.645um
[05/14 01:31:41     87s]     Clock DAG net violations after 'Improving insertion delay': none
[05/14 01:31:41     87s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/14 01:31:41     87s]       Trunk : target=0.100ns count=62 avg=0.070ns sd=0.022ns min=0.004ns max=0.100ns {17 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 7 <= 0.095ns, 8 <= 0.100ns}
[05/14 01:31:41     87s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:31:41     87s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/14 01:31:41     87s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:41     87s]     Clock DAG hash after 'Improving insertion delay': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Clock DAG hash after 'Improving insertion delay': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Primary reporting skew groups after 'Improving insertion delay':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]           min path sink: ram_0_ram3_ram_array_reg[12][3]/CK
[05/14 01:31:41     87s]           max path sink: i4004_alu_board_n0893_reg/CK
[05/14 01:31:41     87s]     Skew group summary after 'Improving insertion delay':
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.428, max=2.432, avg=2.430, sd=0.001], skew [0.004 vs 0.105], 100% {2.428, 2.432} (wid=1.259 ws=0.005) (gid=1.176 gs=0.004)
[05/14 01:31:41     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:41     87s]   Wire Opt OverFix...
[05/14 01:31:41     87s]     Clock DAG hash before 'Wire Opt OverFix': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]     Wire Reduction extra effort...
[05/14 01:31:41     87s]       Clock DAG hash before 'Wire Reduction extra effort': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/14 01:31:41     87s]       Artificially removing short and long paths...
[05/14 01:31:41     87s]         Clock DAG hash before 'Artificially removing short and long paths': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]         For skew_group 20MHz_CLK/ConstraintMode_BC target band (2.428, 2.432)
[05/14 01:31:41     87s]         For skew_group 20MHz_CLK/ConstraintMode_WC target band (2.428, 2.432)
[05/14 01:31:41     87s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:41     87s]       Global shorten wires A0...
[05/14 01:31:41     87s]         Clock DAG hash before 'Global shorten wires A0': 1047077159398133054 2817444748260514255
[05/14 01:31:41     87s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:41     87s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:41     87s]       Move For Wirelength - core...
[05/14 01:31:41     87s]         Clock DAG hash before 'Move For Wirelength - core': 1047077159398133054 2817444748260514255
[05/14 01:31:42     88s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=3, computed=65, moveTooSmall=38, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=280, accepted=3
[05/14 01:31:42     88s]         Max accepted move=11.860um, total accepted move=26.170um, average move=8.723um
[05/14 01:31:43     89s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=3, computed=65, moveTooSmall=39, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=285, accepted=1
[05/14 01:31:43     89s]         Max accepted move=7.840um, total accepted move=7.840um, average move=7.840um
[05/14 01:31:44     89s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=3, computed=65, moveTooSmall=40, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=286, accepted=1
[05/14 01:31:44     89s]         Max accepted move=3.820um, total accepted move=3.820um, average move=3.820um
[05/14 01:31:44     89s]         Legalizer API calls during this step: 912 succeeded with high effort: 912 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     89s]       Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:02.1)
[05/14 01:31:44     89s]       Global shorten wires A1...
[05/14 01:31:44     89s]         Clock DAG hash before 'Global shorten wires A1': 10437699642827916237 6107276263662249188
[05/14 01:31:44     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     89s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:44     89s]       Move For Wirelength - core...
[05/14 01:31:44     89s]         Clock DAG hash before 'Move For Wirelength - core': 10437699642827916237 6107276263662249188
[05/14 01:31:44     89s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=20, computed=48, moveTooSmall=82, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=122, accepted=0
[05/14 01:31:44     89s]         Max accepted move=0.000um, total accepted move=0.000um
[05/14 01:31:44     89s]         Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     89s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/14 01:31:44     89s]       Global shorten wires B...
[05/14 01:31:44     89s]         Clock DAG hash before 'Global shorten wires B': 10437699642827916237 6107276263662249188
[05/14 01:31:44     89s]         Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     89s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:44     89s]       Move For Wirelength - branch...
[05/14 01:31:44     89s]         Clock DAG hash before 'Move For Wirelength - branch': 9938283375954255782 18070164678650034711
[05/14 01:31:44     90s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=0, computed=68, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=184, accepted=2
[05/14 01:31:44     90s]         Max accepted move=0.800um, total accepted move=1.000um, average move=0.500um
[05/14 01:31:44     90s]         Move for wirelength. considered=69, filtered=69, permitted=68, cannotCompute=63, computed=5, moveTooSmall=0, resolved=0, predictFail=229, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
[05/14 01:31:44     90s]         Max accepted move=0.000um, total accepted move=0.000um
[05/14 01:31:44     90s]         Legalizer API calls during this step: 197 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     90s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/14 01:31:44     90s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/14 01:31:44     90s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/14 01:31:44     90s]         cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:44     90s]         misc counts      : r=1, pp=0
[05/14 01:31:44     90s]         cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:44     90s]         cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:44     90s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:44     90s]         wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.186pF, total=0.446pF
[05/14 01:31:44     90s]         wire lengths     : top=0.000um, trunk=4342.140um, leaf=2601.375um, total=6943.515um
[05/14 01:31:44     90s]         hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:44     90s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/14 01:31:44     90s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/14 01:31:44     90s]         Trunk : target=0.100ns count=62 avg=0.070ns sd=0.021ns min=0.004ns max=0.100ns {18 <= 0.060ns, 22 <= 0.080ns, 8 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns}
[05/14 01:31:44     90s]         Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:31:44     90s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/14 01:31:44     90s]          Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:44     90s]       Clock DAG hash after 'Wire Reduction extra effort': 3308779431517361283 5157528221565861674
[05/14 01:31:44     90s]       Clock DAG hash after 'Wire Reduction extra effort': 3308779431517361283 5157528221565861674
[05/14 01:31:44     90s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/14 01:31:44     90s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:44     90s]             min path sink: ram_0_ram3_ram_array_reg[12][3]/CK
[05/14 01:31:44     90s]             max path sink: i4004_tio_board_L_reg/CK
[05/14 01:31:44     90s]       Skew group summary after 'Wire Reduction extra effort':
[05/14 01:31:44     90s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:44     90s]         skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:44     90s]       Legalizer API calls during this step: 1265 succeeded with high effort: 1265 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:44     90s]     Wire Reduction extra effort done. (took cpu=0:00:02.3 real=0:00:03.0)
[05/14 01:31:44     90s]     Optimizing orientation...
[05/14 01:31:44     90s]     FlipOpt...
[05/14 01:31:44     90s]     Disconnecting clock tree from netlist...
[05/14 01:31:44     90s]     Disconnecting clock tree from netlist done.
[05/14 01:31:44     90s]     Performing Single Threaded FlipOpt
[05/14 01:31:44     90s]     Optimizing orientation on clock cells...
[05/14 01:31:44     90s]       Orientation Wirelength Optimization: Attempted = 70 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 68 , Other = 0
[05/14 01:31:44     90s]     Optimizing orientation on clock cells done.
[05/14 01:31:44     90s]     Resynthesising clock tree into netlist...
[05/14 01:31:44     90s]       Reset timing graph...
[05/14 01:31:44     90s] Ignoring AAE DB Resetting ...
[05/14 01:31:44     90s]       Reset timing graph done.
[05/14 01:31:44     90s]     Resynthesising clock tree into netlist done.
[05/14 01:31:44     90s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:44     90s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:44     90s] End AAE Lib Interpolated Model. (MEM=1566.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:45     90s]     Clock DAG stats after 'Wire Opt OverFix':
[05/14 01:31:45     90s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:45     90s]       misc counts      : r=1, pp=0
[05/14 01:31:45     90s]       cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:45     90s]       cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:45     90s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:45     90s]       wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.186pF, total=0.446pF
[05/14 01:31:45     90s]       wire lengths     : top=0.000um, trunk=4342.140um, leaf=2601.375um, total=6943.515um
[05/14 01:31:45     90s]       hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:45     90s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/14 01:31:45     90s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/14 01:31:45     90s]       Trunk : target=0.100ns count=62 avg=0.070ns sd=0.021ns min=0.004ns max=0.100ns {18 <= 0.060ns, 22 <= 0.080ns, 8 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns}
[05/14 01:31:45     90s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:31:45     90s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/14 01:31:45     90s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:45     90s]     Clock DAG hash after 'Wire Opt OverFix': 3308779431517361283 5157528221565861674
[05/14 01:31:45     90s]     Clock DAG hash after 'Wire Opt OverFix': 3308779431517361283 5157528221565861674
[05/14 01:31:45     90s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/14 01:31:45     90s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:45     90s]           min path sink: ram_0_ram3_ram_array_reg[12][3]/CK
[05/14 01:31:45     90s]           max path sink: i4004_tio_board_L_reg/CK
[05/14 01:31:45     90s]     Skew group summary after 'Wire Opt OverFix':
[05/14 01:31:45     90s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:45     90s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.428, max=2.431, avg=2.430, sd=0.001], skew [0.003 vs 0.105], 100% {2.428, 2.431} (wid=1.258 ws=0.004) (gid=1.174 gs=0.003)
[05/14 01:31:45     90s]     Legalizer API calls during this step: 1265 succeeded with high effort: 1265 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:45     90s]   Wire Opt OverFix done. (took cpu=0:00:02.4 real=0:00:03.3)
[05/14 01:31:45     90s]   Total capacitance is (rise=0.609pF fall=0.590pF), of which (rise=0.446pF fall=0.446pF) is wire, and (rise=0.163pF fall=0.144pF) is gate.
[05/14 01:31:45     90s]   Stage::Polishing done. (took cpu=0:00:06.7 real=0:00:08.5)
[05/14 01:31:45     90s]   Stage::Updating netlist...
[05/14 01:31:45     90s]   Reset timing graph...
[05/14 01:31:45     90s] Ignoring AAE DB Resetting ...
[05/14 01:31:45     90s]   Reset timing graph done.
[05/14 01:31:45     90s]   Setting non-default rules before calling refine place.
[05/14 01:31:45     90s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:31:45     90s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1566.3M, EPOCH TIME: 1747200705.203094
[05/14 01:31:45     90s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.024, MEM:1525.3M, EPOCH TIME: 1747200705.226809
[05/14 01:31:45     90s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:45     90s]   Leaving CCOpt scope - ClockRefiner...
[05/14 01:31:45     90s]   Assigned high priority to 68 instances.
[05/14 01:31:45     90s]   Soft fixed 68 clock instances.
[05/14 01:31:45     90s]   Performing Clock Only Refine Place.
[05/14 01:31:45     90s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/14 01:31:45     90s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1525.3M, EPOCH TIME: 1747200705.269035
[05/14 01:31:45     90s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1525.3M, EPOCH TIME: 1747200705.269211
[05/14 01:31:45     90s] z: 2, totalTracks: 1
[05/14 01:31:45     90s] z: 4, totalTracks: 1
[05/14 01:31:45     90s] z: 6, totalTracks: 1
[05/14 01:31:45     90s] z: 8, totalTracks: 1
[05/14 01:31:45     90s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:45     90s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1525.3M, EPOCH TIME: 1747200705.274932
[05/14 01:31:45     90s] Info: 68 insts are soft-fixed.
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:45     90s] OPERPROF:       Starting CMU at level 4, MEM:1525.3M, EPOCH TIME: 1747200705.304421
[05/14 01:31:45     90s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.016, MEM:1525.3M, EPOCH TIME: 1747200705.320764
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:45     90s] Info: 68 insts are soft-fixed.
[05/14 01:31:45     90s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.046, MEM:1525.3M, EPOCH TIME: 1747200705.321351
[05/14 01:31:45     90s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1525.3M, EPOCH TIME: 1747200705.321426
[05/14 01:31:45     90s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1525.3M, EPOCH TIME: 1747200705.321505
[05/14 01:31:45     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1525.3MB).
[05/14 01:31:45     90s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.053, MEM:1525.3M, EPOCH TIME: 1747200705.322009
[05/14 01:31:45     90s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.053, MEM:1525.3M, EPOCH TIME: 1747200705.322064
[05/14 01:31:45     90s] TDRefine: refinePlace mode is spiral
[05/14 01:31:45     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.3
[05/14 01:31:45     90s] OPERPROF: Starting RefinePlace at level 1, MEM:1525.3M, EPOCH TIME: 1747200705.322145
[05/14 01:31:45     90s] *** Starting refinePlace (0:01:30 mem=1525.3M) ***
[05/14 01:31:45     90s] Total net bbox length = 2.976e+04 (1.440e+04 1.536e+04) (ext = 1.547e+02)
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:45     90s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1525.3M, EPOCH TIME: 1747200705.324240
[05/14 01:31:45     90s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:45     90s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1525.3M, EPOCH TIME: 1747200705.325268
[05/14 01:31:45     90s] Info: 68 insts are soft-fixed.
[05/14 01:31:45     90s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:45     90s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:45     90s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:45     90s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:45     90s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:45     90s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1525.3M, EPOCH TIME: 1747200705.376624
[05/14 01:31:45     90s] Starting refinePlace ...
[05/14 01:31:45     90s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:45     90s] One DDP V2 for no tweak run.
[05/14 01:31:45     90s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:45     90s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.3MB
[05/14 01:31:45     90s] Statistics of distance of Instance movement in refine placement:
[05/14 01:31:45     90s]   maximum (X+Y) =         0.00 um
[05/14 01:31:45     90s]   mean    (X+Y) =         0.00 um
[05/14 01:31:45     90s] Summary Report:
[05/14 01:31:45     90s] Instances move: 0 (out of 2049 movable)
[05/14 01:31:45     90s] Instances flipped: 0
[05/14 01:31:45     90s] Mean displacement: 0.00 um
[05/14 01:31:45     90s] Max displacement: 0.00 um 
[05/14 01:31:45     90s] Total instances moved : 0
[05/14 01:31:45     90s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1525.3M, EPOCH TIME: 1747200705.379292
[05/14 01:31:45     90s] Total net bbox length = 2.976e+04 (1.440e+04 1.536e+04) (ext = 1.547e+02)
[05/14 01:31:45     90s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.3MB
[05/14 01:31:45     90s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1525.3MB) @(0:01:30 - 0:01:30).
[05/14 01:31:45     90s] *** Finished refinePlace (0:01:30 mem=1525.3M) ***
[05/14 01:31:45     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.3
[05/14 01:31:45     90s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.062, MEM:1525.3M, EPOCH TIME: 1747200705.383914
[05/14 01:31:45     90s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1525.3M, EPOCH TIME: 1747200705.383982
[05/14 01:31:45     90s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.009, MEM:1525.3M, EPOCH TIME: 1747200705.392773
[05/14 01:31:45     90s]   ClockRefiner summary
[05/14 01:31:45     90s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 725).
[05/14 01:31:45     90s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 68).
[05/14 01:31:45     90s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/14 01:31:45     90s]   Restoring pStatusCts on 68 clock instances.
[05/14 01:31:45     90s]   Revert refine place priority changes on 0 instances.
[05/14 01:31:45     90s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:45     90s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 01:31:45     90s]   CCOpt::Phase::Implementation done. (took cpu=0:00:22.3 real=0:00:25.6)
[05/14 01:31:45     90s]   CCOpt::Phase::eGRPC...
[05/14 01:31:45     90s]   eGR Post Conditioning loop iteration 0...
[05/14 01:31:45     90s]     Clock implementation routing...
[05/14 01:31:45     90s]       Leaving CCOpt scope - Routing Tools...
[05/14 01:31:45     90s] Net route status summary:
[05/14 01:31:45     90s]   Clock:        69 (unrouted=69, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:45     90s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:45     90s]       Routing using eGR only...
[05/14 01:31:45     90s]         Early Global Route - eGR only step...
[05/14 01:31:45     90s] (ccopt eGR): There are 69 nets for routing of which 69 have one or more fixed wires.
[05/14 01:31:45     90s] (ccopt eGR): Start to route 69 all nets
[05/14 01:31:45     90s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      ==================== Layers =====================
[05/14 01:31:45     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:45     90s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:45     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:45     90s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:45     90s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:45     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:45     90s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:45     90s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:45     90s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:45     90s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:45     90s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:45     90s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:45     90s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:45     90s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:45     90s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:45     90s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:45     90s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:45     90s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:45     90s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:45     90s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:45     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:45     90s] (I)      Started Import and model ( Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:45     90s] (I)      == Non-default Options ==
[05/14 01:31:45     90s] (I)      Clean congestion better                            : true
[05/14 01:31:45     90s] (I)      Estimate vias on DPT layer                         : true
[05/14 01:31:45     90s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 01:31:45     90s] (I)      Layer constraints as soft constraints              : true
[05/14 01:31:45     90s] (I)      Soft top layer                                     : true
[05/14 01:31:45     90s] (I)      Skip prospective layer relax nets                  : true
[05/14 01:31:45     90s] (I)      Better NDR handling                                : true
[05/14 01:31:45     90s] (I)      Improved NDR modeling in LA                        : true
[05/14 01:31:45     90s] (I)      Routing cost fix for NDR handling                  : true
[05/14 01:31:45     90s] (I)      Block tracks for preroutes                         : true
[05/14 01:31:45     90s] (I)      Assign IRoute by net group key                     : true
[05/14 01:31:45     90s] (I)      Block unroutable channels                          : true
[05/14 01:31:45     90s] (I)      Block unroutable channels 3D                       : true
[05/14 01:31:45     90s] (I)      Bound layer relaxed segment wl                     : true
[05/14 01:31:45     90s] (I)      Blocked pin reach length threshold                 : 2
[05/14 01:31:45     90s] (I)      Check blockage within NDR space in TA              : true
[05/14 01:31:45     90s] (I)      Skip must join for term with via pillar            : true
[05/14 01:31:45     90s] (I)      Model find APA for IO pin                          : true
[05/14 01:31:45     90s] (I)      On pin location for off pin term                   : true
[05/14 01:31:45     90s] (I)      Handle EOL spacing                                 : true
[05/14 01:31:45     90s] (I)      Merge PG vias by gap                               : true
[05/14 01:31:45     90s] (I)      Maximum routing layer                              : 11
[05/14 01:31:45     90s] (I)      Route selected nets only                           : true
[05/14 01:31:45     90s] (I)      Refine MST                                         : true
[05/14 01:31:45     90s] (I)      Honor PRL                                          : true
[05/14 01:31:45     90s] (I)      Strong congestion aware                            : true
[05/14 01:31:45     90s] (I)      Improved initial location for IRoutes              : true
[05/14 01:31:45     90s] (I)      Multi panel TA                                     : true
[05/14 01:31:45     90s] (I)      Penalize wire overlap                              : true
[05/14 01:31:45     90s] (I)      Expand small instance blockage                     : true
[05/14 01:31:45     90s] (I)      Reduce via in TA                                   : true
[05/14 01:31:45     90s] (I)      SS-aware routing                                   : true
[05/14 01:31:45     90s] (I)      Improve tree edge sharing                          : true
[05/14 01:31:45     90s] (I)      Improve 2D via estimation                          : true
[05/14 01:31:45     90s] (I)      Refine Steiner tree                                : true
[05/14 01:31:45     90s] (I)      Build spine tree                                   : true
[05/14 01:31:45     90s] (I)      Model pass through capacity                        : true
[05/14 01:31:45     90s] (I)      Extend blockages by a half GCell                   : true
[05/14 01:31:45     90s] (I)      Consider pin shapes                                : true
[05/14 01:31:45     90s] (I)      Consider pin shapes for all nodes                  : true
[05/14 01:31:45     90s] (I)      Consider NR APA                                    : true
[05/14 01:31:45     90s] (I)      Consider IO pin shape                              : true
[05/14 01:31:45     90s] (I)      Fix pin connection bug                             : true
[05/14 01:31:45     90s] (I)      Consider layer RC for local wires                  : true
[05/14 01:31:45     90s] (I)      Route to clock mesh pin                            : true
[05/14 01:31:45     90s] (I)      LA-aware pin escape length                         : 2
[05/14 01:31:45     90s] (I)      Connect multiple ports                             : true
[05/14 01:31:45     90s] (I)      Split for must join                                : true
[05/14 01:31:45     90s] (I)      Number of threads                                  : 1
[05/14 01:31:45     90s] (I)      Routing effort level                               : 10000
[05/14 01:31:45     90s] (I)      Prefer layer length threshold                      : 8
[05/14 01:31:45     90s] (I)      Overflow penalty cost                              : 10
[05/14 01:31:45     90s] (I)      A-star cost                                        : 0.300000
[05/14 01:31:45     90s] (I)      Misalignment cost                                  : 10.000000
[05/14 01:31:45     90s] (I)      Threshold for short IRoute                         : 6
[05/14 01:31:45     90s] (I)      Via cost during post routing                       : 1.000000
[05/14 01:31:45     90s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 01:31:45     90s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 01:31:45     90s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 01:31:45     90s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 01:31:45     90s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 01:31:45     90s] (I)      PG-aware similar topology routing                  : true
[05/14 01:31:45     90s] (I)      Maze routing via cost fix                          : true
[05/14 01:31:45     90s] (I)      Apply PRL on PG terms                              : true
[05/14 01:31:45     90s] (I)      Apply PRL on obs objects                           : true
[05/14 01:31:45     90s] (I)      Handle range-type spacing rules                    : true
[05/14 01:31:45     90s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 01:31:45     90s] (I)      Parallel spacing query fix                         : true
[05/14 01:31:45     90s] (I)      Force source to root IR                            : true
[05/14 01:31:45     90s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 01:31:45     90s] (I)      Do not relax to DPT layer                          : true
[05/14 01:31:45     90s] (I)      No DPT in post routing                             : true
[05/14 01:31:45     90s] (I)      Modeling PG via merging fix                        : true
[05/14 01:31:45     90s] (I)      Shield aware TA                                    : true
[05/14 01:31:45     90s] (I)      Strong shield aware TA                             : true
[05/14 01:31:45     90s] (I)      Overflow calculation fix in LA                     : true
[05/14 01:31:45     90s] (I)      Post routing fix                                   : true
[05/14 01:31:45     90s] (I)      Strong post routing                                : true
[05/14 01:31:45     90s] (I)      Access via pillar from top                         : true
[05/14 01:31:45     90s] (I)      NDR via pillar fix                                 : true
[05/14 01:31:45     90s] (I)      Violation on path threshold                        : 1
[05/14 01:31:45     90s] (I)      Pass through capacity modeling                     : true
[05/14 01:31:45     90s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 01:31:45     90s] (I)      Select term pin box for io pin                     : true
[05/14 01:31:45     90s] (I)      Penalize NDR sharing                               : true
[05/14 01:31:45     90s] (I)      Enable special modeling                            : false
[05/14 01:31:45     90s] (I)      Keep fixed segments                                : true
[05/14 01:31:45     90s] (I)      Reorder net groups by key                          : true
[05/14 01:31:45     90s] (I)      Increase net scenic ratio                          : true
[05/14 01:31:45     90s] (I)      Method to set GCell size                           : row
[05/14 01:31:45     90s] (I)      Connect multiple ports and must join fix           : true
[05/14 01:31:45     90s] (I)      Avoid high resistance layers                       : true
[05/14 01:31:45     90s] (I)      Model find APA for IO pin fix                      : true
[05/14 01:31:45     90s] (I)      Avoid connecting non-metal layers                  : true
[05/14 01:31:45     90s] (I)      Use track pitch for NDR                            : true
[05/14 01:31:45     90s] (I)      Enable layer relax to lower layer                  : true
[05/14 01:31:45     90s] (I)      Enable layer relax to upper layer                  : true
[05/14 01:31:45     90s] (I)      Top layer relaxation fix                           : true
[05/14 01:31:45     90s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:45     90s] (I)      Use row-based GCell size
[05/14 01:31:45     90s] (I)      Use row-based GCell align
[05/14 01:31:45     90s] (I)      layer 0 area = 80000
[05/14 01:31:45     90s] (I)      layer 1 area = 80000
[05/14 01:31:45     90s] (I)      layer 2 area = 80000
[05/14 01:31:45     90s] (I)      layer 3 area = 80000
[05/14 01:31:45     90s] (I)      layer 4 area = 80000
[05/14 01:31:45     90s] (I)      layer 5 area = 80000
[05/14 01:31:45     90s] (I)      layer 6 area = 80000
[05/14 01:31:45     90s] (I)      layer 7 area = 80000
[05/14 01:31:45     90s] (I)      layer 8 area = 80000
[05/14 01:31:45     90s] (I)      layer 9 area = 400000
[05/14 01:31:45     90s] (I)      layer 10 area = 400000
[05/14 01:31:45     90s] (I)      GCell unit size   : 3420
[05/14 01:31:45     90s] (I)      GCell multiplier  : 1
[05/14 01:31:45     90s] (I)      GCell row height  : 3420
[05/14 01:31:45     90s] (I)      Actual row height : 3420
[05/14 01:31:45     90s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:45     90s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:45     90s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:45     90s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:45     90s] (I)      ==================== Default via =====================
[05/14 01:31:45     90s] (I)      +----+------------------+----------------------------+
[05/14 01:31:45     90s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:45     90s] (I)      +----+------------------+----------------------------+
[05/14 01:31:45     90s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:45     90s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:45     90s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:45     90s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:45     90s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:45     90s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:45     90s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:45     90s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:45     90s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:45     90s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:45     90s] (I)      +----+------------------+----------------------------+
[05/14 01:31:45     90s] [NR-eGR] Read 806 PG shapes
[05/14 01:31:45     90s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:45     90s] [NR-eGR] Read 0 other shapes
[05/14 01:31:45     90s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:45     90s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:45     90s] [NR-eGR] #PG Blockages       : 806
[05/14 01:31:45     90s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:45     90s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:45     90s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:45     90s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:45     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:45     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:45     90s] [NR-eGR] Read 2060 nets ( ignored 1991 )
[05/14 01:31:45     90s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 01:31:45     90s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:45     90s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:45     90s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:45     90s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:45     90s] (I)      Moved 1 terms for better access 
[05/14 01:31:45     90s] (I)      Number of ignored nets                =      0
[05/14 01:31:45     90s] (I)      Number of connected nets              =      0
[05/14 01:31:45     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:31:45     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:45     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:45     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:45     90s] [NR-eGR] There are 69 clock nets ( 69 with NDR ).
[05/14 01:31:45     90s] (I)      Ndr track 0 does not exist
[05/14 01:31:45     90s] (I)      Ndr track 0 does not exist
[05/14 01:31:45     90s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:45     90s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:45     90s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:45     90s] (I)      Site width          :   400  (dbu)
[05/14 01:31:45     90s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:45     90s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:45     90s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:45     90s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:45     90s] (I)      Grid                :   102   103    11
[05/14 01:31:45     90s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:45     90s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:45     90s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:45     90s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:45     90s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:45     90s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:45     90s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:45     90s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:45     90s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:45     90s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:45     90s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:45     90s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:45     90s] (I)      --------------------------------------------------------
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:45     90s] [NR-eGR] Rule id: 0  Nets: 69
[05/14 01:31:45     90s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:31:45     90s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:31:45     90s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:31:45     90s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:31:45     90s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:31:45     90s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 01:31:45     90s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:45     90s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:45     90s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:45     90s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:45     90s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:45     90s] [NR-eGR] ========================================
[05/14 01:31:45     90s] [NR-eGR] 
[05/14 01:31:45     90s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:45     90s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:45     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:45     90s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:45     90s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:45     90s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:45     90s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:45     90s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:45     90s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:45     90s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:45     90s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:45     90s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      Reset routing kernel
[05/14 01:31:45     90s] (I)      Started Global Routing ( Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      totalPins=794  totalGlobalPin=794 (100.00%)
[05/14 01:31:45     90s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 1: route 69 net(s) in layer range [3, 4]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.881040e+03um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.881040e+03um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 4024 = (1775 H, 2249 V) = (1.89% H, 2.50% V) = (3.035e+03um H, 3.846e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 3970 = (1760 H, 2210 V) = (1.88% H, 2.46% V) = (3.010e+03um H, 3.779e+03um V)
[05/14 01:31:45     90s] (I)      #Nets         : 69
[05/14 01:31:45     90s] (I)      #Relaxed nets : 5
[05/14 01:31:45     90s] (I)      Wire length   : 3044
[05/14 01:31:45     90s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 3968 = (1760 H, 2208 V) = (1.88% H, 2.46% V) = (3.010e+03um H, 3.776e+03um V)
[05/14 01:31:45     90s] (I)      total 2D Cap : 367148 = (187792 H, 179356 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.459370e+03um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.459370e+03um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 4947 = (2236 H, 2711 V) = (1.19% H, 1.51% V) = (3.824e+03um H, 4.636e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 4894 = (2223 H, 2671 V) = (1.18% H, 1.49% V) = (3.801e+03um H, 4.567e+03um V)
[05/14 01:31:45     90s] (I)      #Nets         : 5
[05/14 01:31:45     90s] (I)      #Relaxed nets : 5
[05/14 01:31:45     90s] (I)      Wire length   : 0
[05/14 01:31:45     90s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 4894 = (2223 H, 2671 V) = (1.18% H, 1.49% V) = (3.801e+03um H, 4.567e+03um V)
[05/14 01:31:45     90s] (I)      total 2D Cap : 551522 = (281938 H, 269584 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.004283e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.004283e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 5873 = (2699 H, 3174 V) = (0.96% H, 1.18% V) = (4.615e+03um H, 5.428e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 5820 = (2686 H, 3134 V) = (0.95% H, 1.16% V) = (4.593e+03um H, 5.359e+03um V)
[05/14 01:31:45     90s] (I)      #Nets         : 5
[05/14 01:31:45     90s] (I)      #Relaxed nets : 5
[05/14 01:31:45     90s] (I)      Wire length   : 0
[05/14 01:31:45     90s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 5820 = (2686 H, 3134 V) = (0.95% H, 1.16% V) = (4.593e+03um H, 5.359e+03um V)
[05/14 01:31:45     90s] (I)      total 2D Cap : 681615 = (376084 H, 305531 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.162629e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.162629e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 6799 = (3162 H, 3637 V) = (0.84% H, 1.19% V) = (5.407e+03um H, 6.219e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 6746 = (3153 H, 3593 V) = (0.84% H, 1.18% V) = (5.392e+03um H, 6.144e+03um V)
[05/14 01:31:45     90s] (I)      #Nets         : 5
[05/14 01:31:45     90s] (I)      #Relaxed nets : 5
[05/14 01:31:45     90s] (I)      Wire length   : 0
[05/14 01:31:45     90s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 6746 = (3153 H, 3593 V) = (0.84% H, 1.18% V) = (5.392e+03um H, 6.144e+03um V)
[05/14 01:31:45     90s] (I)      total 2D Cap : 719253 = (413722 H, 305531 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.320975e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.320975e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 7725 = (3629 H, 4096 V) = (0.88% H, 1.34% V) = (6.206e+03um H, 7.004e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 7672 = (3620 H, 4052 V) = (0.87% H, 1.33% V) = (6.190e+03um H, 6.929e+03um V)
[05/14 01:31:45     90s] (I)      #Nets         : 5
[05/14 01:31:45     90s] (I)      #Relaxed nets : 5
[05/14 01:31:45     90s] (I)      Wire length   : 0
[05/14 01:31:45     90s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 7672 = (3620 H, 4052 V) = (0.87% H, 1.33% V) = (6.190e+03um H, 6.929e+03um V)
[05/14 01:31:45     90s] (I)      total 2D Cap : 809279 = (413722 H, 395557 V)
[05/14 01:31:45     90s] [NR-eGR] Layer group 6: route 5 net(s) in layer range [2, 11]
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1a Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1b Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.642455e+04um
[05/14 01:31:45     90s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:31:45     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1c Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1d Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1e Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.642455e+04um
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1f Route ============
[05/14 01:31:45     90s] (I)      Usage: 9605 = (4593 H, 5012 V) = (1.11% H, 1.27% V) = (7.854e+03um H, 8.571e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1g Route ============
[05/14 01:31:45     90s] (I)      Usage: 9594 = (4578 H, 5016 V) = (1.11% H, 1.27% V) = (7.828e+03um H, 8.577e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] (I)      ============  Phase 1h Route ============
[05/14 01:31:45     90s] (I)      Usage: 9593 = (4579 H, 5014 V) = (1.11% H, 1.27% V) = (7.830e+03um H, 8.574e+03um V)
[05/14 01:31:45     90s] (I)      
[05/14 01:31:45     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:45     90s] [NR-eGR]                        OverCon            
[05/14 01:31:45     90s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:45     90s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:45     90s] [NR-eGR] ----------------------------------------------
[05/14 01:31:45     90s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR] ----------------------------------------------
[05/14 01:31:45     90s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:45     90s] [NR-eGR] 
[05/14 01:31:45     90s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.23 sec, Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 01:31:45     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:45     90s] (I)      ============= Track Assignment ============
[05/14 01:31:45     90s] (I)      Started Track Assignment (1T) ( Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:45     90s] (I)      Run Multi-thread track assignment
[05/14 01:31:45     90s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      Started Export ( Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:45     90s] [NR-eGR] ------------------------------------
[05/14 01:31:45     90s] [NR-eGR]  Metal1   (1H)             0   8104 
[05/14 01:31:45     90s] [NR-eGR]  Metal2   (2V)         15950  12076 
[05/14 01:31:45     90s] [NR-eGR]  Metal3   (3H)         18263    738 
[05/14 01:31:45     90s] [NR-eGR]  Metal4   (4V)          4127     70 
[05/14 01:31:45     90s] [NR-eGR]  Metal5   (5H)           485      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:45     90s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:45     90s] [NR-eGR] ------------------------------------
[05/14 01:31:45     90s] [NR-eGR]           Total        38825  20988 
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] [NR-eGR] Total half perimeter of net bounding box: 29764um
[05/14 01:31:45     90s] [NR-eGR] Total length: 38825um, number of vias: 20988
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] [NR-eGR] Total eGR-routed clock nets wire length: 6998um, number of vias: 2137
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] [NR-eGR] Report for selected net(s) only.
[05/14 01:31:45     90s] [NR-eGR]                  Length (um)  Vias 
[05/14 01:31:45     90s] [NR-eGR] -----------------------------------
[05/14 01:31:45     90s] [NR-eGR]  Metal1   (1H)             0   793 
[05/14 01:31:45     90s] [NR-eGR]  Metal2   (2V)           817   923 
[05/14 01:31:45     90s] [NR-eGR]  Metal3   (3H)          2995   414 
[05/14 01:31:45     90s] [NR-eGR]  Metal4   (4V)          3060     7 
[05/14 01:31:45     90s] [NR-eGR]  Metal5   (5H)           126     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 01:31:45     90s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 01:31:45     90s] [NR-eGR] -----------------------------------
[05/14 01:31:45     90s] [NR-eGR]           Total         6998  2137 
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] [NR-eGR] Total half perimeter of net bounding box: 5078um
[05/14 01:31:45     90s] [NR-eGR] Total length: 6998um, number of vias: 2137
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] [NR-eGR] Total routed clock nets wire length: 6998um, number of vias: 2137
[05/14 01:31:45     90s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:45     90s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.32 sec, Curr Mem: 1525.26 MB )
[05/14 01:31:45     90s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:31:45     90s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:31:45     90s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:31:45     90s] (I)       Early Global Route kernel               100.00%  44.72 sec  45.04 sec  0.32 sec  0.19 sec 
[05/14 01:31:45     90s] (I)       +-Import and model                       14.25%  44.72 sec  44.77 sec  0.05 sec  0.03 sec 
[05/14 01:31:45     90s] (I)       | +-Create place DB                       4.08%  44.72 sec  44.74 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Import place data                   4.03%  44.72 sec  44.74 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read instances and placement      2.31%  44.72 sec  44.73 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read nets                         1.60%  44.73 sec  44.74 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Create route DB                       8.21%  44.74 sec  44.76 sec  0.03 sec  0.02 sec 
[05/14 01:31:45     90s] (I)       | | +-Import route data (1T)              7.82%  44.74 sec  44.76 sec  0.03 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.60%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read routing blockages          0.00%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read instance blockages         0.17%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read PG blockages               0.07%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read clock blockages            0.01%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read other blockages            0.01%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read halo blockages             0.01%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Read boundary cut boxes         0.00%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read blackboxes                   0.00%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read prerouted                    0.27%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read unlegalized nets             0.08%  44.74 sec  44.74 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Read nets                         1.06%  44.74 sec  44.75 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Set up via pillars                0.00%  44.75 sec  44.75 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Initialize 3D grid graph          0.19%  44.75 sec  44.75 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Model blockage capacity           4.15%  44.75 sec  44.76 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Initialize 3D capacity          3.87%  44.75 sec  44.76 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | +-Move terms for access (1T)        0.11%  44.76 sec  44.76 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Read aux data                         0.00%  44.76 sec  44.76 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Others data preparation               0.02%  44.76 sec  44.76 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Create route kernel                   1.22%  44.76 sec  44.77 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       +-Global Routing                         70.53%  44.77 sec  45.00 sec  0.23 sec  0.11 sec 
[05/14 01:31:45     90s] (I)       | +-Initialization                        0.03%  44.77 sec  44.77 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 1                          36.64%  44.77 sec  44.89 sec  0.12 sec  0.05 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   1.99%  44.77 sec  44.78 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            0.43%  44.78 sec  44.78 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.28%  44.78 sec  44.78 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.11%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.01%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.13%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.06%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.02%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            1.04%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.98%  44.78 sec  44.78 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            2.23%  44.78 sec  44.79 sec  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.42%  44.78 sec  44.79 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Layer assignment (1T)              29.39%  44.79 sec  44.89 sec  0.09 sec  0.04 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 2                          14.37%  44.89 sec  44.93 sec  0.05 sec  0.02 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   1.27%  44.89 sec  44.89 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            1.04%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.48%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.12%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.01%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.25%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.10%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.02%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            1.44%  44.91 sec  44.92 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      1.35%  44.91 sec  44.92 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            0.07%  44.93 sec  44.93 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.02%  44.93 sec  44.93 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 3                           5.09%  44.93 sec  44.95 sec  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   0.87%  44.93 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            0.29%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.19%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.08%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.90%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.15%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.06%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.02%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.94 sec  44.94 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            0.75%  44.94 sec  44.95 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.69%  44.94 sec  44.95 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            0.08%  44.95 sec  44.95 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.02%  44.95 sec  44.95 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 4                           4.22%  44.95 sec  44.96 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   0.85%  44.95 sec  44.95 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            0.28%  44.96 sec  44.96 sec  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.19%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.07%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.01%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.12%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.05%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.01%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            0.72%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.66%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            0.07%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.02%  44.96 sec  44.96 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 5                           3.78%  44.96 sec  44.98 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   1.23%  44.96 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            0.29%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.18%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.08%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.01%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.12%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.05%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.01%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.97 sec  44.97 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            0.70%  44.97 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.64%  44.97 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            0.07%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.02%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Net group 6                           4.56%  44.98 sec  44.99 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | | +-Generate topology                   0.00%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1a                            0.33%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Pattern routing (1T)              0.18%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Add via demand to 2D              0.04%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1b                            0.07%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1c                            0.01%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1d                            0.01%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1e                            0.11%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Route legalization                0.04%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | | +-Legalize Blockage Violations    0.00%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1f                            0.01%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1g                            0.10%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.05%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Phase 1h                            0.11%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | | +-Post Routing                      0.07%  44.98 sec  44.98 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Layer assignment (1T)               1.53%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       +-Export 3D cong map                      1.98%  45.00 sec  45.00 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | +-Export 2D cong map                    1.10%  45.00 sec  45.00 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       +-Extract Global 3D Wires                 0.03%  45.00 sec  45.00 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       +-Track Assignment (1T)                   4.76%  45.00 sec  45.02 sec  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | +-Initialization                        0.01%  45.00 sec  45.00 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Track Assignment Kernel               4.56%  45.00 sec  45.02 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | +-Free Memory                           0.00%  45.02 sec  45.02 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       +-Export                                  5.20%  45.02 sec  45.04 sec  0.02 sec  0.02 sec 
[05/14 01:31:45     90s] (I)       | +-Export DB wires                       0.50%  45.02 sec  45.02 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Export all nets                     0.32%  45.02 sec  45.02 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | | +-Set wire vias                       0.06%  45.02 sec  45.02 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       | +-Report wirelength                     2.14%  45.02 sec  45.03 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | +-Update net boxes                      2.35%  45.03 sec  45.04 sec  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)       | +-Update timing                         0.00%  45.04 sec  45.04 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)       +-Postprocess design                      0.20%  45.04 sec  45.04 sec  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)      ===================== Summary by functions =====================
[05/14 01:31:45     90s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:31:45     90s] (I)      ----------------------------------------------------------------
[05/14 01:31:45     90s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.19 sec 
[05/14 01:31:45     90s] (I)        1  Global Routing                  70.53%  0.23 sec  0.11 sec 
[05/14 01:31:45     90s] (I)        1  Import and model                14.25%  0.05 sec  0.03 sec 
[05/14 01:31:45     90s] (I)        1  Export                           5.20%  0.02 sec  0.02 sec 
[05/14 01:31:45     90s] (I)        1  Track Assignment (1T)            4.76%  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        1  Export 3D cong map               1.98%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        1  Postprocess design               0.20%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Net group 1                     36.64%  0.12 sec  0.05 sec 
[05/14 01:31:45     90s] (I)        2  Net group 2                     14.37%  0.05 sec  0.02 sec 
[05/14 01:31:45     90s] (I)        2  Create route DB                  8.21%  0.03 sec  0.02 sec 
[05/14 01:31:45     90s] (I)        2  Net group 3                      5.09%  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Track Assignment Kernel          4.56%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Net group 6                      4.56%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Net group 4                      4.22%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Create place DB                  4.08%  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Net group 5                      3.78%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Update net boxes                 2.35%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Report wirelength                2.14%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Create route kernel              1.22%  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        2  Export 2D cong map               1.10%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Export DB wires                  0.50%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Layer assignment (1T)           30.92%  0.10 sec  0.04 sec 
[05/14 01:31:45     90s] (I)        3  Import route data (1T)           7.82%  0.03 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        3  Generate topology                6.20%  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1g                         4.75%  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        3  Import place data                4.03%  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1a                         2.66%  0.01 sec  0.02 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1h                         2.63%  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1d                         0.93%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1e                         0.88%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1b                         0.53%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Export all nets                  0.32%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Set wire vias                    0.06%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Post Routing                     4.93%  0.02 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        4  Model blockage capacity          4.15%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        4  Read nets                        2.66%  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Read instances and placement     2.31%  0.01 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Pattern routing (1T)             1.50%  0.00 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        4  Read blockages ( Layer 2-11 )    0.60%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Route legalization               0.36%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Read prerouted                   0.27%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Initialize 3D grid graph         0.19%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Move terms for access (1T)       0.11%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Read unlegalized nets            0.08%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Add via demand to 2D             0.04%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Initialize 3D capacity           3.87%  0.01 sec  0.01 sec 
[05/14 01:31:45     90s] (I)        5  Read instance blockages          0.17%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Legalize Blockage Violations     0.07%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:31:45     90s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/14 01:31:45     90s]       Routing using eGR only done.
[05/14 01:31:45     90s] Net route status summary:
[05/14 01:31:45     90s]   Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=69, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:45     90s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s] CCOPT: Done with clock implementation routing.
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 01:31:45     90s]     Clock implementation routing done.
[05/14 01:31:45     90s]     Leaving CCOpt scope - extractRC...
[05/14 01:31:45     90s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 01:31:45     90s] Extraction called for design 'mcs4' of instances=2049 and nets=2108 using extraction engine 'preRoute' .
[05/14 01:31:45     90s] PreRoute RC Extraction called for design mcs4.
[05/14 01:31:45     90s] RC Extraction called in multi-corner(2) mode.
[05/14 01:31:45     90s] RCMode: PreRoute
[05/14 01:31:45     90s]       RC Corner Indexes            0       1   
[05/14 01:31:45     90s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:31:45     90s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:45     90s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:45     90s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:31:45     90s] Shrink Factor                : 1.00000
[05/14 01:31:45     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:31:45     90s] Using Quantus QRC technology file ...
[05/14 01:31:45     90s] 
[05/14 01:31:45     90s] Trim Metal Layers:
[05/14 01:31:45     90s] LayerId::1 widthSet size::1
[05/14 01:31:45     90s] LayerId::2 widthSet size::1
[05/14 01:31:45     90s] LayerId::3 widthSet size::1
[05/14 01:31:45     90s] LayerId::4 widthSet size::1
[05/14 01:31:45     90s] LayerId::5 widthSet size::1
[05/14 01:31:45     90s] LayerId::6 widthSet size::1
[05/14 01:31:45     90s] LayerId::7 widthSet size::1
[05/14 01:31:45     90s] LayerId::8 widthSet size::1
[05/14 01:31:45     90s] LayerId::9 widthSet size::1
[05/14 01:31:45     90s] LayerId::10 widthSet size::1
[05/14 01:31:45     90s] LayerId::11 widthSet size::1
[05/14 01:31:45     90s] Updating RC grid for preRoute extraction ...
[05/14 01:31:45     90s] eee: pegSigSF::1.070000
[05/14 01:31:45     90s] Initializing multi-corner resistance tables ...
[05/14 01:31:45     90s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:31:45     90s] eee: l::2 avDens::0.132098 usedTrk::960.018889 availTrk::7267.500000 sigTrk::960.018889
[05/14 01:31:45     90s] eee: l::3 avDens::0.129468 usedTrk::1083.647429 availTrk::8370.000000 sigTrk::1083.647429
[05/14 01:31:45     90s] eee: l::4 avDens::0.033251 usedTrk::244.492837 availTrk::7353.000000 sigTrk::244.492837
[05/14 01:31:45     90s] eee: l::5 avDens::0.012618 usedTrk::28.390058 availTrk::2250.000000 sigTrk::28.390058
[05/14 01:31:45     90s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 01:31:45     90s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:45     90s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:45     90s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:45     90s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:45     90s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:45     90s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:31:45     90s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.044815 ; aWlH: 0.000000 ; Pmax: 0.805600 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:31:45     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1525.262M)
[05/14 01:31:45     90s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 01:31:45     90s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:45     90s]     Leaving CCOpt scope - Initializing placement interface...
[05/14 01:31:45     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:1525.3M, EPOCH TIME: 1747200705.989112
[05/14 01:31:45     90s] z: 2, totalTracks: 1
[05/14 01:31:45     90s] z: 4, totalTracks: 1
[05/14 01:31:45     90s] z: 6, totalTracks: 1
[05/14 01:31:45     90s] z: 8, totalTracks: 1
[05/14 01:31:45     90s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:45     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.3M, EPOCH TIME: 1747200705.997275
[05/14 01:31:46     90s] 
[05/14 01:31:46     90s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:46     90s] OPERPROF:     Starting CMU at level 3, MEM:1525.3M, EPOCH TIME: 1747200706.051879
[05/14 01:31:46     90s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1525.3M, EPOCH TIME: 1747200706.053421
[05/14 01:31:46     90s] 
[05/14 01:31:46     90s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:46     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1525.3M, EPOCH TIME: 1747200706.054075
[05/14 01:31:46     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1525.3M, EPOCH TIME: 1747200706.054180
[05/14 01:31:46     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1525.3M, EPOCH TIME: 1747200706.054247
[05/14 01:31:46     90s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1525.3MB).
[05/14 01:31:46     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1525.3M, EPOCH TIME: 1747200706.054906
[05/14 01:31:46     90s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:46     90s]     Legalizer reserving space for clock trees
[05/14 01:31:46     90s]     Calling post conditioning for eGRPC...
[05/14 01:31:46     90s]       eGRPC...
[05/14 01:31:46     90s]         eGRPC active optimizations:
[05/14 01:31:46     90s]          - Move Down
[05/14 01:31:46     90s]          - Downsizing before DRV sizing
[05/14 01:31:46     90s]          - DRV fixing with sizing
[05/14 01:31:46     90s]          - Move to fanout
[05/14 01:31:46     90s]          - Cloning
[05/14 01:31:46     90s]         
[05/14 01:31:46     90s]         Currently running CTS, using active skew data
[05/14 01:31:46     90s]         Reset bufferability constraints...
[05/14 01:31:46     90s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/14 01:31:46     90s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:31:46     90s] End AAE Lib Interpolated Model. (MEM=1525.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:46     90s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:46     90s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:46     90s]         Clock DAG stats eGRPC initial state:
[05/14 01:31:46     90s]           cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:46     90s]           misc counts      : r=1, pp=0
[05/14 01:31:46     90s]           cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:46     90s]           cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:46     90s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:46     90s]           wire capacitance : top=0.000pF, trunk=0.264pF, leaf=0.196pF, total=0.460pF
[05/14 01:31:46     90s]           wire lengths     : top=0.000um, trunk=4362.675um, leaf=2635.035um, total=6997.710um
[05/14 01:31:46     90s]           hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:46     90s]         Clock DAG net violations eGRPC initial state:
[05/14 01:31:46     90s]           Remaining Transition : {count=7, worst=[0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
[05/14 01:31:46     90s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/14 01:31:46     90s]           Trunk : target=0.100ns count=62 avg=0.071ns sd=0.022ns min=0.004ns max=0.105ns {18 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     90s]           Leaf  : target=0.100ns count=7 avg=0.099ns sd=0.004ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     90s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/14 01:31:46     90s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:46     90s]         Clock DAG hash eGRPC initial state: 3308779431517361283 5157528221565861674
[05/14 01:31:46     90s]         Clock DAG hash eGRPC initial state: 3308779431517361283 5157528221565861674
[05/14 01:31:46     90s]         Primary reporting skew groups eGRPC initial state:
[05/14 01:31:46     90s]           skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444, avg=2.437, sd=0.007], skew [0.023 vs 0.105], 100% {2.421, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.022)
[05/14 01:31:46     90s]               min path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/14 01:31:46     90s]               max path sink: i4004_alu_board_n0891_reg/CK
[05/14 01:31:46     90s]         Skew group summary eGRPC initial state:
[05/14 01:31:46     90s]           skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444, avg=2.437, sd=0.007], skew [0.023 vs 0.105], 100% {2.421, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.022)
[05/14 01:31:46     90s]           skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.421, max=2.444, avg=2.437, sd=0.007], skew [0.023 vs 0.105], 100% {2.421, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.022)
[05/14 01:31:46     90s]         eGRPC Moving buffers...
[05/14 01:31:46     90s]           Clock DAG hash before 'eGRPC Moving buffers': 3308779431517361283 5157528221565861674
[05/14 01:31:46     90s]           Violation analysis...
[05/14 01:31:46     90s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:46     90s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]             Nodes to move:         3
[05/14 01:31:46     91s]             Processed:             3
[05/14 01:31:46     91s]             Moved (slew improved): 0
[05/14 01:31:46     91s]             Moved (slew fixed):    0
[05/14 01:31:46     91s]             Not moved:             3
[05/14 01:31:46     91s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/14 01:31:46     91s]             cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:46     91s]             misc counts      : r=1, pp=0
[05/14 01:31:46     91s]             cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:46     91s]             cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:46     91s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:46     91s]             wire capacitance : top=0.000pF, trunk=0.264pF, leaf=0.196pF, total=0.460pF
[05/14 01:31:46     91s]             wire lengths     : top=0.000um, trunk=4362.675um, leaf=2635.035um, total=6997.710um
[05/14 01:31:46     91s]             hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:46     91s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/14 01:31:46     91s]             Remaining Transition : {count=7, worst=[0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
[05/14 01:31:46     91s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/14 01:31:46     91s]             Trunk : target=0.100ns count=62 avg=0.071ns sd=0.022ns min=0.004ns max=0.105ns {18 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]             Leaf  : target=0.100ns count=7 avg=0.099ns sd=0.004ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/14 01:31:46     91s]              Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Moving buffers': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Moving buffers': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]                 min path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/14 01:31:46     91s]                 max path sink: i4004_alu_board_n0891_reg/CK
[05/14 01:31:46     91s]           Skew group summary after 'eGRPC Moving buffers':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]           Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:46     91s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:46     91s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/14 01:31:46     91s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Artificially removing long paths...
[05/14 01:31:46     91s]             Clock DAG hash before 'Artificially removing long paths': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:46     91s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:46     91s]           Modifying slew-target multiplier from 1 to 0.9
[05/14 01:31:46     91s]           Downsizing prefiltering...
[05/14 01:31:46     91s]           Downsizing prefiltering done.
[05/14 01:31:46     91s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:46     91s]           DoDownSizing Summary : numSized = 0, numUnchanged = 39, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 30, numSkippedDueToCloseToSkewTarget = 0
[05/14 01:31:46     91s]           CCOpt-eGRPC Downsizing: considered: 39, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 38, unsuccessful: 0, sized: 0
[05/14 01:31:46     91s]           Reverting slew-target multiplier from 0.9 to 1
[05/14 01:31:46     91s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 01:31:46     91s]             cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:46     91s]             misc counts      : r=1, pp=0
[05/14 01:31:46     91s]             cell areas       : b=154.926um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=154.926um^2
[05/14 01:31:46     91s]             cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.025pF
[05/14 01:31:46     91s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:46     91s]             wire capacitance : top=0.000pF, trunk=0.264pF, leaf=0.196pF, total=0.460pF
[05/14 01:31:46     91s]             wire lengths     : top=0.000um, trunk=4362.675um, leaf=2635.035um, total=6997.710um
[05/14 01:31:46     91s]             hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:46     91s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 01:31:46     91s]             Remaining Transition : {count=7, worst=[0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
[05/14 01:31:46     91s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 01:31:46     91s]             Trunk : target=0.100ns count=62 avg=0.071ns sd=0.022ns min=0.004ns max=0.105ns {18 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]             Leaf  : target=0.100ns count=7 avg=0.099ns sd=0.004ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/14 01:31:46     91s]              Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX3: 4 CLKBUFX2: 57 
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]                 min path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/14 01:31:46     91s]                 max path sink: i4004_alu_board_n0891_reg/CK
[05/14 01:31:46     91s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.421, max=2.444], skew [0.023 vs 0.105]
[05/14 01:31:46     91s]           Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:46     91s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:46     91s]         eGRPC Fixing DRVs...
[05/14 01:31:46     91s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3308779431517361283 5157528221565861674
[05/14 01:31:46     91s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:31:46     91s]           CCOpt-eGRPC: considered: 69, tested: 69, violation detected: 7, violation ignored (due to small violation): 5, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]           PRO Statistics: Fix DRVs (cell sizing):
[05/14 01:31:46     91s]           =======================================
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]           Cell changes by Net Type:
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]           ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:31:46     91s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/14 01:31:46     91s]           ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:31:46     91s]           top                0                    0                    0            0                    0                    0
[05/14 01:31:46     91s]           trunk              1 [50.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/14 01:31:46     91s]           leaf               1 [50.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/14 01:31:46     91s]           ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:31:46     91s]           Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[05/14 01:31:46     91s]           ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.710um^2 (1.104%)
[05/14 01:31:46     91s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/14 01:31:46     91s]           
[05/14 01:31:46     91s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/14 01:31:46     91s]             cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:46     91s]             misc counts      : r=1, pp=0
[05/14 01:31:46     91s]             cell areas       : b=156.636um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=156.636um^2
[05/14 01:31:46     91s]             cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
[05/14 01:31:46     91s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:46     91s]             wire capacitance : top=0.000pF, trunk=0.264pF, leaf=0.196pF, total=0.460pF
[05/14 01:31:46     91s]             wire lengths     : top=0.000um, trunk=4362.675um, leaf=2635.035um, total=6997.710um
[05/14 01:31:46     91s]             hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:46     91s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/14 01:31:46     91s]             Remaining Transition : {count=5, worst=[0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.003ns
[05/14 01:31:46     91s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/14 01:31:46     91s]             Trunk : target=0.100ns count=62 avg=0.071ns sd=0.021ns min=0.004ns max=0.101ns {18 <= 0.060ns, 20 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]             Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.005ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/14 01:31:46     91s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX3: 5 CLKBUFX2: 56 
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Fixing DRVs': 15124648671748298420 1436210862167652981
[05/14 01:31:46     91s]           Clock DAG hash after 'eGRPC Fixing DRVs': 15124648671748298420 1436210862167652981
[05/14 01:31:46     91s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.403, max=2.444], skew [0.041 vs 0.105]
[05/14 01:31:46     91s]                 min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:31:46     91s]                 max path sink: i4004_alu_board_n0891_reg/CK
[05/14 01:31:46     91s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.403, max=2.444], skew [0.041 vs 0.105]
[05/14 01:31:46     91s]             skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.403, max=2.444], skew [0.041 vs 0.105]
[05/14 01:31:46     91s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:31:46     91s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Slew Diagnostics: After DRV fixing
[05/14 01:31:46     91s]         ==================================
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Global Causes:
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         -------------------------------------
[05/14 01:31:46     91s]         Cause
[05/14 01:31:46     91s]         -------------------------------------
[05/14 01:31:46     91s]         DRV fixing with buffering is disabled
[05/14 01:31:46     91s]         -------------------------------------
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Top 5 overslews:
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         -----------------------------------------------------------------------------
[05/14 01:31:46     91s]         Overslew    Causes                                      Driving Pin
[05/14 01:31:46     91s]         -----------------------------------------------------------------------------
[05/14 01:31:46     91s]         0.001ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00065/Y
[05/14 01:31:46     91s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00005/Y
[05/14 01:31:46     91s]         0.000ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00094/Y
[05/14 01:31:46     91s]         0.000ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00003/Y
[05/14 01:31:46     91s]         0.000ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00097/Y
[05/14 01:31:46     91s]         -----------------------------------------------------------------------------
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         Cause                                       Occurences
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         Violation below threshold for DRV sizing        5
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Violation diagnostics counts from the 5 nodes that have violations:
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         Cause                                       Occurences
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         Violation below threshold for DRV sizing        5
[05/14 01:31:46     91s]         ------------------------------------------------------
[05/14 01:31:46     91s]         
[05/14 01:31:46     91s]         Reconnecting optimized routes...
[05/14 01:31:46     91s]         Reset timing graph...
[05/14 01:31:46     91s] Ignoring AAE DB Resetting ...
[05/14 01:31:46     91s]         Reset timing graph done.
[05/14 01:31:46     91s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:46     91s]         Violation analysis...
[05/14 01:31:46     91s] End AAE Lib Interpolated Model. (MEM=1566.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:46     91s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:46     91s]         Moving clock insts towards fanout...
[05/14 01:31:46     91s]         Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[05/14 01:31:46     91s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:31:46     91s]         Clock instances to consider for cloning: 0
[05/14 01:31:46     91s]         Reset timing graph...
[05/14 01:31:46     91s] Ignoring AAE DB Resetting ...
[05/14 01:31:46     91s]         Reset timing graph done.
[05/14 01:31:46     91s]         Set dirty flag on 2 instances, 4 nets
[05/14 01:31:46     91s] End AAE Lib Interpolated Model. (MEM=1566.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:31:46     91s]         Clock DAG stats before routing clock trees:
[05/14 01:31:46     91s]           cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:31:46     91s]           misc counts      : r=1, pp=0
[05/14 01:31:46     91s]           cell areas       : b=156.636um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=156.636um^2
[05/14 01:31:46     91s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
[05/14 01:31:46     91s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:31:46     91s]           wire capacitance : top=0.000pF, trunk=0.264pF, leaf=0.196pF, total=0.460pF
[05/14 01:31:46     91s]           wire lengths     : top=0.000um, trunk=4362.675um, leaf=2635.035um, total=6997.710um
[05/14 01:31:46     91s]           hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:31:46     91s]         Clock DAG net violations before routing clock trees:
[05/14 01:31:46     91s]           Remaining Transition : {count=5, worst=[0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.003ns
[05/14 01:31:46     91s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/14 01:31:46     91s]           Trunk : target=0.100ns count=62 avg=0.071ns sd=0.021ns min=0.004ns max=0.101ns {18 <= 0.060ns, 20 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.005ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:31:46     91s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/14 01:31:46     91s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX3: 5 CLKBUFX2: 56 
[05/14 01:31:46     91s]         Clock DAG hash before routing clock trees: 15124648671748298420 1436210862167652981
[05/14 01:31:46     91s]         Clock DAG hash before routing clock trees: 15124648671748298420 1436210862167652981
[05/14 01:31:46     91s]         Primary reporting skew groups before routing clock trees:
[05/14 01:31:46     91s]           skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.403, max=2.444, avg=2.432, sd=0.013], skew [0.041 vs 0.105], 100% {2.403, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.040)
[05/14 01:31:46     91s]               min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:31:46     91s]               max path sink: i4004_alu_board_n0891_reg/CK
[05/14 01:31:46     91s]         Skew group summary before routing clock trees:
[05/14 01:31:46     91s]           skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.403, max=2.444, avg=2.432, sd=0.013], skew [0.041 vs 0.105], 100% {2.403, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.040)
[05/14 01:31:46     91s]           skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.403, max=2.444, avg=2.432, sd=0.013], skew [0.041 vs 0.105], 100% {2.403, 2.444} (wid=1.258 ws=0.003) (gid=1.187 gs=0.040)
[05/14 01:31:46     91s]       eGRPC done.
[05/14 01:31:46     91s]     Calling post conditioning for eGRPC done.
[05/14 01:31:46     91s]   eGR Post Conditioning loop iteration 0 done.
[05/14 01:31:46     91s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/14 01:31:46     91s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:31:46     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1576.0M, EPOCH TIME: 1747200706.902137
[05/14 01:31:46     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1573.0M, EPOCH TIME: 1747200706.917572
[05/14 01:31:46     91s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:31:46     91s]   Leaving CCOpt scope - ClockRefiner...
[05/14 01:31:46     91s]   Assigned high priority to 0 instances.
[05/14 01:31:46     91s]   Soft fixed 68 clock instances.
[05/14 01:31:46     91s]   Performing Single Pass Refine Place.
[05/14 01:31:46     91s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/14 01:31:46     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1544.5M, EPOCH TIME: 1747200706.940671
[05/14 01:31:46     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1544.5M, EPOCH TIME: 1747200706.940885
[05/14 01:31:46     91s] z: 2, totalTracks: 1
[05/14 01:31:46     91s] z: 4, totalTracks: 1
[05/14 01:31:46     91s] z: 6, totalTracks: 1
[05/14 01:31:46     91s] z: 8, totalTracks: 1
[05/14 01:31:46     91s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:31:46     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1544.5M, EPOCH TIME: 1747200706.956682
[05/14 01:31:46     91s] Info: 68 insts are soft-fixed.
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:47     91s] OPERPROF:       Starting CMU at level 4, MEM:1544.5M, EPOCH TIME: 1747200707.011112
[05/14 01:31:47     91s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1544.5M, EPOCH TIME: 1747200707.013105
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:31:47     91s] Info: 68 insts are soft-fixed.
[05/14 01:31:47     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.057, MEM:1544.5M, EPOCH TIME: 1747200707.014080
[05/14 01:31:47     91s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1544.5M, EPOCH TIME: 1747200707.014331
[05/14 01:31:47     91s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1544.5M, EPOCH TIME: 1747200707.014470
[05/14 01:31:47     91s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1544.5MB).
[05/14 01:31:47     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.074, MEM:1544.5M, EPOCH TIME: 1747200707.015360
[05/14 01:31:47     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.075, MEM:1544.5M, EPOCH TIME: 1747200707.015441
[05/14 01:31:47     91s] TDRefine: refinePlace mode is spiral
[05/14 01:31:47     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.4
[05/14 01:31:47     91s] OPERPROF: Starting RefinePlace at level 1, MEM:1544.5M, EPOCH TIME: 1747200707.015565
[05/14 01:31:47     91s] *** Starting refinePlace (0:01:32 mem=1544.5M) ***
[05/14 01:31:47     91s] Total net bbox length = 2.976e+04 (1.440e+04 1.536e+04) (ext = 1.547e+02)
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:31:47     91s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1544.5M, EPOCH TIME: 1747200707.025370
[05/14 01:31:47     91s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:31:47     91s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1544.5M, EPOCH TIME: 1747200707.026681
[05/14 01:31:47     91s] Info: 68 insts are soft-fixed.
[05/14 01:31:47     91s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:47     91s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:47     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:47     91s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:47     91s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:47     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1544.5M, EPOCH TIME: 1747200707.039631
[05/14 01:31:47     91s] Starting refinePlace ...
[05/14 01:31:47     91s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:47     91s] One DDP V2 for no tweak run.
[05/14 01:31:47     91s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:47     91s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 01:31:47     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1544.5MB) @(0:01:32 - 0:01:32).
[05/14 01:31:47     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:31:47     91s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:31:47     91s] Move report: legalization moves 23 insts, mean move: 1.14 um, max move: 3.42 um spiral
[05/14 01:31:47     91s] 	Max move on inst (g25030__8428): (103.20, 67.64) --> (103.20, 71.06)
[05/14 01:31:47     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:47     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:31:47     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1544.5MB) @(0:01:32 - 0:01:32).
[05/14 01:31:47     91s] Move report: Detail placement moves 23 insts, mean move: 1.14 um, max move: 3.42 um 
[05/14 01:31:47     91s] 	Max move on inst (g25030__8428): (103.20, 67.64) --> (103.20, 71.06)
[05/14 01:31:47     91s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1544.5MB
[05/14 01:31:47     91s] Statistics of distance of Instance movement in refine placement:
[05/14 01:31:47     91s]   maximum (X+Y) =         3.42 um
[05/14 01:31:47     91s]   inst (g25030__8428) with max move: (103.2, 67.64) -> (103.2, 71.06)
[05/14 01:31:47     91s]   mean    (X+Y) =         1.14 um
[05/14 01:31:47     91s] Summary Report:
[05/14 01:31:47     91s] Instances move: 23 (out of 2049 movable)
[05/14 01:31:47     91s] Instances flipped: 0
[05/14 01:31:47     91s] Mean displacement: 1.14 um
[05/14 01:31:47     91s] Max displacement: 3.42 um (Instance: g25030__8428) (103.2, 67.64) -> (103.2, 71.06)
[05/14 01:31:47     91s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/14 01:31:47     91s] 	Violation at original loc: Placement Blockage Violation
[05/14 01:31:47     91s] Total instances moved : 23
[05/14 01:31:47     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.144, MEM:1544.5M, EPOCH TIME: 1747200707.183758
[05/14 01:31:47     91s] Total net bbox length = 2.978e+04 (1.441e+04 1.538e+04) (ext = 1.547e+02)
[05/14 01:31:47     91s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1544.5MB
[05/14 01:31:47     91s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1544.5MB) @(0:01:32 - 0:01:32).
[05/14 01:31:47     91s] *** Finished refinePlace (0:01:32 mem=1544.5M) ***
[05/14 01:31:47     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.4
[05/14 01:31:47     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.171, MEM:1544.5M, EPOCH TIME: 1747200707.187035
[05/14 01:31:47     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1544.5M, EPOCH TIME: 1747200707.187100
[05/14 01:31:47     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1525.5M, EPOCH TIME: 1747200707.195181
[05/14 01:31:47     91s]   ClockRefiner summary
[05/14 01:31:47     91s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 725).
[05/14 01:31:47     91s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 68).
[05/14 01:31:47     91s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/14 01:31:47     91s]   Restoring pStatusCts on 68 clock instances.
[05/14 01:31:47     91s]   Revert refine place priority changes on 0 instances.
[05/14 01:31:47     91s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:31:47     91s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.8)
[05/14 01:31:47     91s]   CCOpt::Phase::Routing...
[05/14 01:31:47     91s]   Clock implementation routing...
[05/14 01:31:47     91s]     Leaving CCOpt scope - Routing Tools...
[05/14 01:31:47     91s] Net route status summary:
[05/14 01:31:47     91s]   Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=69, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:47     91s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:31:47     91s]     Routing using eGR in eGR->NR Step...
[05/14 01:31:47     91s]       Early Global Route - eGR->Nr High Frequency step...
[05/14 01:31:47     91s] (ccopt eGR): There are 69 nets for routing of which 69 have one or more fixed wires.
[05/14 01:31:47     91s] (ccopt eGR): Start to route 69 all nets
[05/14 01:31:47     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      ==================== Layers =====================
[05/14 01:31:47     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:47     91s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:31:47     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:47     91s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:31:47     91s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:31:47     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:47     91s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:31:47     91s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:31:47     91s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:31:47     91s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:31:47     91s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:31:47     91s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:31:47     91s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:31:47     91s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:31:47     91s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:31:47     91s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:31:47     91s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:31:47     91s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:31:47     91s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:31:47     91s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:31:47     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:31:47     91s] (I)      Started Import and model ( Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      Default pattern map key = mcs4_default.
[05/14 01:31:47     91s] (I)      == Non-default Options ==
[05/14 01:31:47     91s] (I)      Clean congestion better                            : true
[05/14 01:31:47     91s] (I)      Estimate vias on DPT layer                         : true
[05/14 01:31:47     91s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 01:31:47     91s] (I)      Layer constraints as soft constraints              : true
[05/14 01:31:47     91s] (I)      Soft top layer                                     : true
[05/14 01:31:47     91s] (I)      Skip prospective layer relax nets                  : true
[05/14 01:31:47     91s] (I)      Better NDR handling                                : true
[05/14 01:31:47     91s] (I)      Improved NDR modeling in LA                        : true
[05/14 01:31:47     91s] (I)      Routing cost fix for NDR handling                  : true
[05/14 01:31:47     91s] (I)      Block tracks for preroutes                         : true
[05/14 01:31:47     91s] (I)      Assign IRoute by net group key                     : true
[05/14 01:31:47     91s] (I)      Block unroutable channels                          : true
[05/14 01:31:47     91s] (I)      Block unroutable channels 3D                       : true
[05/14 01:31:47     91s] (I)      Bound layer relaxed segment wl                     : true
[05/14 01:31:47     91s] (I)      Blocked pin reach length threshold                 : 2
[05/14 01:31:47     91s] (I)      Check blockage within NDR space in TA              : true
[05/14 01:31:47     91s] (I)      Skip must join for term with via pillar            : true
[05/14 01:31:47     91s] (I)      Model find APA for IO pin                          : true
[05/14 01:31:47     91s] (I)      On pin location for off pin term                   : true
[05/14 01:31:47     91s] (I)      Handle EOL spacing                                 : true
[05/14 01:31:47     91s] (I)      Merge PG vias by gap                               : true
[05/14 01:31:47     91s] (I)      Maximum routing layer                              : 11
[05/14 01:31:47     91s] (I)      Route selected nets only                           : true
[05/14 01:31:47     91s] (I)      Refine MST                                         : true
[05/14 01:31:47     91s] (I)      Honor PRL                                          : true
[05/14 01:31:47     91s] (I)      Strong congestion aware                            : true
[05/14 01:31:47     91s] (I)      Improved initial location for IRoutes              : true
[05/14 01:31:47     91s] (I)      Multi panel TA                                     : true
[05/14 01:31:47     91s] (I)      Penalize wire overlap                              : true
[05/14 01:31:47     91s] (I)      Expand small instance blockage                     : true
[05/14 01:31:47     91s] (I)      Reduce via in TA                                   : true
[05/14 01:31:47     91s] (I)      SS-aware routing                                   : true
[05/14 01:31:47     91s] (I)      Improve tree edge sharing                          : true
[05/14 01:31:47     91s] (I)      Improve 2D via estimation                          : true
[05/14 01:31:47     91s] (I)      Refine Steiner tree                                : true
[05/14 01:31:47     91s] (I)      Build spine tree                                   : true
[05/14 01:31:47     91s] (I)      Model pass through capacity                        : true
[05/14 01:31:47     91s] (I)      Extend blockages by a half GCell                   : true
[05/14 01:31:47     91s] (I)      Consider pin shapes                                : true
[05/14 01:31:47     91s] (I)      Consider pin shapes for all nodes                  : true
[05/14 01:31:47     91s] (I)      Consider NR APA                                    : true
[05/14 01:31:47     91s] (I)      Consider IO pin shape                              : true
[05/14 01:31:47     91s] (I)      Fix pin connection bug                             : true
[05/14 01:31:47     91s] (I)      Consider layer RC for local wires                  : true
[05/14 01:31:47     91s] (I)      Route to clock mesh pin                            : true
[05/14 01:31:47     91s] (I)      LA-aware pin escape length                         : 2
[05/14 01:31:47     91s] (I)      Connect multiple ports                             : true
[05/14 01:31:47     91s] (I)      Split for must join                                : true
[05/14 01:31:47     91s] (I)      Number of threads                                  : 1
[05/14 01:31:47     91s] (I)      Routing effort level                               : 10000
[05/14 01:31:47     91s] (I)      Prefer layer length threshold                      : 8
[05/14 01:31:47     91s] (I)      Overflow penalty cost                              : 10
[05/14 01:31:47     91s] (I)      A-star cost                                        : 0.300000
[05/14 01:31:47     91s] (I)      Misalignment cost                                  : 10.000000
[05/14 01:31:47     91s] (I)      Threshold for short IRoute                         : 6
[05/14 01:31:47     91s] (I)      Via cost during post routing                       : 1.000000
[05/14 01:31:47     91s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 01:31:47     91s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 01:31:47     91s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 01:31:47     91s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 01:31:47     91s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 01:31:47     91s] (I)      PG-aware similar topology routing                  : true
[05/14 01:31:47     91s] (I)      Maze routing via cost fix                          : true
[05/14 01:31:47     91s] (I)      Apply PRL on PG terms                              : true
[05/14 01:31:47     91s] (I)      Apply PRL on obs objects                           : true
[05/14 01:31:47     91s] (I)      Handle range-type spacing rules                    : true
[05/14 01:31:47     91s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 01:31:47     91s] (I)      Parallel spacing query fix                         : true
[05/14 01:31:47     91s] (I)      Force source to root IR                            : true
[05/14 01:31:47     91s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 01:31:47     91s] (I)      Do not relax to DPT layer                          : true
[05/14 01:31:47     91s] (I)      No DPT in post routing                             : true
[05/14 01:31:47     91s] (I)      Modeling PG via merging fix                        : true
[05/14 01:31:47     91s] (I)      Shield aware TA                                    : true
[05/14 01:31:47     91s] (I)      Strong shield aware TA                             : true
[05/14 01:31:47     91s] (I)      Overflow calculation fix in LA                     : true
[05/14 01:31:47     91s] (I)      Post routing fix                                   : true
[05/14 01:31:47     91s] (I)      Strong post routing                                : true
[05/14 01:31:47     91s] (I)      Access via pillar from top                         : true
[05/14 01:31:47     91s] (I)      NDR via pillar fix                                 : true
[05/14 01:31:47     91s] (I)      Violation on path threshold                        : 1
[05/14 01:31:47     91s] (I)      Pass through capacity modeling                     : true
[05/14 01:31:47     91s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 01:31:47     91s] (I)      Select term pin box for io pin                     : true
[05/14 01:31:47     91s] (I)      Penalize NDR sharing                               : true
[05/14 01:31:47     91s] (I)      Enable special modeling                            : false
[05/14 01:31:47     91s] (I)      Keep fixed segments                                : true
[05/14 01:31:47     91s] (I)      Reorder net groups by key                          : true
[05/14 01:31:47     91s] (I)      Increase net scenic ratio                          : true
[05/14 01:31:47     91s] (I)      Method to set GCell size                           : row
[05/14 01:31:47     91s] (I)      Connect multiple ports and must join fix           : true
[05/14 01:31:47     91s] (I)      Avoid high resistance layers                       : true
[05/14 01:31:47     91s] (I)      Model find APA for IO pin fix                      : true
[05/14 01:31:47     91s] (I)      Avoid connecting non-metal layers                  : true
[05/14 01:31:47     91s] (I)      Use track pitch for NDR                            : true
[05/14 01:31:47     91s] (I)      Enable layer relax to lower layer                  : true
[05/14 01:31:47     91s] (I)      Enable layer relax to upper layer                  : true
[05/14 01:31:47     91s] (I)      Top layer relaxation fix                           : true
[05/14 01:31:47     91s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:31:47     91s] (I)      Use row-based GCell size
[05/14 01:31:47     91s] (I)      Use row-based GCell align
[05/14 01:31:47     91s] (I)      layer 0 area = 80000
[05/14 01:31:47     91s] (I)      layer 1 area = 80000
[05/14 01:31:47     91s] (I)      layer 2 area = 80000
[05/14 01:31:47     91s] (I)      layer 3 area = 80000
[05/14 01:31:47     91s] (I)      layer 4 area = 80000
[05/14 01:31:47     91s] (I)      layer 5 area = 80000
[05/14 01:31:47     91s] (I)      layer 6 area = 80000
[05/14 01:31:47     91s] (I)      layer 7 area = 80000
[05/14 01:31:47     91s] (I)      layer 8 area = 80000
[05/14 01:31:47     91s] (I)      layer 9 area = 400000
[05/14 01:31:47     91s] (I)      layer 10 area = 400000
[05/14 01:31:47     91s] (I)      GCell unit size   : 3420
[05/14 01:31:47     91s] (I)      GCell multiplier  : 1
[05/14 01:31:47     91s] (I)      GCell row height  : 3420
[05/14 01:31:47     91s] (I)      Actual row height : 3420
[05/14 01:31:47     91s] (I)      GCell align ref   : 5200 5320
[05/14 01:31:47     91s] [NR-eGR] Track table information for default rule: 
[05/14 01:31:47     91s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:31:47     91s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:31:47     91s] (I)      ==================== Default via =====================
[05/14 01:31:47     91s] (I)      +----+------------------+----------------------------+
[05/14 01:31:47     91s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 01:31:47     91s] (I)      +----+------------------+----------------------------+
[05/14 01:31:47     91s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 01:31:47     91s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 01:31:47     91s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 01:31:47     91s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 01:31:47     91s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 01:31:47     91s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 01:31:47     91s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 01:31:47     91s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 01:31:47     91s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 01:31:47     91s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 01:31:47     91s] (I)      +----+------------------+----------------------------+
[05/14 01:31:47     91s] [NR-eGR] Read 806 PG shapes
[05/14 01:31:47     91s] [NR-eGR] Read 0 clock shapes
[05/14 01:31:47     91s] [NR-eGR] Read 0 other shapes
[05/14 01:31:47     91s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:31:47     91s] [NR-eGR] #Instance Blockages : 0
[05/14 01:31:47     91s] [NR-eGR] #PG Blockages       : 806
[05/14 01:31:47     91s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:31:47     91s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:31:47     91s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:31:47     91s] [NR-eGR] #Other Blockages    : 0
[05/14 01:31:47     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:31:47     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 01:31:47     91s] [NR-eGR] Read 2060 nets ( ignored 1991 )
[05/14 01:31:47     91s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 01:31:47     91s] (I)      early_global_route_priority property id does not exist.
[05/14 01:31:47     91s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 01:31:47     91s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:31:47     91s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:31:47     91s] (I)      Moved 1 terms for better access 
[05/14 01:31:47     91s] (I)      Number of ignored nets                =      0
[05/14 01:31:47     91s] (I)      Number of connected nets              =      0
[05/14 01:31:47     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:31:47     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:31:47     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:31:47     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:31:47     91s] [NR-eGR] There are 69 clock nets ( 69 with NDR ).
[05/14 01:31:47     91s] (I)      Ndr track 0 does not exist
[05/14 01:31:47     91s] (I)      Ndr track 0 does not exist
[05/14 01:31:47     91s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:31:47     91s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:31:47     91s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:31:47     91s] (I)      Site width          :   400  (dbu)
[05/14 01:31:47     91s] (I)      Row height          :  3420  (dbu)
[05/14 01:31:47     91s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:31:47     91s] (I)      GCell width         :  3420  (dbu)
[05/14 01:31:47     91s] (I)      GCell height        :  3420  (dbu)
[05/14 01:31:47     91s] (I)      Grid                :   102   103    11
[05/14 01:31:47     91s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:31:47     91s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:31:47     91s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:31:47     91s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:31:47     91s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:31:47     91s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:31:47     91s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:31:47     91s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:31:47     91s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:31:47     91s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:31:47     91s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:31:47     91s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:31:47     91s] (I)      --------------------------------------------------------
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] [NR-eGR] ============ Routing rule table ============
[05/14 01:31:47     91s] [NR-eGR] Rule id: 0  Nets: 69
[05/14 01:31:47     91s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:31:47     91s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:31:47     91s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:31:47     91s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:31:47     91s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:31:47     91s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 01:31:47     91s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:31:47     91s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:31:47     91s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:31:47     91s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:47     91s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:31:47     91s] [NR-eGR] ========================================
[05/14 01:31:47     91s] [NR-eGR] 
[05/14 01:31:47     91s] (I)      =============== Blocked Tracks ===============
[05/14 01:31:47     91s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:47     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:31:47     91s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:47     91s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:31:47     91s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:31:47     91s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:31:47     91s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:31:47     91s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:31:47     91s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:31:47     91s] (I)      +-------+---------+----------+---------------+
[05/14 01:31:47     91s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      Reset routing kernel
[05/14 01:31:47     91s] (I)      Started Global Routing ( Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      totalPins=794  totalGlobalPin=794 (100.00%)
[05/14 01:31:47     91s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 1: route 69 net(s) in layer range [3, 4]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.879330e+03um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.879330e+03um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 4023 = (1774 H, 2249 V) = (1.89% H, 2.50% V) = (3.034e+03um H, 3.846e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 3969 = (1759 H, 2210 V) = (1.87% H, 2.46% V) = (3.008e+03um H, 3.779e+03um V)
[05/14 01:31:47     91s] (I)      #Nets         : 69
[05/14 01:31:47     91s] (I)      #Relaxed nets : 5
[05/14 01:31:47     91s] (I)      Wire length   : 3043
[05/14 01:31:47     91s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 3967 = (1759 H, 2208 V) = (1.87% H, 2.46% V) = (3.008e+03um H, 3.776e+03um V)
[05/14 01:31:47     91s] (I)      total 2D Cap : 367148 = (187792 H, 179356 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.457660e+03um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.457660e+03um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 4946 = (2235 H, 2711 V) = (1.19% H, 1.51% V) = (3.822e+03um H, 4.636e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 4893 = (2222 H, 2671 V) = (1.18% H, 1.49% V) = (3.800e+03um H, 4.567e+03um V)
[05/14 01:31:47     91s] (I)      #Nets         : 5
[05/14 01:31:47     91s] (I)      #Relaxed nets : 5
[05/14 01:31:47     91s] (I)      Wire length   : 0
[05/14 01:31:47     91s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 4893 = (2222 H, 2671 V) = (1.18% H, 1.49% V) = (3.800e+03um H, 4.567e+03um V)
[05/14 01:31:47     91s] (I)      total 2D Cap : 551522 = (281938 H, 269584 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.004112e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.004112e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 5872 = (2698 H, 3174 V) = (0.96% H, 1.18% V) = (4.614e+03um H, 5.428e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 5819 = (2685 H, 3134 V) = (0.95% H, 1.16% V) = (4.591e+03um H, 5.359e+03um V)
[05/14 01:31:47     91s] (I)      #Nets         : 5
[05/14 01:31:47     91s] (I)      #Relaxed nets : 5
[05/14 01:31:47     91s] (I)      Wire length   : 0
[05/14 01:31:47     91s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 5819 = (2685 H, 3134 V) = (0.95% H, 1.16% V) = (4.591e+03um H, 5.359e+03um V)
[05/14 01:31:47     91s] (I)      total 2D Cap : 681615 = (376084 H, 305531 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.162458e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.162458e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 6798 = (3161 H, 3637 V) = (0.84% H, 1.19% V) = (5.405e+03um H, 6.219e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 6745 = (3152 H, 3593 V) = (0.84% H, 1.18% V) = (5.390e+03um H, 6.144e+03um V)
[05/14 01:31:47     91s] (I)      #Nets         : 5
[05/14 01:31:47     91s] (I)      #Relaxed nets : 5
[05/14 01:31:47     91s] (I)      Wire length   : 0
[05/14 01:31:47     91s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 6745 = (3152 H, 3593 V) = (0.84% H, 1.18% V) = (5.390e+03um H, 6.144e+03um V)
[05/14 01:31:47     91s] (I)      total 2D Cap : 719253 = (413722 H, 305531 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.320804e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.320804e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 7724 = (3628 H, 4096 V) = (0.88% H, 1.34% V) = (6.204e+03um H, 7.004e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 7671 = (3619 H, 4052 V) = (0.87% H, 1.33% V) = (6.188e+03um H, 6.929e+03um V)
[05/14 01:31:47     91s] (I)      #Nets         : 5
[05/14 01:31:47     91s] (I)      #Relaxed nets : 5
[05/14 01:31:47     91s] (I)      Wire length   : 0
[05/14 01:31:47     91s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 7671 = (3619 H, 4052 V) = (0.87% H, 1.33% V) = (6.188e+03um H, 6.929e+03um V)
[05/14 01:31:47     91s] (I)      total 2D Cap : 809279 = (413722 H, 395557 V)
[05/14 01:31:47     91s] [NR-eGR] Layer group 6: route 5 net(s) in layer range [2, 11]
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1a Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1b Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.642284e+04um
[05/14 01:31:47     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:31:47     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1c Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1d Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1e Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.642284e+04um
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1f Route ============
[05/14 01:31:47     91s] (I)      Usage: 9604 = (4592 H, 5012 V) = (1.11% H, 1.27% V) = (7.852e+03um H, 8.571e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1g Route ============
[05/14 01:31:47     91s] (I)      Usage: 9593 = (4577 H, 5016 V) = (1.11% H, 1.27% V) = (7.827e+03um H, 8.577e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] (I)      ============  Phase 1h Route ============
[05/14 01:31:47     91s] (I)      Usage: 9592 = (4578 H, 5014 V) = (1.11% H, 1.27% V) = (7.828e+03um H, 8.574e+03um V)
[05/14 01:31:47     91s] (I)      
[05/14 01:31:47     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:31:47     91s] [NR-eGR]                        OverCon            
[05/14 01:31:47     91s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:31:47     91s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:31:47     91s] [NR-eGR] ----------------------------------------------
[05/14 01:31:47     91s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR] ----------------------------------------------
[05/14 01:31:47     91s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:31:47     91s] [NR-eGR] 
[05/14 01:31:47     91s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.11 sec, Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 01:31:47     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:31:47     91s] (I)      ============= Track Assignment ============
[05/14 01:31:47     91s] (I)      Started Track Assignment (1T) ( Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:31:47     91s] (I)      Run Multi-thread track assignment
[05/14 01:31:47     91s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.10 sec, Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      Started Export ( Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:31:47     91s] [NR-eGR] ------------------------------------
[05/14 01:31:47     91s] [NR-eGR]  Metal1   (1H)             0   8104 
[05/14 01:31:47     91s] [NR-eGR]  Metal2   (2V)         15950  12076 
[05/14 01:31:47     91s] [NR-eGR]  Metal3   (3H)         18263    738 
[05/14 01:31:47     91s] [NR-eGR]  Metal4   (4V)          4126     70 
[05/14 01:31:47     91s] [NR-eGR]  Metal5   (5H)           485      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:31:47     91s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:31:47     91s] [NR-eGR] ------------------------------------
[05/14 01:31:47     91s] [NR-eGR]           Total        38825  20988 
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] [NR-eGR] Total half perimeter of net bounding box: 29782um
[05/14 01:31:47     91s] [NR-eGR] Total length: 38825um, number of vias: 20988
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] [NR-eGR] Total eGR-routed clock nets wire length: 6997um, number of vias: 2137
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] [NR-eGR] Report for selected net(s) only.
[05/14 01:31:47     91s] [NR-eGR]                  Length (um)  Vias 
[05/14 01:31:47     91s] [NR-eGR] -----------------------------------
[05/14 01:31:47     91s] [NR-eGR]  Metal1   (1H)             0   793 
[05/14 01:31:47     91s] [NR-eGR]  Metal2   (2V)           816   923 
[05/14 01:31:47     91s] [NR-eGR]  Metal3   (3H)          2995   414 
[05/14 01:31:47     91s] [NR-eGR]  Metal4   (4V)          3059     7 
[05/14 01:31:47     91s] [NR-eGR]  Metal5   (5H)           126     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 01:31:47     91s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 01:31:47     91s] [NR-eGR] -----------------------------------
[05/14 01:31:47     91s] [NR-eGR]           Total         6997  2137 
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] [NR-eGR] Total half perimeter of net bounding box: 5078um
[05/14 01:31:47     91s] [NR-eGR] Total length: 6997um, number of vias: 2137
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] [NR-eGR] Total routed clock nets wire length: 6997um, number of vias: 2137
[05/14 01:31:47     91s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:31:47     91s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.35 sec, Curr Mem: 1525.47 MB )
[05/14 01:31:47     91s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:31:47     91s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:31:47     91s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:31:47     91s] (I)       Early Global Route kernel               100.00%  46.53 sec  46.88 sec  0.35 sec  0.17 sec 
[05/14 01:31:47     91s] (I)       +-Import and model                       17.56%  46.54 sec  46.60 sec  0.06 sec  0.02 sec 
[05/14 01:31:47     91s] (I)       | +-Create place DB                       2.22%  46.54 sec  46.55 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Import place data                   2.01%  46.54 sec  46.55 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read instances and placement      0.63%  46.54 sec  46.54 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read nets                         1.28%  46.54 sec  46.55 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | +-Create route DB                      13.90%  46.55 sec  46.60 sec  0.05 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Import route data (1T)             13.56%  46.55 sec  46.60 sec  0.05 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.56%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read routing blockages          0.00%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read instance blockages         0.16%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read PG blockages               0.07%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read clock blockages            0.01%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read other blockages            0.01%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read halo blockages             0.01%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Read boundary cut boxes         0.00%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read blackboxes                   0.00%  46.56 sec  46.56 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read prerouted                    0.24%  46.57 sec  46.57 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read unlegalized nets             0.09%  46.57 sec  46.57 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Read nets                         0.03%  46.57 sec  46.57 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Set up via pillars                0.00%  46.57 sec  46.57 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Initialize 3D grid graph          0.16%  46.57 sec  46.57 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Model blockage capacity           8.05%  46.57 sec  46.60 sec  0.03 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Initialize 3D capacity          7.79%  46.57 sec  46.60 sec  0.03 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | +-Move terms for access (1T)        0.09%  46.60 sec  46.60 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Read aux data                         0.00%  46.60 sec  46.60 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Others data preparation               0.02%  46.60 sec  46.60 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Create route kernel                   1.10%  46.60 sec  46.60 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Global Routing                         32.05%  46.60 sec  46.71 sec  0.11 sec  0.09 sec 
[05/14 01:31:47     91s] (I)       | +-Initialization                        0.03%  46.60 sec  46.60 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 1                           9.94%  46.60 sec  46.64 sec  0.03 sec  0.03 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   3.49%  46.60 sec  46.61 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            0.38%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.24%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.10%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.00%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.12%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.05%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.02%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.00%  46.62 sec  46.62 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            1.25%  46.62 sec  46.62 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.87%  46.62 sec  46.62 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.27%  46.63 sec  46.63 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.21%  46.63 sec  46.63 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Layer assignment (1T)               3.02%  46.63 sec  46.64 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 2                           2.94%  46.64 sec  46.65 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   0.75%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            0.28%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.17%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.07%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.01%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.12%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.05%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.01%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.01%  46.64 sec  46.64 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            0.67%  46.64 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.61%  46.64 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.06%  46.65 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.02%  46.65 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 3                           3.22%  46.65 sec  46.66 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   0.91%  46.65 sec  46.65 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            0.26%  46.65 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.17%  46.65 sec  46.65 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.07%  46.65 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.01%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.12%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.05%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.01%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.01%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            0.65%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.60%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.07%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.02%  46.66 sec  46.66 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 4                           5.47%  46.66 sec  46.68 sec  0.02 sec  0.02 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   1.23%  46.66 sec  46.66 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            1.50%  46.67 sec  46.67 sec  0.01 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.17%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.10%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.01%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.16%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.07%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.02%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.01%  46.67 sec  46.67 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            1.11%  46.67 sec  46.68 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      1.03%  46.67 sec  46.68 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.14%  46.68 sec  46.68 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.04%  46.68 sec  46.68 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 5                           4.54%  46.68 sec  46.69 sec  0.02 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   1.06%  46.68 sec  46.68 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            0.37%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.23%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.07%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.01%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.11%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.05%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.01%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.01%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            0.76%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.70%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.06%  46.69 sec  46.69 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.02%  46.69 sec  46.69 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Net group 6                           4.14%  46.69 sec  46.71 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Generate topology                   0.00%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1a                            0.44%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Pattern routing (1T)              0.23%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Add via demand to 2D              0.05%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1b                            0.10%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1c                            0.01%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1d                            0.01%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1e                            0.15%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Route legalization                0.06%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | | +-Legalize Blockage Violations    0.00%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1f                            0.01%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1g                            0.13%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.07%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Phase 1h                            0.16%  46.70 sec  46.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | | +-Post Routing                      0.10%  46.70 sec  46.70 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | | +-Layer assignment (1T)               0.54%  46.71 sec  46.71 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Export 3D cong map                      3.18%  46.72 sec  46.73 sec  0.01 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Export 2D cong map                    1.27%  46.72 sec  46.73 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Extract Global 3D Wires                 0.03%  46.73 sec  46.73 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Track Assignment (1T)                  28.65%  46.73 sec  46.83 sec  0.10 sec  0.02 sec 
[05/14 01:31:47     91s] (I)       | +-Initialization                        0.01%  46.73 sec  46.73 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Track Assignment Kernel              28.41%  46.73 sec  46.83 sec  0.10 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | +-Free Memory                           0.00%  46.83 sec  46.83 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Export                                 15.47%  46.83 sec  46.88 sec  0.05 sec  0.02 sec 
[05/14 01:31:47     91s] (I)       | +-Export DB wires                       0.84%  46.83 sec  46.83 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Export all nets                     0.56%  46.83 sec  46.83 sec  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | | +-Set wire vias                       0.11%  46.83 sec  46.83 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Report wirelength                    12.79%  46.83 sec  46.88 sec  0.05 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       | +-Update net boxes                      1.60%  46.88 sec  46.88 sec  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)       | +-Update timing                         0.00%  46.88 sec  46.88 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)       +-Postprocess design                      0.17%  46.88 sec  46.88 sec  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)      ===================== Summary by functions =====================
[05/14 01:31:47     91s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:31:47     91s] (I)      ----------------------------------------------------------------
[05/14 01:31:47     91s] (I)        0  Early Global Route kernel      100.00%  0.35 sec  0.17 sec 
[05/14 01:31:47     91s] (I)        1  Global Routing                  32.05%  0.11 sec  0.09 sec 
[05/14 01:31:47     91s] (I)        1  Track Assignment (1T)           28.65%  0.10 sec  0.02 sec 
[05/14 01:31:47     91s] (I)        1  Import and model                17.56%  0.06 sec  0.02 sec 
[05/14 01:31:47     91s] (I)        1  Export                          15.47%  0.05 sec  0.02 sec 
[05/14 01:31:47     91s] (I)        1  Export 3D cong map               3.18%  0.01 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        1  Postprocess design               0.17%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Track Assignment Kernel         28.41%  0.10 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Create route DB                 13.90%  0.05 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Report wirelength               12.79%  0.05 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Net group 1                      9.94%  0.03 sec  0.03 sec 
[05/14 01:31:47     91s] (I)        2  Net group 4                      5.47%  0.02 sec  0.02 sec 
[05/14 01:31:47     91s] (I)        2  Net group 5                      4.54%  0.02 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Net group 6                      4.14%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Net group 3                      3.22%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Net group 2                      2.94%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Create place DB                  2.22%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Update net boxes                 1.60%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Export 2D cong map               1.27%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Create route kernel              1.10%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Export DB wires                  0.84%  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Import route data (1T)          13.56%  0.05 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Generate topology                7.44%  0.03 sec  0.03 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1g                         4.58%  0.02 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Layer assignment (1T)            3.56%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1a                         3.22%  0.01 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Import place data                2.01%  0.01 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1e                         0.78%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1h                         0.76%  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Export all nets                  0.56%  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1b                         0.51%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Set wire vias                    0.11%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Model blockage capacity          8.05%  0.03 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        4  Post Routing                     4.28%  0.02 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        4  Read nets                        1.31%  0.00 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        4  Pattern routing (1T)             1.22%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Read instances and placement     0.63%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Read blockages ( Layer 2-11 )    0.56%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Route legalization               0.33%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Read prerouted                   0.24%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Move terms for access (1T)       0.09%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Initialize 3D capacity           7.79%  0.03 sec  0.01 sec 
[05/14 01:31:47     91s] (I)        5  Read instance blockages          0.16%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:31:47     91s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/14 01:31:47     91s]     Routing using eGR in eGR->NR Step done.
[05/14 01:31:47     91s]     Routing using NR in eGR->NR Step...
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] CCOPT: Preparing to route 69 clock nets with NanoRoute.
[05/14 01:31:47     91s]   All net are default rule.
[05/14 01:31:47     91s]   Preferred NanoRoute mode settings: Current
[05/14 01:31:47     91s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/14 01:31:47     91s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/14 01:31:47     91s] To increase the message display limit, refer to the product command reference manual.
[05/14 01:31:47     91s]       Clock detailed routing...
[05/14 01:31:47     91s]         NanoRoute...
[05/14 01:31:47     91s] % Begin globalDetailRoute (date=05/14 01:31:47, mem=1261.1M)
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] globalDetailRoute
[05/14 01:31:47     91s] 
[05/14 01:31:47     91s] #Start globalDetailRoute on Wed May 14 01:31:47 2025
[05/14 01:31:47     91s] #
[05/14 01:31:47     92s] ### Time Record (globalDetailRoute) is installed.
[05/14 01:31:47     92s] ### Time Record (Pre Callback) is installed.
[05/14 01:31:47     92s] ### Time Record (Pre Callback) is uninstalled.
[05/14 01:31:47     92s] ### Time Record (DB Import) is installed.
[05/14 01:31:47     92s] ### Time Record (Timing Data Generation) is installed.
[05/14 01:31:47     92s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 01:31:47     92s] ### Net info: total nets: 2108
[05/14 01:31:47     92s] ### Net info: dirty nets: 0
[05/14 01:31:47     92s] ### Net info: marked as disconnected nets: 0
[05/14 01:31:47     92s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=69)
[05/14 01:31:47     92s] #num needed restored net=0
[05/14 01:31:47     92s] #need_extraction net=0 (total=2108)
[05/14 01:31:47     92s] ### Net info: fully routed nets: 69
[05/14 01:31:47     92s] ### Net info: trivial (< 2 pins) nets: 45
[05/14 01:31:47     92s] ### Net info: unrouted nets: 1994
[05/14 01:31:47     92s] ### Net info: re-extraction nets: 0
[05/14 01:31:47     92s] ### Net info: selected nets: 69
[05/14 01:31:47     92s] ### Net info: ignored nets: 0
[05/14 01:31:47     92s] ### Net info: skip routing nets: 0
[05/14 01:31:47     92s] ### import design signature (6): route=902186123 fixed_route=1729792281 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1895751411 dirty_area=0 del_dirty_area=0 cell=1628655449 placement=1155407939 pin_access=1 inst_pattern=1
[05/14 01:31:47     92s] ### Time Record (DB Import) is uninstalled.
[05/14 01:31:47     92s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/14 01:31:47     92s] #Wire/Via statistics before line assignment ...
[05/14 01:31:47     92s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:31:47     92s] #Total wire length = 6997 um.
[05/14 01:31:47     92s] #Total half perimeter of net bounding box = 5142 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal1 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal2 = 816 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal3 = 2995 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal4 = 3059 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal5 = 126 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:31:47     92s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:31:47     92s] #Total number of vias = 2137
[05/14 01:31:47     92s] #Up-Via Summary (total 2137):
[05/14 01:31:47     92s] #           
[05/14 01:31:47     92s] #-----------------------
[05/14 01:31:47     92s] # Metal1            793
[05/14 01:31:47     92s] # Metal2            923
[05/14 01:31:47     92s] # Metal3            414
[05/14 01:31:47     92s] # Metal4              7
[05/14 01:31:47     92s] #-----------------------
[05/14 01:31:47     92s] #                  2137 
[05/14 01:31:47     92s] #
[05/14 01:31:47     92s] ### Time Record (Data Preparation) is installed.
[05/14 01:31:47     92s] #Start routing data preparation on Wed May 14 01:31:47 2025
[05/14 01:31:47     92s] #
[05/14 01:31:48     92s] #Minimum voltage of a net in the design = 0.000.
[05/14 01:31:48     92s] #Maximum voltage of a net in the design = 1.320.
[05/14 01:31:48     92s] #Voltage range [0.000 - 1.320] has 2099 nets.
[05/14 01:31:48     92s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/14 01:31:48     92s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/14 01:31:48     92s] #Build and mark too close pins for the same net.
[05/14 01:31:48     92s] ### Time Record (Cell Pin Access) is installed.
[05/14 01:31:48     92s] #Initial pin access analysis.
[05/14 01:31:54     98s] #Detail pin access analysis.
[05/14 01:31:54     98s] ### Time Record (Cell Pin Access) is uninstalled.
[05/14 01:31:54     99s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/14 01:31:54     99s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:31:54     99s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/14 01:31:54     99s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/14 01:31:54     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.63 (MB), peak = 1304.73 (MB)
[05/14 01:31:54     99s] #Regenerating Ggrids automatically.
[05/14 01:31:54     99s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/14 01:31:54     99s] #Using automatically generated G-grids.
[05/14 01:31:54     99s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/14 01:31:55     99s] #Done routing data preparation.
[05/14 01:31:55     99s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1279.75 (MB), peak = 1304.73 (MB)
[05/14 01:31:55     99s] ### Time Record (Data Preparation) is uninstalled.
[05/14 01:31:55     99s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.2 GB, peak:1.3 GB
[05/14 01:31:55     99s] 
[05/14 01:31:55     99s] Trim Metal Layers:
[05/14 01:31:55     99s] LayerId::1 widthSet size::1
[05/14 01:31:55     99s] LayerId::2 widthSet size::1
[05/14 01:31:55     99s] LayerId::3 widthSet size::1
[05/14 01:31:55     99s] LayerId::4 widthSet size::1
[05/14 01:31:55     99s] LayerId::5 widthSet size::1
[05/14 01:31:55     99s] LayerId::6 widthSet size::1
[05/14 01:31:55     99s] LayerId::7 widthSet size::1
[05/14 01:31:55     99s] LayerId::8 widthSet size::1
[05/14 01:31:55     99s] LayerId::9 widthSet size::1
[05/14 01:31:55     99s] LayerId::10 widthSet size::1
[05/14 01:31:55     99s] LayerId::11 widthSet size::1
[05/14 01:31:55     99s] Updating RC grid for preRoute extraction ...
[05/14 01:31:55     99s] eee: pegSigSF::1.070000
[05/14 01:31:55     99s] Initializing multi-corner resistance tables ...
[05/14 01:31:55     99s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:31:55     99s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 01:31:55     99s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:31:55     99s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:31:55     99s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805600 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/14 01:31:55     99s] #Successfully loaded pre-route RC model
[05/14 01:31:55     99s] #Enabled timing driven Line Assignment.
[05/14 01:31:55     99s] ### Time Record (Line Assignment) is installed.
[05/14 01:31:55     99s] #
[05/14 01:31:55     99s] #Begin Line Assignment ...
[05/14 01:31:55     99s] #
[05/14 01:31:55     99s] #Begin build data ...
[05/14 01:31:55    100s] #
[05/14 01:31:55    100s] #Distribution of nets:
[05/14 01:31:55    100s] #       20 ( 0         pin),     25 ( 1         pin),    820 ( 2         pin),
[05/14 01:31:55    100s] #      754 ( 3         pin),    137 ( 4         pin),    191 ( 5         pin),
[05/14 01:31:55    100s] #       32 ( 6         pin),     25 ( 7         pin),     18 ( 8         pin),
[05/14 01:31:55    100s] #       28 ( 9         pin),     37 (10-19      pin),      4 (20-29      pin),
[05/14 01:31:55    100s] #        1 (30-39      pin),      1 (60-69      pin),      9 (80-89      pin),
[05/14 01:31:55    100s] #        5 (90-99      pin),      1 (100-199    pin),      0 (>=2000     pin).
[05/14 01:31:55    100s] #Total: 2108 nets, 69 fully global routed, 69 clocks, 69 nets have extra space,
[05/14 01:31:55    100s] #       69 nets have layer range, 69 nets have weight, 69 nets have avoid detour,
[05/14 01:31:55    100s] #       69 nets have priority.
[05/14 01:31:55    100s] #
[05/14 01:31:55    100s] #Nets in 1 layer range:
[05/14 01:31:55    100s] #   (Metal3, Metal4) :       69 ( 3.3%)
[05/14 01:31:55    100s] #
[05/14 01:31:55    100s] #69 nets selected.
[05/14 01:31:55    100s] #
[05/14 01:31:55    100s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[05/14 01:31:55    100s] #
[05/14 01:31:55    100s] #Net length summary:
[05/14 01:31:55    100s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/14 01:31:55    100s] #---------------------------------------------------
[05/14 01:31:55    100s] #Metal1        0       0       0(  0%)     793( 23%)
[05/14 01:31:55    100s] #Metal2        0     800     800( 11%)    2275( 65%)
[05/14 01:31:55    100s] #Metal3     3010       0    3010( 43%)     414( 12%)
[05/14 01:31:55    100s] #Metal4        0    3059    3059( 44%)       7(  0%)
[05/14 01:31:55    100s] #Metal5      126       0     126(  2%)       0(  0%)
[05/14 01:31:55    100s] #Metal6        0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #Metal7        0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #Metal8        0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #Metal9        0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #Metal10       0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #Metal11       0       0       0(  0%)       0(  0%)
[05/14 01:31:55    100s] #---------------------------------------------------
[05/14 01:31:55    100s] #           3137    3860    6997          3489      
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Net length and overlap summary:
[05/14 01:31:56    100s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/14 01:31:56    100s] #-----------------------------------------------------------------------------------------------
[05/14 01:31:56    100s] #Metal1        0       0       0(  0%)     793( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal2        0     887     887( 13%)    1053( 48%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal3     2981       0    2981( 42%)     323( 15%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal4        0    3026    3026( 43%)       7(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal5      126       0     126(  2%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 01:31:56    100s] #-----------------------------------------------------------------------------------------------
[05/14 01:31:56    100s] #           3107    3913    7020          2176             0            0              0        
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Line Assignment statistics:
[05/14 01:31:56    100s] #Cpu time = 00:00:00
[05/14 01:31:56    100s] #Elapsed time = 00:00:00
[05/14 01:31:56    100s] #Increased memory = 6.63 (MB)
[05/14 01:31:56    100s] #Total memory = 1292.14 (MB)
[05/14 01:31:56    100s] #Peak memory = 1304.73 (MB)
[05/14 01:31:56    100s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Begin assignment summary ...
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #  Total number of segments             = 1462
[05/14 01:31:56    100s] #  Total number of overlap segments     =    0 (  0.0%)
[05/14 01:31:56    100s] #  Total number of assigned segments    =  613 ( 41.9%)
[05/14 01:31:56    100s] #  Total number of shifted segments     =   16 (  1.1%)
[05/14 01:31:56    100s] #  Average movement of shifted segments =    5.38 tracks
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #  Total number of overlaps             =    0
[05/14 01:31:56    100s] #  Total length of overlaps             =    0 um
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #End assignment summary.
[05/14 01:31:56    100s] ### Time Record (Line Assignment) is uninstalled.
[05/14 01:31:56    100s] #Wire/Via statistics after line assignment ...
[05/14 01:31:56    100s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:31:56    100s] #Total wire length = 6846 um.
[05/14 01:31:56    100s] #Total half perimeter of net bounding box = 5142 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal1 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal2 = 712 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal3 = 2981 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal4 = 3026 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal5 = 126 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:31:56    100s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:31:56    100s] #Total number of vias = 2176
[05/14 01:31:56    100s] #Up-Via Summary (total 2176):
[05/14 01:31:56    100s] #           
[05/14 01:31:56    100s] #-----------------------
[05/14 01:31:56    100s] # Metal1            793
[05/14 01:31:56    100s] # Metal2           1053
[05/14 01:31:56    100s] # Metal3            323
[05/14 01:31:56    100s] # Metal4              7
[05/14 01:31:56    100s] #-----------------------
[05/14 01:31:56    100s] #                  2176 
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Routing data preparation, pin analysis, line assignment statistics:
[05/14 01:31:56    100s] #Cpu time = 00:00:08
[05/14 01:31:56    100s] #Elapsed time = 00:00:09
[05/14 01:31:56    100s] #Increased memory = 26.34 (MB)
[05/14 01:31:56    100s] #Total memory = 1288.45 (MB)
[05/14 01:31:56    100s] #Peak memory = 1304.73 (MB)
[05/14 01:31:56    100s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/14 01:31:56    100s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/14 01:31:56    100s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/14 01:31:56    100s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/14 01:31:56    100s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/14 01:31:56    100s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/14 01:31:56    100s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/14 01:31:56    100s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/14 01:31:56    100s] #       311f
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Skip comparing routing design signature in db-snapshot flow
[05/14 01:31:56    100s] ### Time Record (Detail Routing) is installed.
[05/14 01:31:56    100s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/14 01:31:56    100s] #
[05/14 01:31:56    100s] #Start Detail Routing..
[05/14 01:31:56    100s] #start initial detail routing ...
[05/14 01:31:56    100s] ### Design has 71 dirty nets
[05/14 01:32:02    106s] ### Routing stats: routing = 85.99% drc-check-only = 4.65%
[05/14 01:32:02    106s] #   number of violations = 0
[05/14 01:32:02    106s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1292.01 (MB), peak = 1331.68 (MB)
[05/14 01:32:02    106s] #Complete Detail Routing.
[05/14 01:32:02    106s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:32:02    106s] #Total wire length = 7175 um.
[05/14 01:32:02    106s] #Total half perimeter of net bounding box = 5142 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal1 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal2 = 401 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal3 = 3263 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal4 = 3384 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal5 = 126 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:32:02    106s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:32:02    106s] #Total number of vias = 2163
[05/14 01:32:02    106s] #Up-Via Summary (total 2163):
[05/14 01:32:02    106s] #           
[05/14 01:32:02    106s] #-----------------------
[05/14 01:32:02    106s] # Metal1            793
[05/14 01:32:02    106s] # Metal2            775
[05/14 01:32:02    106s] # Metal3            588
[05/14 01:32:02    106s] # Metal4              7
[05/14 01:32:02    106s] #-----------------------
[05/14 01:32:02    106s] #                  2163 
[05/14 01:32:02    106s] #
[05/14 01:32:02    106s] #Total number of DRC violations = 0
[05/14 01:32:02    106s] ### Time Record (Detail Routing) is uninstalled.
[05/14 01:32:02    106s] #Cpu time = 00:00:06
[05/14 01:32:02    106s] #Elapsed time = 00:00:06
[05/14 01:32:02    106s] #Increased memory = 3.58 (MB)
[05/14 01:32:02    106s] #Total memory = 1292.04 (MB)
[05/14 01:32:02    106s] #Peak memory = 1331.68 (MB)
[05/14 01:32:02    106s] #Skip updating routing design signature in db-snapshot flow
[05/14 01:32:02    106s] #detailRoute Statistics:
[05/14 01:32:02    106s] #Cpu time = 00:00:06
[05/14 01:32:02    106s] #Elapsed time = 00:00:06
[05/14 01:32:02    106s] #Increased memory = 3.59 (MB)
[05/14 01:32:02    106s] #Total memory = 1292.04 (MB)
[05/14 01:32:02    106s] #Peak memory = 1331.68 (MB)
[05/14 01:32:02    106s] ### Time Record (DB Export) is installed.
[05/14 01:32:02    106s] ### export design design signature (11): route=297525565 fixed_route=1729792281 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1831392672 dirty_area=0 del_dirty_area=0 cell=1628655449 placement=1155407939 pin_access=1244882365 inst_pattern=1
[05/14 01:32:02    106s] #	no debugging net set
[05/14 01:32:02    106s] ### Time Record (DB Export) is uninstalled.
[05/14 01:32:02    106s] ### Time Record (Post Callback) is installed.
[05/14 01:32:02    106s] ### Time Record (Post Callback) is uninstalled.
[05/14 01:32:02    106s] #
[05/14 01:32:02    106s] #globalDetailRoute statistics:
[05/14 01:32:02    106s] #Cpu time = 00:00:14
[05/14 01:32:02    106s] #Elapsed time = 00:00:14
[05/14 01:32:02    106s] #Increased memory = 37.29 (MB)
[05/14 01:32:02    106s] #Total memory = 1298.48 (MB)
[05/14 01:32:02    106s] #Peak memory = 1331.68 (MB)
[05/14 01:32:02    106s] #Number of warnings = 0
[05/14 01:32:02    106s] #Total number of warnings = 17
[05/14 01:32:02    106s] #Number of fails = 0
[05/14 01:32:02    106s] #Total number of fails = 0
[05/14 01:32:02    106s] #Complete globalDetailRoute on Wed May 14 01:32:02 2025
[05/14 01:32:02    106s] #
[05/14 01:32:02    106s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1244882365 inst_pattern=1
[05/14 01:32:02    106s] ### Time Record (globalDetailRoute) is uninstalled.
[05/14 01:32:02    106s] ### 
[05/14 01:32:02    106s] ###   Scalability Statistics
[05/14 01:32:02    106s] ### 
[05/14 01:32:02    106s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:32:02    106s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/14 01:32:02    106s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:32:02    106s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/14 01:32:02    106s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/14 01:32:02    106s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/14 01:32:02    106s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/14 01:32:02    106s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/14 01:32:02    106s] ###   Cell Pin Access               |        00:00:07|        00:00:07|             1.0|
[05/14 01:32:02    106s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/14 01:32:02    106s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[05/14 01:32:02    106s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[05/14 01:32:02    106s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[05/14 01:32:02    106s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:32:02    106s] ### 
[05/14 01:32:02    106s] % End globalDetailRoute (date=05/14 01:32:02, total cpu=0:00:14.3, real=0:00:15.0, peak res=1331.7M, current mem=1298.0M)
[05/14 01:32:02    106s]         NanoRoute done. (took cpu=0:00:14.3 real=0:00:14.6)
[05/14 01:32:02    106s]       Clock detailed routing done.
[05/14 01:32:02    106s] Skipping check of guided vs. routed net lengths.
[05/14 01:32:02    106s] Set FIXED routing status on 69 net(s)
[05/14 01:32:02    106s] Set FIXED placed status on 68 instance(s)
[05/14 01:32:02    106s]       Route Remaining Unrouted Nets...
[05/14 01:32:02    106s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/14 01:32:02    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1549.6M, EPOCH TIME: 1747200722.372598
[05/14 01:32:02    106s] All LLGs are deleted
[05/14 01:32:02    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1549.6M, EPOCH TIME: 1747200722.372724
[05/14 01:32:02    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1549.6M, EPOCH TIME: 1747200722.373380
[05/14 01:32:02    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1549.6M, EPOCH TIME: 1747200722.373533
[05/14 01:32:02    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1549.6M
[05/14 01:32:02    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1549.6M
[05/14 01:32:02    106s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1549.60 MB )
[05/14 01:32:02    106s] (I)      ==================== Layers =====================
[05/14 01:32:02    106s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:02    106s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:32:02    106s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:02    106s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:32:02    106s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:32:02    106s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:02    106s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:32:02    106s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:32:02    106s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:32:02    106s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:32:02    106s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:32:02    106s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:32:02    106s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:32:02    106s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:32:02    106s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:32:02    106s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:32:02    106s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:32:02    106s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:32:02    106s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:32:02    106s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:32:02    106s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:02    106s] (I)      Started Import and model ( Curr Mem: 1549.60 MB )
[05/14 01:32:02    106s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:02    106s] (I)      == Non-default Options ==
[05/14 01:32:02    106s] (I)      Maximum routing layer                              : 11
[05/14 01:32:02    106s] (I)      Number of threads                                  : 1
[05/14 01:32:02    106s] (I)      Method to set GCell size                           : row
[05/14 01:32:02    106s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:32:02    106s] (I)      Use row-based GCell size
[05/14 01:32:02    106s] (I)      Use row-based GCell align
[05/14 01:32:02    106s] (I)      layer 0 area = 80000
[05/14 01:32:02    106s] (I)      layer 1 area = 80000
[05/14 01:32:02    106s] (I)      layer 2 area = 80000
[05/14 01:32:02    106s] (I)      layer 3 area = 80000
[05/14 01:32:02    106s] (I)      layer 4 area = 80000
[05/14 01:32:02    106s] (I)      layer 5 area = 80000
[05/14 01:32:02    106s] (I)      layer 6 area = 80000
[05/14 01:32:02    106s] (I)      layer 7 area = 80000
[05/14 01:32:02    106s] (I)      layer 8 area = 80000
[05/14 01:32:02    106s] (I)      layer 9 area = 400000
[05/14 01:32:02    106s] (I)      layer 10 area = 400000
[05/14 01:32:02    106s] (I)      GCell unit size   : 3420
[05/14 01:32:02    106s] (I)      GCell multiplier  : 1
[05/14 01:32:02    106s] (I)      GCell row height  : 3420
[05/14 01:32:02    106s] (I)      Actual row height : 3420
[05/14 01:32:02    106s] (I)      GCell align ref   : 5200 5320
[05/14 01:32:02    106s] [NR-eGR] Track table information for default rule: 
[05/14 01:32:02    106s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:32:02    106s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:32:02    106s] (I)      ================== Default via ===================
[05/14 01:32:02    106s] (I)      +----+------------------+------------------------+
[05/14 01:32:02    106s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:32:02    106s] (I)      +----+------------------+------------------------+
[05/14 01:32:02    106s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:32:02    106s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:32:02    106s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:32:02    106s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:32:02    106s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:32:02    106s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:32:02    106s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:32:02    106s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:32:02    106s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:32:02    106s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:32:02    106s] (I)      +----+------------------+------------------------+
[05/14 01:32:02    106s] [NR-eGR] Read 902 PG shapes
[05/14 01:32:02    106s] [NR-eGR] Read 0 clock shapes
[05/14 01:32:02    106s] [NR-eGR] Read 0 other shapes
[05/14 01:32:02    106s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:32:02    106s] [NR-eGR] #Instance Blockages : 0
[05/14 01:32:02    106s] [NR-eGR] #PG Blockages       : 902
[05/14 01:32:02    106s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:32:02    106s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:32:02    106s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:32:02    106s] [NR-eGR] #Other Blockages    : 0
[05/14 01:32:02    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:32:02    106s] [NR-eGR] Num Prerouted Nets = 69  Num Prerouted Wires = 2336
[05/14 01:32:02    106s] [NR-eGR] Read 2060 nets ( ignored 69 )
[05/14 01:32:02    106s] (I)      early_global_route_priority property id does not exist.
[05/14 01:32:02    106s] (I)      Read Num Blocks=902  Num Prerouted Wires=2336  Num CS=0
[05/14 01:32:02    106s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 1114
[05/14 01:32:02    106s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1025
[05/14 01:32:02    106s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 195
[05/14 01:32:02    106s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:32:02    106s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:32:02    106s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:02    106s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:02    106s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:02    106s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:02    106s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:02    106s] (I)      Number of ignored nets                =     69
[05/14 01:32:02    106s] (I)      Number of connected nets              =      0
[05/14 01:32:02    106s] (I)      Number of fixed nets                  =     69.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:32:02    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:32:02    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:32:02    106s] (I)      Ndr track 0 does not exist
[05/14 01:32:02    106s] (I)      Ndr track 0 does not exist
[05/14 01:32:02    106s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:32:02    106s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:32:02    106s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:32:02    106s] (I)      Site width          :   400  (dbu)
[05/14 01:32:02    106s] (I)      Row height          :  3420  (dbu)
[05/14 01:32:02    106s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:32:02    106s] (I)      GCell width         :  3420  (dbu)
[05/14 01:32:02    106s] (I)      GCell height        :  3420  (dbu)
[05/14 01:32:02    106s] (I)      Grid                :   102   103    11
[05/14 01:32:02    106s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:32:02    106s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:32:02    106s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:32:02    106s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:32:02    106s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:32:02    106s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:32:02    106s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:32:02    106s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:32:02    106s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:32:02    106s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:32:02    106s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:32:02    106s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:32:02    106s] (I)      --------------------------------------------------------
[05/14 01:32:02    106s] 
[05/14 01:32:02    106s] [NR-eGR] ============ Routing rule table ============
[05/14 01:32:02    106s] [NR-eGR] Rule id: 0  Nets: 0
[05/14 01:32:02    106s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:32:02    106s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:32:02    106s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:32:02    106s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:32:02    106s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:32:02    106s] [NR-eGR] Rule id: 1  Nets: 1991
[05/14 01:32:02    106s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:32:02    106s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:32:02    106s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:32:02    106s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:02    106s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:02    106s] [NR-eGR] ========================================
[05/14 01:32:02    106s] [NR-eGR] 
[05/14 01:32:02    106s] (I)      =============== Blocked Tracks ===============
[05/14 01:32:02    106s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:02    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:32:02    106s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:02    106s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:32:02    106s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:32:02    106s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:32:02    106s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:32:02    106s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:32:02    106s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:32:02    106s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:02    106s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1549.60 MB )
[05/14 01:32:02    106s] (I)      Reset routing kernel
[05/14 01:32:02    106s] (I)      Started Global Routing ( Curr Mem: 1549.60 MB )
[05/14 01:32:02    106s] (I)      totalPins=7327  totalGlobalPin=7283 (99.40%)
[05/14 01:32:02    106s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:32:02    106s] [NR-eGR] Layer group 1: route 1991 net(s) in layer range [2, 11]
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1a Route ============
[05/14 01:32:02    106s] (I)      Usage: 17706 = (8913 H, 8793 V) = (2.15% H, 2.22% V) = (1.524e+04um H, 1.504e+04um V)
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1b Route ============
[05/14 01:32:02    106s] (I)      Usage: 17706 = (8913 H, 8793 V) = (2.15% H, 2.22% V) = (1.524e+04um H, 1.504e+04um V)
[05/14 01:32:02    106s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.027726e+04um
[05/14 01:32:02    106s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:32:02    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1c Route ============
[05/14 01:32:02    106s] (I)      Usage: 17706 = (8913 H, 8793 V) = (2.15% H, 2.22% V) = (1.524e+04um H, 1.504e+04um V)
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1d Route ============
[05/14 01:32:02    106s] (I)      Usage: 17706 = (8913 H, 8793 V) = (2.15% H, 2.22% V) = (1.524e+04um H, 1.504e+04um V)
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1e Route ============
[05/14 01:32:02    106s] (I)      Usage: 17706 = (8913 H, 8793 V) = (2.15% H, 2.22% V) = (1.524e+04um H, 1.504e+04um V)
[05/14 01:32:02    106s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.027726e+04um
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] (I)      ============  Phase 1l Route ============
[05/14 01:32:02    106s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:32:02    106s] (I)      Layer  2:      89136     11496         0           0       88954    ( 0.00%) 
[05/14 01:32:02    106s] (I)      Layer  3:      93064     14224         0         873       92754    ( 0.93%) 
[05/14 01:32:02    106s] (I)      Layer  4:      89136      6439         0           0       88954    ( 0.00%) 
[05/14 01:32:02    106s] (I)      Layer  5:      93059       855         0         909       92718    ( 0.97%) 
[05/14 01:32:02    106s] (I)      Layer  6:      88554        19         0           0       88954    ( 0.00%) 
[05/14 01:32:02    106s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:02    106s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:32:02    106s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:02    106s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:32:02    106s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:32:02    106s] (I)      Total:        801614     33033         0        3963      799392    ( 0.49%) 
[05/14 01:32:02    106s] (I)      
[05/14 01:32:02    106s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:32:02    106s] [NR-eGR]                        OverCon            
[05/14 01:32:02    106s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:32:02    106s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:32:02    106s] [NR-eGR] ----------------------------------------------
[05/14 01:32:02    106s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR] ----------------------------------------------
[05/14 01:32:02    106s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:32:02    106s] [NR-eGR] 
[05/14 01:32:02    106s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:32:02    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:32:02    106s] (I)      ============= Track Assignment ============
[05/14 01:32:02    106s] (I)      Started Track Assignment (1T) ( Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:32:02    106s] (I)      Run Multi-thread track assignment
[05/14 01:32:02    106s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] (I)      Started Export ( Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:32:02    106s] [NR-eGR] ------------------------------------
[05/14 01:32:02    106s] [NR-eGR]  Metal1   (1H)             0   8104 
[05/14 01:32:02    106s] [NR-eGR]  Metal2   (2V)         15371  11903 
[05/14 01:32:02    106s] [NR-eGR]  Metal3   (3H)         17815   1084 
[05/14 01:32:02    106s] [NR-eGR]  Metal4   (4V)          4577    253 
[05/14 01:32:02    106s] [NR-eGR]  Metal5   (5H)          1230      8 
[05/14 01:32:02    106s] [NR-eGR]  Metal6   (6V)            34      0 
[05/14 01:32:02    106s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:32:02    106s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:32:02    106s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:32:02    106s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:32:02    106s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:32:02    106s] [NR-eGR] ------------------------------------
[05/14 01:32:02    106s] [NR-eGR]           Total        39028  21352 
[05/14 01:32:02    106s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:02    106s] [NR-eGR] Total half perimeter of net bounding box: 29782um
[05/14 01:32:02    106s] [NR-eGR] Total length: 39028um, number of vias: 21352
[05/14 01:32:02    106s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:02    106s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 01:32:02    106s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:02    106s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.25 sec, Curr Mem: 1550.97 MB )
[05/14 01:32:02    106s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:32:02    106s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:32:02    106s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:32:02    106s] (I)       Early Global Route kernel               100.00%  61.62 sec  61.87 sec  0.25 sec  0.14 sec 
[05/14 01:32:02    106s] (I)       +-Import and model                       30.01%  61.63 sec  61.70 sec  0.08 sec  0.03 sec 
[05/14 01:32:02    106s] (I)       | +-Create place DB                       3.87%  61.63 sec  61.64 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | +-Import place data                   3.81%  61.63 sec  61.64 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read instances and placement      0.91%  61.63 sec  61.63 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read nets                         1.91%  61.63 sec  61.64 sec  0.00 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | +-Create route DB                      13.85%  61.64 sec  61.67 sec  0.03 sec  0.02 sec 
[05/14 01:32:02    106s] (I)       | | +-Import route data (1T)             13.04%  61.64 sec  61.67 sec  0.03 sec  0.02 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.74%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read routing blockages          0.00%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read instance blockages         0.22%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read PG blockages               0.07%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read clock blockages            0.01%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read other blockages            0.01%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read halo blockages             0.01%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Read boundary cut boxes         0.00%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read blackboxes                   0.01%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read prerouted                    0.34%  61.64 sec  61.64 sec  0.00 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read unlegalized nets             0.09%  61.64 sec  61.64 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Read nets                         6.03%  61.64 sec  61.66 sec  0.02 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Set up via pillars                0.01%  61.66 sec  61.66 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Initialize 3D grid graph          0.08%  61.66 sec  61.66 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Model blockage capacity           3.24%  61.66 sec  61.67 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Initialize 3D capacity          2.82%  61.66 sec  61.67 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | +-Read aux data                         0.00%  61.67 sec  61.67 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Others data preparation               0.09%  61.67 sec  61.67 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Create route kernel                  11.74%  61.67 sec  61.70 sec  0.03 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Global Routing                         29.59%  61.70 sec  61.78 sec  0.07 sec  0.05 sec 
[05/14 01:32:02    106s] (I)       | +-Initialization                        0.24%  61.70 sec  61.70 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Net group 1                          27.50%  61.70 sec  61.77 sec  0.07 sec  0.03 sec 
[05/14 01:32:02    106s] (I)       | | +-Generate topology                   1.91%  61.70 sec  61.71 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1a                            6.35%  61.73 sec  61.74 sec  0.02 sec  0.02 sec 
[05/14 01:32:02    106s] (I)       | | | +-Pattern routing (1T)              5.83%  61.73 sec  61.74 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | | +-Add via demand to 2D              0.29%  61.74 sec  61.74 sec  0.00 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1b                            0.07%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1c                            0.01%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1d                            0.01%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1e                            0.47%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | +-Route legalization                0.36%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | | | +-Legalize Blockage Violations    0.29%  61.75 sec  61.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | | +-Phase 1l                            7.89%  61.75 sec  61.77 sec  0.02 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | | +-Layer assignment (1T)             7.36%  61.75 sec  61.77 sec  0.02 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | +-Clean cong LA                         0.00%  61.77 sec  61.77 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Export 3D cong map                      3.23%  61.78 sec  61.78 sec  0.01 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Export 2D cong map                    2.03%  61.78 sec  61.78 sec  0.01 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Extract Global 3D Wires                 0.23%  61.78 sec  61.78 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Track Assignment (1T)                  16.12%  61.78 sec  61.82 sec  0.04 sec  0.03 sec 
[05/14 01:32:02    106s] (I)       | +-Initialization                        0.05%  61.78 sec  61.78 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Track Assignment Kernel              15.68%  61.78 sec  61.82 sec  0.04 sec  0.03 sec 
[05/14 01:32:02    106s] (I)       | +-Free Memory                           0.00%  61.82 sec  61.82 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Export                                 13.21%  61.82 sec  61.86 sec  0.03 sec  0.03 sec 
[05/14 01:32:02    106s] (I)       | +-Export DB wires                       5.76%  61.83 sec  61.84 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | +-Export all nets                     4.46%  61.83 sec  61.84 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | | +-Set wire vias                       0.87%  61.84 sec  61.84 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       | +-Report wirelength                     4.46%  61.84 sec  61.85 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | +-Update net boxes                      2.67%  61.85 sec  61.86 sec  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)       | +-Update timing                         0.00%  61.86 sec  61.86 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)       +-Postprocess design                      0.38%  61.86 sec  61.87 sec  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)      ===================== Summary by functions =====================
[05/14 01:32:02    106s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:32:02    106s] (I)      ----------------------------------------------------------------
[05/14 01:32:02    106s] (I)        0  Early Global Route kernel      100.00%  0.25 sec  0.14 sec 
[05/14 01:32:02    106s] (I)        1  Import and model                30.01%  0.08 sec  0.03 sec 
[05/14 01:32:02    106s] (I)        1  Global Routing                  29.59%  0.07 sec  0.05 sec 
[05/14 01:32:02    106s] (I)        1  Track Assignment (1T)           16.12%  0.04 sec  0.03 sec 
[05/14 01:32:02    106s] (I)        1  Export                          13.21%  0.03 sec  0.03 sec 
[05/14 01:32:02    106s] (I)        1  Export 3D cong map               3.23%  0.01 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        1  Postprocess design               0.38%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        1  Extract Global 3D Wires          0.23%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Net group 1                     27.50%  0.07 sec  0.03 sec 
[05/14 01:32:02    106s] (I)        2  Track Assignment Kernel         15.68%  0.04 sec  0.03 sec 
[05/14 01:32:02    106s] (I)        2  Create route DB                 13.85%  0.03 sec  0.02 sec 
[05/14 01:32:02    106s] (I)        2  Create route kernel             11.74%  0.03 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Export DB wires                  5.76%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        2  Report wirelength                4.46%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        2  Create place DB                  3.87%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        2  Update net boxes                 2.67%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        2  Export 2D cong map               2.03%  0.01 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Initialization                   0.29%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Import route data (1T)          13.04%  0.03 sec  0.02 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1l                         7.89%  0.02 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1a                         6.35%  0.02 sec  0.02 sec 
[05/14 01:32:02    106s] (I)        3  Export all nets                  4.46%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        3  Import place data                3.81%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        3  Generate topology                1.91%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Set wire vias                    0.87%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1e                         0.47%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Read nets                        7.95%  0.02 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Layer assignment (1T)            7.36%  0.02 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Pattern routing (1T)             5.83%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Model blockage capacity          3.24%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Read instances and placement     0.91%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Read blockages ( Layer 2-11 )    0.74%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Route legalization               0.36%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Add via demand to 2D             0.29%  0.00 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Initialize 3D capacity           2.82%  0.01 sec  0.01 sec 
[05/14 01:32:02    106s] (I)        5  Legalize Blockage Violations     0.29%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read instance blockages          0.22%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:32:02    106s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:32:02    106s]     Routing using NR in eGR->NR Step done.
[05/14 01:32:02    106s] Net route status summary:
[05/14 01:32:02    106s]   Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=69, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:32:02    106s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:32:02    106s] 
[05/14 01:32:02    106s] CCOPT: Done with clock implementation routing.
[05/14 01:32:02    106s] 
[05/14 01:32:02    106s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.8 real=0:00:15.4)
[05/14 01:32:02    106s]   Clock implementation routing done.
[05/14 01:32:02    106s]   Leaving CCOpt scope - extractRC...
[05/14 01:32:02    106s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 01:32:02    106s] Extraction called for design 'mcs4' of instances=2049 and nets=2108 using extraction engine 'preRoute' .
[05/14 01:32:02    106s] PreRoute RC Extraction called for design mcs4.
[05/14 01:32:02    106s] RC Extraction called in multi-corner(2) mode.
[05/14 01:32:02    106s] RCMode: PreRoute
[05/14 01:32:02    106s]       RC Corner Indexes            0       1   
[05/14 01:32:02    106s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:32:02    106s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:02    106s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:02    106s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:02    106s] Shrink Factor                : 1.00000
[05/14 01:32:02    106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:32:02    106s] Using Quantus QRC technology file ...
[05/14 01:32:02    106s] 
[05/14 01:32:02    106s] Trim Metal Layers:
[05/14 01:32:02    106s] LayerId::1 widthSet size::1
[05/14 01:32:02    106s] LayerId::2 widthSet size::1
[05/14 01:32:02    106s] LayerId::3 widthSet size::1
[05/14 01:32:02    106s] LayerId::4 widthSet size::1
[05/14 01:32:02    106s] LayerId::5 widthSet size::1
[05/14 01:32:02    106s] LayerId::6 widthSet size::1
[05/14 01:32:02    106s] LayerId::7 widthSet size::1
[05/14 01:32:02    106s] LayerId::8 widthSet size::1
[05/14 01:32:02    106s] LayerId::9 widthSet size::1
[05/14 01:32:02    106s] LayerId::10 widthSet size::1
[05/14 01:32:02    106s] LayerId::11 widthSet size::1
[05/14 01:32:02    106s] Updating RC grid for preRoute extraction ...
[05/14 01:32:02    106s] eee: pegSigSF::1.070000
[05/14 01:32:02    106s] Initializing multi-corner resistance tables ...
[05/14 01:32:02    106s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:32:02    106s] eee: l::2 avDens::0.130532 usedTrk::926.319151 availTrk::7096.500000 sigTrk::926.319151
[05/14 01:32:02    106s] eee: l::3 avDens::0.124999 usedTrk::1057.490448 availTrk::8460.000000 sigTrk::1057.490448
[05/14 01:32:02    106s] eee: l::4 avDens::0.035571 usedTrk::270.677280 availTrk::7609.500000 sigTrk::270.677280
[05/14 01:32:02    106s] eee: l::5 avDens::0.019530 usedTrk::72.066667 availTrk::3690.000000 sigTrk::72.066667
[05/14 01:32:02    106s] eee: l::6 avDens::0.017044 usedTrk::21.859357 availTrk::1282.500000 sigTrk::21.859357
[05/14 01:32:02    106s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:02    106s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:02    106s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:02    106s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:02    106s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:02    106s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:02    106s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.073171 ; aWlH: 0.000000 ; Pmax: 0.806800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:32:02    106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1550.973M)
[05/14 01:32:02    106s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 01:32:02    106s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:02    106s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:32:02    106s] End AAE Lib Interpolated Model. (MEM=1550.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:02    106s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:32:02    106s]   Clock DAG stats after routing clock trees:
[05/14 01:32:02    106s]     cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:02    106s]     misc counts      : r=1, pp=0
[05/14 01:32:02    106s]     cell areas       : b=156.636um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=156.636um^2
[05/14 01:32:02    106s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
[05/14 01:32:02    106s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:02    106s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:02    106s]     wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:02    106s]     hp wire lengths  : top=0.000um, trunk=4129.620um, leaf=766.735um, total=4896.355um
[05/14 01:32:02    106s]   Clock DAG net violations after routing clock trees:
[05/14 01:32:02    106s]     Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.006ns
[05/14 01:32:02    106s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/14 01:32:02    106s]     Trunk : target=0.100ns count=62 avg=0.070ns sd=0.021ns min=0.004ns max=0.101ns {18 <= 0.060ns, 20 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:32:02    106s]     Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.006ns min=0.089ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 01:32:02    106s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/14 01:32:02    106s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX3: 5 CLKBUFX2: 56 
[05/14 01:32:02    106s]   Clock DAG hash after routing clock trees: 15124648671748298420 1436210862167652981
[05/14 01:32:02    106s]   Clock DAG hash after routing clock trees: 15124648671748298420 1436210862167652981
[05/14 01:32:02    106s]   Primary reporting skew groups after routing clock trees:
[05/14 01:32:02    106s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.401, max=2.440, avg=2.428, sd=0.013], skew [0.039 vs 0.105], 100% {2.401, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.039)
[05/14 01:32:02    106s]         min path sink: ram_0_ram3_ram_array_reg[12][2]/CK
[05/14 01:32:02    106s]         max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:02    106s]   Skew group summary after routing clock trees:
[05/14 01:32:02    106s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.401, max=2.440, avg=2.428, sd=0.013], skew [0.039 vs 0.105], 100% {2.401, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.039)
[05/14 01:32:02    106s]     skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.401, max=2.440, avg=2.428, sd=0.013], skew [0.039 vs 0.105], 100% {2.401, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.039)
[05/14 01:32:02    106s]   CCOpt::Phase::Routing done. (took cpu=0:00:15.0 real=0:00:15.8)
[05/14 01:32:02    106s]   CCOpt::Phase::PostConditioning...
[05/14 01:32:03    106s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 01:32:03    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1598.7M, EPOCH TIME: 1747200723.019482
[05/14 01:32:03    106s] z: 2, totalTracks: 1
[05/14 01:32:03    106s] z: 4, totalTracks: 1
[05/14 01:32:03    106s] z: 6, totalTracks: 1
[05/14 01:32:03    106s] z: 8, totalTracks: 1
[05/14 01:32:03    106s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:03    106s] All LLGs are deleted
[05/14 01:32:03    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1598.7M, EPOCH TIME: 1747200723.027608
[05/14 01:32:03    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1598.7M, EPOCH TIME: 1747200723.028332
[05/14 01:32:03    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1598.7M, EPOCH TIME: 1747200723.030687
[05/14 01:32:03    106s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1598.7M, EPOCH TIME: 1747200723.032998
[05/14 01:32:03    106s] Core basic site is CoreSite
[05/14 01:32:03    106s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1598.7M, EPOCH TIME: 1747200723.076069
[05/14 01:32:03    106s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.037, MEM:1598.7M, EPOCH TIME: 1747200723.113539
[05/14 01:32:03    106s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:32:03    106s] SiteArray: use 405,504 bytes
[05/14 01:32:03    106s] SiteArray: current memory after site array memory allocation 1598.7M
[05/14 01:32:03    106s] SiteArray: FP blocked sites are writable
[05/14 01:32:03    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:32:03    106s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1598.7M, EPOCH TIME: 1747200723.121497
[05/14 01:32:03    106s] Process 45730 wires and vias for routing blockage and capacity analysis
[05/14 01:32:03    106s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.033, MEM:1598.7M, EPOCH TIME: 1747200723.154163
[05/14 01:32:03    106s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.124, MEM:1598.7M, EPOCH TIME: 1747200723.156544
[05/14 01:32:03    106s] 
[05/14 01:32:03    106s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:03    106s] OPERPROF:     Starting CMU at level 3, MEM:1598.7M, EPOCH TIME: 1747200723.161247
[05/14 01:32:03    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1598.7M, EPOCH TIME: 1747200723.163206
[05/14 01:32:03    106s] 
[05/14 01:32:03    106s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:32:03    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.133, MEM:1598.7M, EPOCH TIME: 1747200723.164075
[05/14 01:32:03    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1598.7M, EPOCH TIME: 1747200723.164207
[05/14 01:32:03    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1598.7M, EPOCH TIME: 1747200723.164325
[05/14 01:32:03    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1598.7MB).
[05/14 01:32:03    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.146, MEM:1598.7M, EPOCH TIME: 1747200723.165175
[05/14 01:32:03    106s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:03    106s]   Removing CTS place status from clock tree and sinks.
[05/14 01:32:03    106s]   Removed CTS place status from 68 clock cells (out of 70 ) and 0 clock sinks (out of 0 ).
[05/14 01:32:03    106s]   Legalizer reserving space for clock trees
[05/14 01:32:03    106s]   PostConditioning...
[05/14 01:32:03    106s]     PostConditioning active optimizations:
[05/14 01:32:03    106s]      - DRV fixing with initial upsizing, sizing and buffering
[05/14 01:32:03    106s]      - Skew fixing with sizing
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Currently running CTS, using active skew data
[05/14 01:32:03    106s]     Reset bufferability constraints...
[05/14 01:32:03    106s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/14 01:32:03    106s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    106s]     PostConditioning Upsizing To Fix DRVs...
[05/14 01:32:03    106s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 15124648671748298420 1436210862167652981
[05/14 01:32:03    106s]       Fixing clock tree DRVs with upsizing: ...20% End AAE Lib Interpolated Model. (MEM=1589.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:03    106s] ...40% ...60% ...80% ...100% 
[05/14 01:32:03    106s]       CCOpt-PostConditioning: considered: 69, tested: 69, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 4
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/14 01:32:03    106s]       ============================================
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Cell changes by Net Type:
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/14 01:32:03    106s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       top                0                    0                    0            0                    0                    0
[05/14 01:32:03    106s]       trunk              1 [25.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/14 01:32:03    106s]       leaf               3 [75.0%]            3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
[05/14 01:32:03    106s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Total              4 [100.0%]           4 (100.0%)           0            0                    4 (100.0%)           0 (0.0%)
[05/14 01:32:03    106s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.446um^2 (2.838%)
[05/14 01:32:03    106s]       Max. move: 0.200um (CTS_ccl_a_buf_00005 and 2 others), Min. move: 0.000um, Avg. move: 0.050um
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/14 01:32:03    106s]         cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:03    106s]         misc counts      : r=1, pp=0
[05/14 01:32:03    106s]         cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:03    106s]         cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:03    106s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:03    106s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:03    106s]         wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:03    106s]         hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:03    106s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[05/14 01:32:03    106s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/14 01:32:03    106s]         Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:03    106s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:03    106s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/14 01:32:03    106s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]             min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:03    106s]             max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:03    106s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]       Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:32:03    106s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:03    106s]     Recomputing CTS skew targets...
[05/14 01:32:03    106s]     Resolving skew group constraints...
[05/14 01:32:03    106s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 01:32:03    106s]     Resolving skew group constraints done.
[05/14 01:32:03    106s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    106s]     PostConditioning Fixing DRVs...
[05/14 01:32:03    106s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:32:03    106s]       CCOpt-PostConditioning: considered: 69, tested: 69, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       PRO Statistics: Fix DRVs (cell sizing):
[05/14 01:32:03    106s]       =======================================
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Cell changes by Net Type:
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       top                0            0           0            0                    0                0
[05/14 01:32:03    106s]       trunk              0            0           0            0                    0                0
[05/14 01:32:03    106s]       leaf               0            0           0            0                    0                0
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Total              0            0           0            0                    0                0
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/14 01:32:03    106s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/14 01:32:03    106s]         cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:03    106s]         misc counts      : r=1, pp=0
[05/14 01:32:03    106s]         cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:03    106s]         cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:03    106s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:03    106s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:03    106s]         wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:03    106s]         hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:03    106s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[05/14 01:32:03    106s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/14 01:32:03    106s]         Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:03    106s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:03    106s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/14 01:32:03    106s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]             min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:03    106s]             max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:03    106s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440], skew [0.074 vs 0.105]
[05/14 01:32:03    106s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:32:03    106s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:32:03    106s]     Buffering to fix DRVs...
[05/14 01:32:03    106s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/14 01:32:03    106s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 01:32:03    106s]     Inserted 0 buffers and inverters.
[05/14 01:32:03    106s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/14 01:32:03    106s]     CCOpt-PostConditioning: nets considered: 69, nets tested: 69, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/14 01:32:03    106s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/14 01:32:03    106s]       cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:03    106s]       misc counts      : r=1, pp=0
[05/14 01:32:03    106s]       cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:03    106s]       cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:03    106s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:03    106s]       wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:03    106s]       wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:03    106s]       hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:03    106s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/14 01:32:03    106s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/14 01:32:03    106s]       Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:03    106s]       Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:03    106s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/14 01:32:03    106s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:03    106s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/14 01:32:03    106s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    106s]           min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:03    106s]           max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:03    106s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/14 01:32:03    106s]       skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    106s]       skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    106s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Slew Diagnostics: After DRV fixing
[05/14 01:32:03    106s]     ==================================
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Global Causes:
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     -----
[05/14 01:32:03    106s]     Cause
[05/14 01:32:03    106s]     -----
[05/14 01:32:03    106s]       (empty table)
[05/14 01:32:03    106s]     -----
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Top 5 overslews:
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     ---------------------------------
[05/14 01:32:03    106s]     Overslew    Causes    Driving Pin
[05/14 01:32:03    106s]     ---------------------------------
[05/14 01:32:03    106s]       (empty table)
[05/14 01:32:03    106s]     ---------------------------------
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]     Cause    Occurences
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]       (empty table)
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]     Cause    Occurences
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]       (empty table)
[05/14 01:32:03    106s]     -------------------
[05/14 01:32:03    106s]     
[05/14 01:32:03    106s]     PostConditioning Fixing Skew by cell sizing...
[05/14 01:32:03    106s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Path optimization required 0 stage delay updates 
[05/14 01:32:03    106s]       Resized 0 clock insts to decrease delay.
[05/14 01:32:03    106s]       Fixing short paths with downsize only
[05/14 01:32:03    106s]       Path optimization required 0 stage delay updates 
[05/14 01:32:03    106s]       Resized 0 clock insts to increase delay.
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       PRO Statistics: Fix Skew (cell sizing):
[05/14 01:32:03    106s]       =======================================
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Cell changes by Net Type:
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       top                0            0           0            0                    0                0
[05/14 01:32:03    106s]       trunk              0            0           0            0                    0                0
[05/14 01:32:03    106s]       leaf               0            0           0            0                    0                0
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       Total              0            0           0            0                    0                0
[05/14 01:32:03    106s]       -------------------------------------------------------------------------------------------------
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/14 01:32:03    106s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/14 01:32:03    106s]       
[05/14 01:32:03    106s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/14 01:32:03    106s]         cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:03    106s]         misc counts      : r=1, pp=0
[05/14 01:32:03    106s]         cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:03    106s]         cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:03    106s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:03    106s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:03    106s]         wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:03    106s]         hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:03    106s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[05/14 01:32:03    106s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/14 01:32:03    106s]         Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:03    106s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:03    106s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/14 01:32:03    106s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 17596180333563648734 14889436207610806455
[05/14 01:32:03    106s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/14 01:32:03    106s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]             min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:03    107s]             max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:03    107s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/14 01:32:03    107s]         skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]         skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 01:32:03    107s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    107s]     Reconnecting optimized routes...
[05/14 01:32:03    107s]     Reset timing graph...
[05/14 01:32:03    107s] Ignoring AAE DB Resetting ...
[05/14 01:32:03    107s]     Reset timing graph done.
[05/14 01:32:03    107s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    107s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:32:03    107s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1592.2M, EPOCH TIME: 1747200723.585375
[05/14 01:32:03    107s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1551.2M, EPOCH TIME: 1747200723.595597
[05/14 01:32:03    107s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    107s]     Leaving CCOpt scope - ClockRefiner...
[05/14 01:32:03    107s]     Assigned high priority to 0 instances.
[05/14 01:32:03    107s]     Soft fixed 68 clock instances.
[05/14 01:32:03    107s]     Performing Single Pass Refine Place.
[05/14 01:32:03    107s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/14 01:32:03    107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1551.2M, EPOCH TIME: 1747200723.613845
[05/14 01:32:03    107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1551.2M, EPOCH TIME: 1747200723.614001
[05/14 01:32:03    107s] z: 2, totalTracks: 1
[05/14 01:32:03    107s] z: 4, totalTracks: 1
[05/14 01:32:03    107s] z: 6, totalTracks: 1
[05/14 01:32:03    107s] z: 8, totalTracks: 1
[05/14 01:32:03    107s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:03    107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1551.2M, EPOCH TIME: 1747200723.618924
[05/14 01:32:03    107s] Info: 68 insts are soft-fixed.
[05/14 01:32:03    107s] 
[05/14 01:32:03    107s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:03    107s] OPERPROF:       Starting CMU at level 4, MEM:1551.2M, EPOCH TIME: 1747200723.678718
[05/14 01:32:03    107s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.019, MEM:1551.2M, EPOCH TIME: 1747200723.697690
[05/14 01:32:03    107s] 
[05/14 01:32:03    107s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:32:03    107s] Info: 68 insts are soft-fixed.
[05/14 01:32:03    107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.080, MEM:1551.2M, EPOCH TIME: 1747200723.698729
[05/14 01:32:03    107s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1551.2M, EPOCH TIME: 1747200723.698870
[05/14 01:32:03    107s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1551.2M, EPOCH TIME: 1747200723.698990
[05/14 01:32:03    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1551.2MB).
[05/14 01:32:03    107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.086, MEM:1551.2M, EPOCH TIME: 1747200723.700076
[05/14 01:32:03    107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.086, MEM:1551.2M, EPOCH TIME: 1747200723.700155
[05/14 01:32:03    107s] TDRefine: refinePlace mode is spiral
[05/14 01:32:03    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.5
[05/14 01:32:03    107s] OPERPROF: Starting RefinePlace at level 1, MEM:1551.2M, EPOCH TIME: 1747200723.700273
[05/14 01:32:03    107s] *** Starting refinePlace (0:01:47 mem=1551.2M) ***
[05/14 01:32:03    107s] Total net bbox length = 2.978e+04 (1.441e+04 1.538e+04) (ext = 1.547e+02)
[05/14 01:32:03    107s] 
[05/14 01:32:03    107s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:03    107s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1551.2M, EPOCH TIME: 1747200723.703798
[05/14 01:32:03    107s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:03    107s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1551.2M, EPOCH TIME: 1747200723.705315
[05/14 01:32:03    107s] Info: 68 insts are soft-fixed.
[05/14 01:32:03    107s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:03    107s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:03    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:03    107s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:03    107s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:03    107s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1551.2M, EPOCH TIME: 1747200723.728681
[05/14 01:32:03    107s] Starting refinePlace ...
[05/14 01:32:03    107s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:03    107s] One DDP V2 for no tweak run.
[05/14 01:32:03    107s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:03    107s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 01:32:03    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1551.2MB) @(0:01:47 - 0:01:47).
[05/14 01:32:03    107s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:03    107s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:32:03    107s] 
[05/14 01:32:03    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:03    107s] Move report: legalization moves 1 insts, mean move: 1.71 um, max move: 1.71 um spiral
[05/14 01:32:03    107s] 	Max move on inst (g18522__8246): (69.20, 120.65) --> (69.20, 118.94)
[05/14 01:32:03    107s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:03    107s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:03    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1554.2MB) @(0:01:47 - 0:01:47).
[05/14 01:32:03    107s] Move report: Detail placement moves 1 insts, mean move: 1.71 um, max move: 1.71 um 
[05/14 01:32:03    107s] 	Max move on inst (g18522__8246): (69.20, 120.65) --> (69.20, 118.94)
[05/14 01:32:03    107s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1554.2MB
[05/14 01:32:03    107s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:03    107s]   maximum (X+Y) =         1.71 um
[05/14 01:32:03    107s]   inst (g18522__8246) with max move: (69.2, 120.65) -> (69.2, 118.94)
[05/14 01:32:03    107s]   mean    (X+Y) =         1.71 um
[05/14 01:32:03    107s] Summary Report:
[05/14 01:32:03    107s] Instances move: 1 (out of 2049 movable)
[05/14 01:32:03    107s] Instances flipped: 0
[05/14 01:32:03    107s] Mean displacement: 1.71 um
[05/14 01:32:03    107s] Max displacement: 1.71 um (Instance: g18522__8246) (69.2, 120.65) -> (69.2, 118.94)
[05/14 01:32:03    107s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[05/14 01:32:03    107s] 	Violation at original loc: Placement Blockage Violation
[05/14 01:32:03    107s] Total instances moved : 1
[05/14 01:32:03    107s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.128, MEM:1554.2M, EPOCH TIME: 1747200723.857045
[05/14 01:32:03    107s] Total net bbox length = 2.978e+04 (1.441e+04 1.537e+04) (ext = 1.547e+02)
[05/14 01:32:03    107s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1554.2MB
[05/14 01:32:03    107s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1554.2MB) @(0:01:47 - 0:01:47).
[05/14 01:32:03    107s] *** Finished refinePlace (0:01:47 mem=1554.2M) ***
[05/14 01:32:03    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.5
[05/14 01:32:03    107s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.160, MEM:1554.2M, EPOCH TIME: 1747200723.860770
[05/14 01:32:03    107s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1554.2M, EPOCH TIME: 1747200723.860839
[05/14 01:32:03    107s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1551.2M, EPOCH TIME: 1747200723.869468
[05/14 01:32:03    107s]     ClockRefiner summary
[05/14 01:32:03    107s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 725).
[05/14 01:32:03    107s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 68).
[05/14 01:32:03    107s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/14 01:32:03    107s]     Restoring pStatusCts on 68 clock instances.
[05/14 01:32:03    107s]     Revert refine place priority changes on 0 instances.
[05/14 01:32:03    107s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 01:32:03    107s]     Set dirty flag on 5 instances, 8 nets
[05/14 01:32:03    107s]   PostConditioning done.
[05/14 01:32:03    107s] Net route status summary:
[05/14 01:32:03    107s]   Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=69, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:32:03    107s]   Non-clock:  2039 (unrouted=48, trialRouted=1991, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=45, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 01:32:03    107s]   Update timing and DAG stats after post-conditioning...
[05/14 01:32:03    107s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    107s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:32:03    107s] End AAE Lib Interpolated Model. (MEM=1551.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:03    107s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:03    107s]   Clock DAG stats after post-conditioning:
[05/14 01:32:03    107s]     cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:03    107s]     misc counts      : r=1, pp=0
[05/14 01:32:03    107s]     cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:03    107s]     cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:03    107s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:03    107s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:03    107s]     wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:03    107s]     hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:03    107s]   Clock DAG net violations after post-conditioning: none
[05/14 01:32:03    107s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/14 01:32:03    107s]     Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:03    107s]     Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:03    107s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/14 01:32:03    107s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:03    107s]   Clock DAG hash after post-conditioning: 17596180333563648734 14889436207610806455
[05/14 01:32:03    107s]   Clock DAG hash after post-conditioning: 17596180333563648734 14889436207610806455
[05/14 01:32:03    107s]   Primary reporting skew groups after post-conditioning:
[05/14 01:32:03    107s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]         min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:03    107s]         max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:03    107s]   Skew group summary after post-conditioning:
[05/14 01:32:03    107s]     skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]     skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:03    107s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.6 real=0:00:01.0)
[05/14 01:32:03    107s]   Setting CTS place status to fixed for clock tree and sinks.
[05/14 01:32:03    107s]   numClockCells = 70, numClockCellsFixed = 70, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/14 01:32:03    107s]   Post-balance tidy up or trial balance steps...
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG stats at end of CTS:
[05/14 01:32:03    107s]   ==============================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   -------------------------------------------------------------
[05/14 01:32:03    107s]   Cell type                     Count    Area       Capacitance
[05/14 01:32:03    107s]   -------------------------------------------------------------
[05/14 01:32:03    107s]   Buffers                        68      161.082       0.027
[05/14 01:32:03    107s]   Inverters                       0        0.000       0.000
[05/14 01:32:03    107s]   Integrated Clock Gates          0        0.000       0.000
[05/14 01:32:03    107s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/14 01:32:03    107s]   Clock Logic                     0        0.000       0.000
[05/14 01:32:03    107s]   All                            68      161.082       0.027
[05/14 01:32:03    107s]   -------------------------------------------------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG wire lengths at end of CTS:
[05/14 01:32:03    107s]   =====================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   --------------------
[05/14 01:32:03    107s]   Type     Wire Length
[05/14 01:32:03    107s]   --------------------
[05/14 01:32:03    107s]   Top          0.000
[05/14 01:32:03    107s]   Trunk     4356.750
[05/14 01:32:03    107s]   Leaf      2817.830
[05/14 01:32:03    107s]   Total     7174.580
[05/14 01:32:03    107s]   --------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG hp wire lengths at end of CTS:
[05/14 01:32:03    107s]   ========================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   -----------------------
[05/14 01:32:03    107s]   Type     hp Wire Length
[05/14 01:32:03    107s]   -----------------------
[05/14 01:32:03    107s]   Top            0.000
[05/14 01:32:03    107s]   Trunk       4129.820
[05/14 01:32:03    107s]   Leaf         766.735
[05/14 01:32:03    107s]   Total       4896.555
[05/14 01:32:03    107s]   -----------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG capacitances at end of CTS:
[05/14 01:32:03    107s]   =====================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   --------------------------------
[05/14 01:32:03    107s]   Type     Gate     Wire     Total
[05/14 01:32:03    107s]   --------------------------------
[05/14 01:32:03    107s]   Top      0.000    0.000    0.000
[05/14 01:32:03    107s]   Trunk    0.027    0.262    0.289
[05/14 01:32:03    107s]   Leaf     0.138    0.198    0.336
[05/14 01:32:03    107s]   Total    0.165    0.460    0.625
[05/14 01:32:03    107s]   --------------------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG sink capacitances at end of CTS:
[05/14 01:32:03    107s]   ==========================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   --------------------------------------------------------
[05/14 01:32:03    107s]   Count    Total    Average    Std. Dev.    Min      Max
[05/14 01:32:03    107s]   --------------------------------------------------------
[05/14 01:32:03    107s]    657     0.138     0.000       0.000      0.000    0.000
[05/14 01:32:03    107s]   --------------------------------------------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG net violations at end of CTS:
[05/14 01:32:03    107s]   =======================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   None
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/14 01:32:03    107s]   ====================================================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    107s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[05/14 01:32:03    107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    107s]   Trunk       0.100      62       0.070       0.020      0.004    0.099    {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}         -
[05/14 01:32:03    107s]   Leaf        0.100       7       0.091       0.005      0.086    0.098    {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}            -
[05/14 01:32:03    107s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG library cell distribution at end of CTS:
[05/14 01:32:03    107s]   ==================================================
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   ------------------------------------------
[05/14 01:32:03    107s]   Name         Type      Inst     Inst Area 
[05/14 01:32:03    107s]                          Count    (um^2)
[05/14 01:32:03    107s]   ------------------------------------------
[05/14 01:32:03    107s]   CLKBUFX20    buffer      5        41.040
[05/14 01:32:03    107s]   CLKBUFX16    buffer      2        13.680
[05/14 01:32:03    107s]   CLKBUFX3     buffer      6        12.312
[05/14 01:32:03    107s]   CLKBUFX2     buffer     55        94.050
[05/14 01:32:03    107s]   ------------------------------------------
[05/14 01:32:03    107s]   
[05/14 01:32:03    107s]   Clock DAG hash at end of CTS: 17596180333563648734 14889436207610806455
[05/14 01:32:03    107s]   Clock DAG hash at end of CTS: 17596180333563648734 14889436207610806455
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   Primary reporting skew groups summary at end of CTS:
[05/14 01:32:04    107s]   ====================================================
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   Half-corner                 Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   DelayCorner_WC:both.late    20MHz_CLK/ConstraintMode_BC    2.366     2.440     0.074       0.105         0.003           0.002           2.423        0.024     100% {2.366, 2.440}
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   Skew group summary at end of CTS:
[05/14 01:32:04    107s]   =================================
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   Half-corner                 Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   DelayCorner_WC:both.late    20MHz_CLK/ConstraintMode_BC    2.366     2.440     0.074       0.105         0.003           0.002           2.423        0.024     100% {2.366, 2.440}
[05/14 01:32:04    107s]   DelayCorner_WC:both.late    20MHz_CLK/ConstraintMode_WC    2.366     2.440     0.074       0.105         0.003           0.002           2.423        0.024     100% {2.366, 2.440}
[05/14 01:32:04    107s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   Found a total of 0 clock tree pins with a slew violation.
[05/14 01:32:04    107s]   
[05/14 01:32:04    107s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:04    107s] Synthesizing clock trees done.
[05/14 01:32:04    107s] Tidy Up And Update Timing...
[05/14 01:32:04    107s] External - Set all clocks to propagated mode...
[05/14 01:32:04    107s] Innovus updating I/O latencies
[05/14 01:32:04    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:04    107s] #################################################################################
[05/14 01:32:04    107s] # Design Stage: PreRoute
[05/14 01:32:04    107s] # Design Name: mcs4
[05/14 01:32:04    107s] # Design Mode: 45nm
[05/14 01:32:04    107s] # Analysis Mode: MMMC OCV 
[05/14 01:32:04    107s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:04    107s] # Signoff Settings: SI Off 
[05/14 01:32:04    107s] #################################################################################
[05/14 01:32:04    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 1617.3M, InitMEM = 1617.3M)
[05/14 01:32:04    107s] Start delay calculation (fullDC) (1 T). (MEM=1617.29)
[05/14 01:32:04    107s] End AAE Lib Interpolated Model. (MEM=1625.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:04    107s] Total number of fetched objects 2085
[05/14 01:32:04    107s] Total number of fetched objects 2085
[05/14 01:32:04    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:04    108s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:04    108s] End delay calculation. (MEM=1652.16 CPU=0:00:00.2 REAL=0:00:00.0)
[05/14 01:32:04    108s] End delay calculation (fullDC). (MEM=1652.16 CPU=0:00:00.4 REAL=0:00:00.0)
[05/14 01:32:04    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1652.2M) ***
[05/14 01:32:04    108s] Setting all clocks to propagated mode.
[05/14 01:32:04    108s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:01.0)
[05/14 01:32:04    108s] Clock DAG stats after update timingGraph:
[05/14 01:32:04    108s]   cell counts      : b=68, i=0, icg=0, nicg=0, l=0, total=68
[05/14 01:32:04    108s]   misc counts      : r=1, pp=0
[05/14 01:32:04    108s]   cell areas       : b=161.082um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=161.082um^2
[05/14 01:32:04    108s]   cell capacitance : b=0.027pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.027pF
[05/14 01:32:04    108s]   sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 01:32:04    108s]   wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.198pF, total=0.460pF
[05/14 01:32:04    108s]   wire lengths     : top=0.000um, trunk=4356.750um, leaf=2817.830um, total=7174.580um
[05/14 01:32:04    108s]   hp wire lengths  : top=0.000um, trunk=4129.820um, leaf=766.735um, total=4896.555um
[05/14 01:32:04    108s] Clock DAG net violations after update timingGraph: none
[05/14 01:32:04    108s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/14 01:32:04    108s]   Trunk : target=0.100ns count=62 avg=0.070ns sd=0.020ns min=0.004ns max=0.099ns {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[05/14 01:32:04    108s]   Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.005ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 01:32:04    108s] Clock DAG library cell distribution after update timingGraph {count}:
[05/14 01:32:04    108s]    Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX3: 6 CLKBUFX2: 55 
[05/14 01:32:04    108s] Clock DAG hash after update timingGraph: 17596180333563648734 14889436207610806455
[05/14 01:32:05    108s] Clock DAG hash after update timingGraph: 17596180333563648734 14889436207610806455
[05/14 01:32:05    108s] Primary reporting skew groups after update timingGraph:
[05/14 01:32:05    108s]   skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:05    108s]       min path sink: ram_0_ram2_ram_array_reg[12][3]/CK
[05/14 01:32:05    108s]       max path sink: ram_0_ram3_ram_array_reg[9][3]/CK
[05/14 01:32:05    108s] Skew group summary after update timingGraph:
[05/14 01:32:05    108s]   skew_group 20MHz_CLK/ConstraintMode_BC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:05    108s]   skew_group 20MHz_CLK/ConstraintMode_WC: insertion delay [min=2.366, max=2.440, avg=2.423, sd=0.024], skew [0.074 vs 0.105], 100% {2.366, 2.440} (wid=1.257 ws=0.003) (gid=1.184 gs=0.075)
[05/14 01:32:05    108s] Logging CTS constraint violations...
[05/14 01:32:05    108s]   No violations found.
[05/14 01:32:05    108s] Logging CTS constraint violations done.
[05/14 01:32:05    108s] Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/14 01:32:05    108s] Runtime done. (took cpu=0:00:44.5 real=0:00:51.1)
[05/14 01:32:05    108s] Runtime Report Coverage % = 99.8
[05/14 01:32:05    108s] Runtime Summary
[05/14 01:32:05    108s] ===============
[05/14 01:32:05    108s] Clock Runtime:  (62%) Core CTS          32.01 (Init 2.18, Construction 1.76, Implementation 25.44, eGRPC 1.03, PostConditioning 0.73, Other 0.87)
[05/14 01:32:05    108s] Clock Runtime:  (32%) CTS services      16.80 (RefinePlace 0.92, EarlyGlobalClock 0.94, NanoRoute 14.59, ExtractRC 0.36, TimingAnalysis 0.00)
[05/14 01:32:05    108s] Clock Runtime:   (4%) Other CTS          2.22 (Init 0.73, CongRepair/EGR-DP 0.55, TimingUpdate 0.95, Other 0.00)
[05/14 01:32:05    108s] Clock Runtime: (100%) Total             51.03
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] Runtime Summary:
[05/14 01:32:05    108s] ================
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] ------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:05    108s] wall   % time  children  called  name
[05/14 01:32:05    108s] ------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:05    108s] 51.13  100.00   51.13      0       
[05/14 01:32:05    108s] 51.13  100.00   51.03      1     Runtime
[05/14 01:32:05    108s]  0.12    0.24    0.12      1     CCOpt::Phase::Initialization
[05/14 01:32:05    108s]  0.12    0.24    0.12      1       Check Prerequisites
[05/14 01:32:05    108s]  0.12    0.24    0.00      1         Leaving CCOpt scope - CheckPlace
[05/14 01:32:05    108s]  2.69    5.26    2.66      1     CCOpt::Phase::PreparingToBalance
[05/14 01:32:05    108s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/14 01:32:05    108s]  0.60    1.18    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/14 01:32:05    108s]  0.21    0.42    0.19      1       Legalization setup
[05/14 01:32:05    108s]  0.18    0.36    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/14 01:32:05    108s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  1.85    3.61    0.00      1       Validating CTS configuration
[05/14 01:32:05    108s]  0.00    0.00    0.00      1         Checking module port directions
[05/14 01:32:05    108s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/14 01:32:05    108s]  0.09    0.19    0.08      1     Preparing To Balance
[05/14 01:32:05    108s]  0.02    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  0.06    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/14 01:32:05    108s]  2.94    5.75    2.94      1     CCOpt::Phase::Construction
[05/14 01:32:05    108s]  1.95    3.82    1.95      1       Stage::Clustering
[05/14 01:32:05    108s]  0.96    1.88    0.92      1         Clustering
[05/14 01:32:05    108s]  0.01    0.02    0.00      1           Initialize for clustering
[05/14 01:32:05    108s]  0.51    1.01    0.00      1           Bottom-up phase
[05/14 01:32:05    108s]  0.40    0.78    0.36      1           Legalizing clock trees
[05/14 01:32:05    108s]  0.27    0.53    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/14 01:32:05    108s]  0.01    0.01    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  0.05    0.09    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/14 01:32:05    108s]  0.04    0.08    0.00      1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.98    1.92    0.94      1         CongRepair After Initial Clustering
[05/14 01:32:05    108s]  0.82    1.60    0.61      1           Leaving CCOpt scope - Early Global Route
[05/14 01:32:05    108s]  0.33    0.64    0.00      1             Early Global Route - eGR only step
[05/14 01:32:05    108s]  0.28    0.55    0.00      1             Congestion Repair
[05/14 01:32:05    108s]  0.09    0.18    0.00      1           Leaving CCOpt scope - extractRC
[05/14 01:32:05    108s]  0.03    0.06    0.00      1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.09    0.18    0.09      1       Stage::DRV Fixing
[05/14 01:32:05    108s]  0.03    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[05/14 01:32:05    108s]  0.06    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/14 01:32:05    108s]  0.90    1.75    0.89      1       Stage::Insertion Delay Reduction
[05/14 01:32:05    108s]  0.02    0.03    0.00      1         Removing unnecessary root buffering
[05/14 01:32:05    108s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[05/14 01:32:05    108s]  0.22    0.43    0.00      1         Reducing insertion delay 1
[05/14 01:32:05    108s]  0.04    0.08    0.00      1         Removing longest path buffering
[05/14 01:32:05    108s]  0.60    1.17    0.00      1         Reducing insertion delay 2
[05/14 01:32:05    108s] 25.56   50.00   25.56      1     CCOpt::Phase::Implementation
[05/14 01:32:05    108s]  0.64    1.25    0.63      1       Stage::Reducing Power
[05/14 01:32:05    108s]  0.05    0.10    0.00      1         Improving clock tree routing
[05/14 01:32:05    108s]  0.54    1.06    0.00      1         Reducing clock tree power 1
[05/14 01:32:05    108s]  0.00    0.00    0.00      2           Legalizing clock trees
[05/14 01:32:05    108s]  0.04    0.08    0.00      1         Reducing clock tree power 2
[05/14 01:32:05    108s] 16.19   31.66   16.12      1       Stage::Balancing
[05/14 01:32:05    108s] 15.54   30.40   15.46      1         Approximately balancing fragments step
[05/14 01:32:05    108s]  0.16    0.31    0.00      1           Resolve constraints - Approximately balancing fragments
[05/14 01:32:05    108s]  0.04    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/14 01:32:05    108s]  0.09    0.17    0.00      1           Moving gates to improve sub-tree skew
[05/14 01:32:05    108s]  0.16    0.32    0.00      1           Approximately balancing fragments bottom up
[05/14 01:32:05    108s] 15.02   29.37    0.00      1           Approximately balancing fragments, wire and cell delays
[05/14 01:32:05    108s]  0.10    0.19    0.00      1         Improving fragments clock skew
[05/14 01:32:05    108s]  0.39    0.76    0.32      1         Approximately balancing step
[05/14 01:32:05    108s]  0.06    0.12    0.00      1           Resolve constraints - Approximately balancing
[05/14 01:32:05    108s]  0.26    0.51    0.00      1           Approximately balancing, wire and cell delays
[05/14 01:32:05    108s]  0.04    0.09    0.00      1         Fixing clock tree overload
[05/14 01:32:05    108s]  0.05    0.09    0.00      1         Approximately balancing paths
[05/14 01:32:05    108s]  8.53   16.69    8.43      1       Stage::Polishing
[05/14 01:32:05    108s]  0.10    0.20    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.76    1.49    0.00      1         Merging balancing drivers for power
[05/14 01:32:05    108s]  0.09    0.17    0.00      1         Improving clock skew
[05/14 01:32:05    108s]  3.77    7.37    3.68      1         Moving gates to reduce wire capacitance
[05/14 01:32:05    108s]  0.10    0.19    0.00      2           Artificially removing short and long paths
[05/14 01:32:05    108s]  0.32    0.64    0.09      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/14 01:32:05    108s]  0.09    0.17    0.00      1             Legalizing clock trees
[05/14 01:32:05    108s]  1.74    3.41    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/14 01:32:05    108s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/14 01:32:05    108s]  0.17    0.33    0.04      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/14 01:32:05    108s]  0.04    0.07    0.00      1             Legalizing clock trees
[05/14 01:32:05    108s]  1.34    2.62    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/14 01:32:05    108s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/14 01:32:05    108s]  0.35    0.68    0.09      1         Reducing clock tree power 3
[05/14 01:32:05    108s]  0.09    0.18    0.00      1           Artificially removing short and long paths
[05/14 01:32:05    108s]  0.00    0.01    0.00      1           Legalizing clock trees
[05/14 01:32:05    108s]  0.07    0.14    0.00      1         Improving insertion delay
[05/14 01:32:05    108s]  3.29    6.44    3.08      1         Wire Opt OverFix
[05/14 01:32:05    108s]  3.03    5.93    2.97      1           Wire Reduction extra effort
[05/14 01:32:05    108s]  0.05    0.10    0.00      1             Artificially removing short and long paths
[05/14 01:32:05    108s]  0.02    0.03    0.00      1             Global shorten wires A0
[05/14 01:32:05    108s]  2.47    4.83    0.00      2             Move For Wirelength - core
[05/14 01:32:05    108s]  0.00    0.01    0.00      1             Global shorten wires A1
[05/14 01:32:05    108s]  0.06    0.11    0.00      1             Global shorten wires B
[05/14 01:32:05    108s]  0.37    0.73    0.00      1             Move For Wirelength - branch
[05/14 01:32:05    108s]  0.05    0.10    0.05      1           Optimizing orientation
[05/14 01:32:05    108s]  0.05    0.10    0.00      1             FlipOpt
[05/14 01:32:05    108s]  0.20    0.40    0.15      1       Stage::Updating netlist
[05/14 01:32:05    108s]  0.02    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  0.13    0.25    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/14 01:32:05    108s]  1.80    3.53    1.60      1     CCOpt::Phase::eGRPC
[05/14 01:32:05    108s]  0.45    0.88    0.40      1       Leaving CCOpt scope - Routing Tools
[05/14 01:32:05    108s]  0.40    0.78    0.00      1         Early Global Route - eGR only step
[05/14 01:32:05    108s]  0.12    0.23    0.00      1       Leaving CCOpt scope - extractRC
[05/14 01:32:05    108s]  0.07    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/14 01:32:05    108s]  0.06    0.12    0.06      1       Reset bufferability constraints
[05/14 01:32:05    108s]  0.06    0.12    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.10    0.20    0.01      1       eGRPC Moving buffers
[05/14 01:32:05    108s]  0.01    0.02    0.00      1         Violation analysis
[05/14 01:32:05    108s]  0.31    0.61    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/14 01:32:05    108s]  0.01    0.03    0.00      1         Artificially removing long paths
[05/14 01:32:05    108s]  0.08    0.15    0.00      1       eGRPC Fixing DRVs
[05/14 01:32:05    108s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[05/14 01:32:05    108s]  0.02    0.03    0.00      1       Violation analysis
[05/14 01:32:05    108s]  0.12    0.23    0.00      1       Moving clock insts towards fanout
[05/14 01:32:05    108s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  0.26    0.51    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/14 01:32:05    108s] 15.79   30.88   15.62      1     CCOpt::Phase::Routing
[05/14 01:32:05    108s] 15.42   30.16   15.29      1       Leaving CCOpt scope - Routing Tools
[05/14 01:32:05    108s]  0.43    0.85    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/14 01:32:05    108s] 14.59   28.53    0.00      1         NanoRoute
[05/14 01:32:05    108s]  0.27    0.52    0.00      1         Route Remaining Unrouted Nets
[05/14 01:32:05    108s]  0.14    0.28    0.00      1       Leaving CCOpt scope - extractRC
[05/14 01:32:05    108s]  0.05    0.10    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.99    1.93    0.87      1     CCOpt::Phase::PostConditioning
[05/14 01:32:05    108s]  0.15    0.29    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/14 01:32:05    108s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/14 01:32:05    108s]  0.12    0.24    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/14 01:32:05    108s]  0.05    0.09    0.00      1       Recomputing CTS skew targets
[05/14 01:32:05    108s]  0.09    0.18    0.00      1       PostConditioning Fixing DRVs
[05/14 01:32:05    108s]  0.08    0.16    0.00      1       Buffering to fix DRVs
[05/14 01:32:05    108s]  0.05    0.09    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/14 01:32:05    108s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[05/14 01:32:05    108s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 01:32:05    108s]  0.26    0.51    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/14 01:32:05    108s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/14 01:32:05    108s]  0.04    0.08    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 01:32:05    108s]  0.04    0.09    0.00      1     Post-balance tidy up or trial balance steps
[05/14 01:32:05    108s]  0.99    1.93    0.95      1     Tidy Up And Update Timing
[05/14 01:32:05    108s]  0.95    1.86    0.00      1       External - Set all clocks to propagated mode
[05/14 01:32:05    108s] ------------------------------------------------------------------------------------------------------------------------
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/14 01:32:05    108s] Synthesizing clock trees with CCOpt done.
[05/14 01:32:05    108s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/14 01:32:05    108s] Type 'man IMPSP-9025' for more detail.
[05/14 01:32:05    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1302.4M, totSessionCpu=0:01:48 **
[05/14 01:32:05    108s] GigaOpt running with 1 threads.
[05/14 01:32:05    108s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 01:32:05    108s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 01:32:05    108s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:48.4/0:04:18.7 (0.4), mem = 1536.5M
[05/14 01:32:05    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.5M, EPOCH TIME: 1747200725.275745
[05/14 01:32:05    108s] z: 2, totalTracks: 1
[05/14 01:32:05    108s] z: 4, totalTracks: 1
[05/14 01:32:05    108s] z: 6, totalTracks: 1
[05/14 01:32:05    108s] z: 8, totalTracks: 1
[05/14 01:32:05    108s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:05    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.5M, EPOCH TIME: 1747200725.283105
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:05    108s] OPERPROF:     Starting CMU at level 3, MEM:1536.5M, EPOCH TIME: 1747200725.329637
[05/14 01:32:05    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.013, MEM:1536.5M, EPOCH TIME: 1747200725.342367
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:32:05    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.060, MEM:1536.5M, EPOCH TIME: 1747200725.342981
[05/14 01:32:05    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1536.5M, EPOCH TIME: 1747200725.343083
[05/14 01:32:05    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1536.5M, EPOCH TIME: 1747200725.343153
[05/14 01:32:05    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1536.5MB).
[05/14 01:32:05    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.068, MEM:1536.5M, EPOCH TIME: 1747200725.343819
[05/14 01:32:05    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1536.5M, EPOCH TIME: 1747200725.344128
[05/14 01:32:05    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1536.5M, EPOCH TIME: 1747200725.355661
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] Creating Lib Analyzer ...
[05/14 01:32:05    108s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:32:05    108s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:32:05    108s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:05    108s] 
[05/14 01:32:05    108s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:06    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=1560.6M
[05/14 01:32:06    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=1560.6M
[05/14 01:32:06    109s] Creating Lib Analyzer, finished. 
[05/14 01:32:06    109s] Effort level <high> specified for reg2reg path_group
[05/14 01:32:06    109s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1335.4M, totSessionCpu=0:01:50 **
[05/14 01:32:06    109s] *** optDesign -postCTS ***
[05/14 01:32:06    109s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 01:32:06    109s] Hold Target Slack: user slack 0
[05/14 01:32:06    109s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 01:32:06    109s] setUsefulSkewMode -ecoRoute false
[05/14 01:32:06    109s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/14 01:32:06    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1562.6M, EPOCH TIME: 1747200726.650018
[05/14 01:32:06    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.035, MEM:1562.6M, EPOCH TIME: 1747200726.684922
[05/14 01:32:06    109s] Multi-VT timing optimization disabled based on library information.
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:06    109s] Deleting Lib Analyzer.
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:06    109s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:32:06    109s] Summary for sequential cells identification: 
[05/14 01:32:06    109s]   Identified SBFF number: 104
[05/14 01:32:06    109s]   Identified MBFF number: 16
[05/14 01:32:06    109s]   Identified SB Latch number: 0
[05/14 01:32:06    109s]   Identified MB Latch number: 0
[05/14 01:32:06    109s]   Not identified SBFF number: 16
[05/14 01:32:06    109s]   Not identified MBFF number: 0
[05/14 01:32:06    109s]   Not identified SB Latch number: 0
[05/14 01:32:06    109s]   Not identified MB Latch number: 0
[05/14 01:32:06    109s]   Number of sequential cells which are not FFs: 32
[05/14 01:32:06    109s]  Visiting view : AnalysisView_WC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_BC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_WC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_BC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:06    109s] TLC MultiMap info (StdDelay):
[05/14 01:32:06    109s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:32:06    109s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:32:06    109s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:32:06    109s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:32:06    109s]  Setting StdDelay to: 38ps
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:06    109s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1562.6M, EPOCH TIME: 1747200726.771755
[05/14 01:32:06    109s] All LLGs are deleted
[05/14 01:32:06    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1562.6M, EPOCH TIME: 1747200726.773609
[05/14 01:32:06    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1562.6M, EPOCH TIME: 1747200726.773755
[05/14 01:32:06    109s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1554.6M, EPOCH TIME: 1747200726.774583
[05/14 01:32:06    109s] Start to check current routing status for nets...
[05/14 01:32:06    109s] All nets are already routed correctly.
[05/14 01:32:06    109s] End to check current routing status for nets (mem=1554.6M)
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] Creating Lib Analyzer ...
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:32:06    109s] Summary for sequential cells identification: 
[05/14 01:32:06    109s]   Identified SBFF number: 104
[05/14 01:32:06    109s]   Identified MBFF number: 16
[05/14 01:32:06    109s]   Identified SB Latch number: 0
[05/14 01:32:06    109s]   Identified MB Latch number: 0
[05/14 01:32:06    109s]   Not identified SBFF number: 16
[05/14 01:32:06    109s]   Not identified MBFF number: 0
[05/14 01:32:06    109s]   Not identified SB Latch number: 0
[05/14 01:32:06    109s]   Not identified MB Latch number: 0
[05/14 01:32:06    109s]   Number of sequential cells which are not FFs: 32
[05/14 01:32:06    109s]  Visiting view : AnalysisView_WC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_BC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_WC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:06    109s]  Visiting view : AnalysisView_BC
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:32:06    109s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:06    109s] TLC MultiMap info (StdDelay):
[05/14 01:32:06    109s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:32:06    109s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 01:32:06    109s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:32:06    109s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 01:32:06    109s]  Setting StdDelay to: 41.7ps
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:32:06    109s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:06    109s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:06    109s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:06    109s] 
[05/14 01:32:06    109s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:07    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=1564.6M
[05/14 01:32:07    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=1564.6M
[05/14 01:32:07    110s] Creating Lib Analyzer, finished. 
[05/14 01:32:07    110s] ### Creating TopoMgr, started
[05/14 01:32:07    110s] ### Creating TopoMgr, finished
[05/14 01:32:07    110s] 
[05/14 01:32:07    110s] Footprint cell information for calculating maxBufDist
[05/14 01:32:07    110s] *info: There are 10 candidate Buffer cells
[05/14 01:32:07    110s] *info: There are 12 candidate Inverter cells
[05/14 01:32:07    110s] 
[05/14 01:32:08    111s] #optDebug: Start CG creation (mem=1593.2M)
[05/14 01:32:08    111s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/14 01:32:08    111s] (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgPrt (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgEgp (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgPbk (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgNrb(cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgObs (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgCon (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s]  ...processing cgPdm (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1713.5M)
[05/14 01:32:08    111s] Compute RC Scale Done ...
[05/14 01:32:08    111s] All LLGs are deleted
[05/14 01:32:08    111s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1704.0M, EPOCH TIME: 1747200728.567270
[05/14 01:32:08    111s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1704.0M, EPOCH TIME: 1747200728.570610
[05/14 01:32:08    111s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1704.0M, EPOCH TIME: 1747200728.571273
[05/14 01:32:08    111s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1704.0M, EPOCH TIME: 1747200728.575502
[05/14 01:32:08    111s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1704.0M, EPOCH TIME: 1747200728.605152
[05/14 01:32:08    111s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1704.0M, EPOCH TIME: 1747200728.605673
[05/14 01:32:08    111s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1704.0M, EPOCH TIME: 1747200728.611214
[05/14 01:32:08    111s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1704.0M, EPOCH TIME: 1747200728.614230
[05/14 01:32:08    111s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1704.0M, EPOCH TIME: 1747200728.615601
[05/14 01:32:08    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.045, MEM:1704.0M, EPOCH TIME: 1747200728.616748
[05/14 01:32:08    111s] Starting delay calculation for Setup views
[05/14 01:32:08    111s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:08    111s] #################################################################################
[05/14 01:32:08    111s] # Design Stage: PreRoute
[05/14 01:32:08    111s] # Design Name: mcs4
[05/14 01:32:08    111s] # Design Mode: 45nm
[05/14 01:32:08    111s] # Analysis Mode: MMMC OCV 
[05/14 01:32:08    111s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:08    111s] # Signoff Settings: SI Off 
[05/14 01:32:08    111s] #################################################################################
[05/14 01:32:08    111s] Calculate early delays in OCV mode...
[05/14 01:32:08    111s] Calculate late delays in OCV mode...
[05/14 01:32:08    111s] Calculate early delays in OCV mode...
[05/14 01:32:08    111s] Calculate late delays in OCV mode...
[05/14 01:32:08    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 1704.0M, InitMEM = 1704.0M)
[05/14 01:32:08    111s] Start delay calculation (fullDC) (1 T). (MEM=1703.98)
[05/14 01:32:08    111s] End AAE Lib Interpolated Model. (MEM=1723.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:09    112s] Total number of fetched objects 2085
[05/14 01:32:09    112s] Total number of fetched objects 2085
[05/14 01:32:09    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:09    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:09    112s] End delay calculation. (MEM=1727.07 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 01:32:09    112s] End delay calculation (fullDC). (MEM=1727.07 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:32:09    112s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1727.1M) ***
[05/14 01:32:09    112s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:53 mem=1727.1M)
[05/14 01:32:10    112s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.622  | 44.257  | 34.622  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |     9 (494)      |   -0.956   |     10 (501)     |
|   max_fanout   |     20 (20)      |     0      |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.588%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1476.0M, totSessionCpu=0:01:53 **
[05/14 01:32:10    112s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.7 (0.9), totSession cpu/real = 0:01:52.8/0:04:23.5 (0.4), mem = 1698.3M
[05/14 01:32:10    112s] 
[05/14 01:32:10    112s] =============================================================================================
[05/14 01:32:10    112s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/14 01:32:10    112s] =============================================================================================
[05/14 01:32:10    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:10    112s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    112s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:10    112s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:01.4 /  0:00:01.3    0.9
[05/14 01:32:10    112s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:32:10    112s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:10    112s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  39.9 % )     0:00:01.9 /  0:00:01.8    1.0
[05/14 01:32:10    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:10    112s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (  18.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 01:32:10    112s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:10    112s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 01:32:10    112s] [ FullDelayCalc          ]      1   0:00:01.1  (  22.6 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 01:32:10    112s] [ TimingReport           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:32:10    112s] [ MISC                   ]          0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:00.4    0.8
[05/14 01:32:10    112s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    112s]  InitOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.4    0.9
[05/14 01:32:10    112s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    112s] 
[05/14 01:32:10    112s] ** INFO : this run is activating low effort ccoptDesign flow
[05/14 01:32:10    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:10    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=1698.3M
[05/14 01:32:10    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1698.3M, EPOCH TIME: 1747200730.021471
[05/14 01:32:10    112s] z: 2, totalTracks: 1
[05/14 01:32:10    112s] z: 4, totalTracks: 1
[05/14 01:32:10    112s] z: 6, totalTracks: 1
[05/14 01:32:10    112s] z: 8, totalTracks: 1
[05/14 01:32:10    112s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:10    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.3M, EPOCH TIME: 1747200730.026744
[05/14 01:32:10    112s] 
[05/14 01:32:10    112s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:10    112s] 
[05/14 01:32:10    112s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:10    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1698.3M, EPOCH TIME: 1747200730.082116
[05/14 01:32:10    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1698.3M, EPOCH TIME: 1747200730.082260
[05/14 01:32:10    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1698.3M, EPOCH TIME: 1747200730.082376
[05/14 01:32:10    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1698.3MB).
[05/14 01:32:10    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.066, MEM:1698.3M, EPOCH TIME: 1747200730.087582
[05/14 01:32:10    112s] TotalInstCnt at PhyDesignMc Initialization: 2,049
[05/14 01:32:10    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=1698.3M
[05/14 01:32:10    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1698.3M, EPOCH TIME: 1747200730.104524
[05/14 01:32:10    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1698.3M, EPOCH TIME: 1747200730.112832
[05/14 01:32:10    112s] TotalInstCnt at PhyDesignMc Destruction: 2,049
[05/14 01:32:10    112s] OPTC: m1 20.0 20.0
[05/14 01:32:10    113s] #optDebug: fT-E <X 2 0 0 1>
[05/14 01:32:10    113s] -congRepairInPostCTS false                 # bool, default=false, private
[05/14 01:32:10    113s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/14 01:32:10    113s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 01:32:10    113s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:01:53.1/0:04:23.9 (0.4), mem = 1699.3M
[05/14 01:32:10    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.1
[05/14 01:32:10    113s] ### Creating RouteCongInterface, started
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] #optDebug: {0, 1.000}
[05/14 01:32:10    113s] ### Creating RouteCongInterface, finished
[05/14 01:32:10    113s] Updated routing constraints on 0 nets.
[05/14 01:32:10    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.1
[05/14 01:32:10    113s] Bottom Preferred Layer:
[05/14 01:32:10    113s] +---------------+------------+----------+
[05/14 01:32:10    113s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:10    113s] +---------------+------------+----------+
[05/14 01:32:10    113s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:10    113s] +---------------+------------+----------+
[05/14 01:32:10    113s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.6), totSession cpu/real = 0:01:53.1/0:04:24.0 (0.4), mem = 1699.3M
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] =============================================================================================
[05/14 01:32:10    113s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/14 01:32:10    113s] =============================================================================================
[05/14 01:32:10    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:10    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  78.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 01:32:10    113s] [ MISC                   ]          0:00:00.0  (  21.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:10    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    113s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.6
[05/14 01:32:10    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] End: GigaOpt Route Type Constraints Refinement
[05/14 01:32:10    113s] *** Starting optimizing excluded clock nets MEM= 1699.3M) ***
[05/14 01:32:10    113s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1699.3M) ***
[05/14 01:32:10    113s] *** Starting optimizing excluded clock nets MEM= 1699.3M) ***
[05/14 01:32:10    113s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1699.3M) ***
[05/14 01:32:10    113s] Info: Done creating the CCOpt slew target map.
[05/14 01:32:10    113s] Begin: GigaOpt high fanout net optimization
[05/14 01:32:10    113s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 01:32:10    113s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 01:32:10    113s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:53.2/0:04:24.1 (0.4), mem = 1699.3M
[05/14 01:32:10    113s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:10    113s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:10    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.2
[05/14 01:32:10    113s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:10    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=1699.3M
[05/14 01:32:10    113s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:10    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:1699.3M, EPOCH TIME: 1747200730.644571
[05/14 01:32:10    113s] z: 2, totalTracks: 1
[05/14 01:32:10    113s] z: 4, totalTracks: 1
[05/14 01:32:10    113s] z: 6, totalTracks: 1
[05/14 01:32:10    113s] z: 8, totalTracks: 1
[05/14 01:32:10    113s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:10    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1699.3M, EPOCH TIME: 1747200730.653623
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:10    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.068, MEM:1699.3M, EPOCH TIME: 1747200730.721898
[05/14 01:32:10    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1699.3M, EPOCH TIME: 1747200730.722066
[05/14 01:32:10    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1699.3M, EPOCH TIME: 1747200730.722170
[05/14 01:32:10    113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1699.3MB).
[05/14 01:32:10    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:1699.3M, EPOCH TIME: 1747200730.723315
[05/14 01:32:10    113s] TotalInstCnt at PhyDesignMc Initialization: 2,049
[05/14 01:32:10    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=1699.3M
[05/14 01:32:10    113s] ### Creating RouteCongInterface, started
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:10    113s] 
[05/14 01:32:10    113s] #optDebug: {0, 1.000}
[05/14 01:32:10    113s] ### Creating RouteCongInterface, finished
[05/14 01:32:10    113s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:10    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1699.3M
[05/14 01:32:10    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1699.3M
[05/14 01:32:11    113s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:11    113s] Total-nets :: 2060, Stn-nets :: 8, ratio :: 0.38835 %, Total-len 39027.7, Stn-len 1416.38
[05/14 01:32:11    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1737.5M, EPOCH TIME: 1747200731.301094
[05/14 01:32:11    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1699.5M, EPOCH TIME: 1747200731.309809
[05/14 01:32:11    113s] TotalInstCnt at PhyDesignMc Destruction: 2,049
[05/14 01:32:11    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.2
[05/14 01:32:11    113s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.8), totSession cpu/real = 0:01:53.7/0:04:24.8 (0.4), mem = 1699.5M
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s] =============================================================================================
[05/14 01:32:11    113s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/14 01:32:11    113s] =============================================================================================
[05/14 01:32:11    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:11    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:11    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:11    113s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:32:11    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:11    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:11    113s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:11    113s] [ MISC                   ]          0:00:00.6  (  78.0 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 01:32:11    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:11    113s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.8
[05/14 01:32:11    113s] ---------------------------------------------------------------------------------------------
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 01:32:11    113s] End: GigaOpt high fanout net optimization
[05/14 01:32:11    113s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:11    113s] Deleting Lib Analyzer.
[05/14 01:32:11    113s] Begin: GigaOpt DRV Optimization
[05/14 01:32:11    113s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/14 01:32:11    113s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:53.8/0:04:24.9 (0.4), mem = 1715.5M
[05/14 01:32:11    113s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:11    113s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:11    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.3
[05/14 01:32:11    113s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:11    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1715.5M
[05/14 01:32:11    113s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:11    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:1715.5M, EPOCH TIME: 1747200731.419275
[05/14 01:32:11    113s] z: 2, totalTracks: 1
[05/14 01:32:11    113s] z: 4, totalTracks: 1
[05/14 01:32:11    113s] z: 6, totalTracks: 1
[05/14 01:32:11    113s] z: 8, totalTracks: 1
[05/14 01:32:11    113s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:11    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1715.5M, EPOCH TIME: 1747200731.427359
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:11    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1715.5M, EPOCH TIME: 1747200731.457886
[05/14 01:32:11    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1715.5M, EPOCH TIME: 1747200731.458007
[05/14 01:32:11    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1715.5M, EPOCH TIME: 1747200731.458076
[05/14 01:32:11    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1715.5MB).
[05/14 01:32:11    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:1715.5M, EPOCH TIME: 1747200731.458590
[05/14 01:32:11    113s] TotalInstCnt at PhyDesignMc Initialization: 2,049
[05/14 01:32:11    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=1715.5M
[05/14 01:32:11    113s] ### Creating RouteCongInterface, started
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s] Creating Lib Analyzer ...
[05/14 01:32:11    113s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:11    113s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:11    113s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:11    113s] 
[05/14 01:32:11    113s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:12    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=1715.5M
[05/14 01:32:12    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=1715.5M
[05/14 01:32:12    114s] Creating Lib Analyzer, finished. 
[05/14 01:32:12    114s] 
[05/14 01:32:12    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:12    114s] 
[05/14 01:32:12    114s] #optDebug: {0, 1.000}
[05/14 01:32:12    114s] ### Creating RouteCongInterface, finished
[05/14 01:32:12    114s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:12    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1715.5M
[05/14 01:32:12    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=1715.5M
[05/14 01:32:12    115s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1772.7M, EPOCH TIME: 1747200732.669489
[05/14 01:32:12    115s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1772.7M, EPOCH TIME: 1747200732.669795
[05/14 01:32:12    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:12    115s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:32:12    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:12    115s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:32:12    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:12    115s] Info: violation cost 1974.218018 (cap = 4.189590, tran = 1970.028320, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:12    115s] |    26|   884|    -1.01|     4|     8|    -0.00|    20|    20|     0|     0|    34.62|     0.00|       0|       0|       0| 28.59%|          |         |
[05/14 01:32:13    116s] Info: violation cost 33.437805 (cap = 4.189590, tran = 29.248215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:13    116s] |     2|    16|    -0.98|     4|     8|    -0.00|    30|    30|     0|     0|    34.73|     0.00|      24|       0|      10| 28.73%| 0:00:01.0|  1875.1M|
[05/14 01:32:13    116s] Info: violation cost 33.437805 (cap = 4.189590, tran = 29.248215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:13    116s] |     2|    16|    -0.98|     4|     8|    -0.00|    30|    30|     0|     0|    34.73|     0.00|       0|       0|       0| 28.73%| 0:00:00.0|  1875.1M|
[05/14 01:32:13    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] ###############################################################################
[05/14 01:32:13    116s] #
[05/14 01:32:13    116s] #  Large fanout net report:  
[05/14 01:32:13    116s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:32:13    116s] #     - current density: 28.73
[05/14 01:32:13    116s] #
[05/14 01:32:13    116s] #  List of high fanout nets:
[05/14 01:32:13    116s] #
[05/14 01:32:13    116s] ###############################################################################
[05/14 01:32:13    116s] Bottom Preferred Layer:
[05/14 01:32:13    116s] +---------------+------------+----------+
[05/14 01:32:13    116s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:13    116s] +---------------+------------+----------+
[05/14 01:32:13    116s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:13    116s] +---------------+------------+----------+
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] =======================================================================
[05/14 01:32:13    116s]                 Reasons for remaining drv violations
[05/14 01:32:13    116s] =======================================================================
[05/14 01:32:13    116s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] MultiBuffering failure reasons
[05/14 01:32:13    116s] ------------------------------------------------
[05/14 01:32:13    116s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1875.1M) ***
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1875.1M, EPOCH TIME: 1747200733.886988
[05/14 01:32:13    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1823.1M, EPOCH TIME: 1747200733.906491
[05/14 01:32:13    116s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1823.1M, EPOCH TIME: 1747200733.909359
[05/14 01:32:13    116s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1823.1M, EPOCH TIME: 1747200733.909599
[05/14 01:32:13    116s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1823.1M, EPOCH TIME: 1747200733.915880
[05/14 01:32:13    116s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.047, MEM:1823.1M, EPOCH TIME: 1747200733.962414
[05/14 01:32:13    116s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1823.1M, EPOCH TIME: 1747200733.962672
[05/14 01:32:13    116s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.006, MEM:1823.1M, EPOCH TIME: 1747200733.968385
[05/14 01:32:13    116s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1823.1M, EPOCH TIME: 1747200733.968985
[05/14 01:32:13    116s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1747200733.969173
[05/14 01:32:13    116s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.060, MEM:1823.1M, EPOCH TIME: 1747200733.969302
[05/14 01:32:13    116s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.060, MEM:1823.1M, EPOCH TIME: 1747200733.969359
[05/14 01:32:13    116s] TDRefine: refinePlace mode is spiral
[05/14 01:32:13    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.6
[05/14 01:32:13    116s] OPERPROF: Starting RefinePlace at level 1, MEM:1823.1M, EPOCH TIME: 1747200733.969457
[05/14 01:32:13    116s] *** Starting refinePlace (0:01:56 mem=1823.1M) ***
[05/14 01:32:13    116s] Total net bbox length = 3.055e+04 (1.489e+04 1.566e+04) (ext = 1.650e+02)
[05/14 01:32:13    116s] 
[05/14 01:32:13    116s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:13    116s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1823.1M, EPOCH TIME: 1747200733.971594
[05/14 01:32:13    116s]   Signal wire search tree: 4284 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:13    116s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.006, MEM:1823.1M, EPOCH TIME: 1747200733.977441
[05/14 01:32:13    116s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:13    116s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:13    116s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:13    116s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1823.1M, EPOCH TIME: 1747200733.981218
[05/14 01:32:13    116s] Starting refinePlace ...
[05/14 01:32:13    116s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:13    116s] One DDP V2 for no tweak run.
[05/14 01:32:13    116s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:14    116s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 01:32:14    116s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1823.1MB) @(0:01:56 - 0:01:56).
[05/14 01:32:14    116s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:14    116s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:14    116s] Move report: legalization moves 28 insts, mean move: 1.41 um, max move: 3.42 um spiral
[05/14 01:32:14    116s] 	Max move on inst (FE_OFC21_FE_DBTN1_n_228): (154.20, 84.74) --> (154.20, 81.32)
[05/14 01:32:14    116s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:32:14    116s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:14    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1828.2MB) @(0:01:56 - 0:01:56).
[05/14 01:32:14    116s] Move report: Detail placement moves 28 insts, mean move: 1.41 um, max move: 3.42 um 
[05/14 01:32:14    116s] 	Max move on inst (FE_OFC21_FE_DBTN1_n_228): (154.20, 84.74) --> (154.20, 81.32)
[05/14 01:32:14    116s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1828.2MB
[05/14 01:32:14    116s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:14    116s]   maximum (X+Y) =         3.42 um
[05/14 01:32:14    116s]   inst (FE_OFC21_FE_DBTN1_n_228) with max move: (154.2, 84.74) -> (154.2, 81.32)
[05/14 01:32:14    116s]   mean    (X+Y) =         1.41 um
[05/14 01:32:14    116s] Summary Report:
[05/14 01:32:14    116s] Instances move: 28 (out of 2005 movable)
[05/14 01:32:14    116s] Instances flipped: 0
[05/14 01:32:14    116s] Mean displacement: 1.41 um
[05/14 01:32:14    116s] Max displacement: 3.42 um (Instance: FE_OFC21_FE_DBTN1_n_228) (154.2, 84.74) -> (154.2, 81.32)
[05/14 01:32:14    116s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/14 01:32:14    116s] Total instances moved : 28
[05/14 01:32:14    116s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.150, REAL:0.187, MEM:1828.2M, EPOCH TIME: 1747200734.168502
[05/14 01:32:14    116s] Total net bbox length = 3.058e+04 (1.490e+04 1.568e+04) (ext = 1.650e+02)
[05/14 01:32:14    116s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1828.2MB
[05/14 01:32:14    116s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1828.2MB) @(0:01:56 - 0:01:56).
[05/14 01:32:14    116s] *** Finished refinePlace (0:01:56 mem=1828.2M) ***
[05/14 01:32:14    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.6
[05/14 01:32:14    116s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.202, MEM:1828.2M, EPOCH TIME: 1747200734.171785
[05/14 01:32:14    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1828.2M, EPOCH TIME: 1747200734.181633
[05/14 01:32:14    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1823.2M, EPOCH TIME: 1747200734.190393
[05/14 01:32:14    116s] *** maximum move = 3.42 um ***
[05/14 01:32:14    116s] *** Finished re-routing un-routed nets (1823.2M) ***
[05/14 01:32:14    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1823.2M, EPOCH TIME: 1747200734.196564
[05/14 01:32:14    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1823.2M, EPOCH TIME: 1747200734.202510
[05/14 01:32:14    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.064, MEM:1823.2M, EPOCH TIME: 1747200734.266738
[05/14 01:32:14    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1823.2M, EPOCH TIME: 1747200734.266901
[05/14 01:32:14    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1823.2M, EPOCH TIME: 1747200734.266999
[05/14 01:32:14    116s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1823.2M, EPOCH TIME: 1747200734.270497
[05/14 01:32:14    116s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1823.2M, EPOCH TIME: 1747200734.270727
[05/14 01:32:14    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.077, MEM:1823.2M, EPOCH TIME: 1747200734.273742
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1823.2M) ***
[05/14 01:32:14    116s] Total-nets :: 2084, Stn-nets :: 51, ratio :: 2.44722 %, Total-len 38828.9, Stn-len 6361.4
[05/14 01:32:14    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1804.1M, EPOCH TIME: 1747200734.336494
[05/14 01:32:14    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1737.1M, EPOCH TIME: 1747200734.355180
[05/14 01:32:14    116s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[05/14 01:32:14    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.3
[05/14 01:32:14    116s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.7/0:00:03.0 (0.9), totSession cpu/real = 0:01:56.5/0:04:27.8 (0.4), mem = 1737.1M
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] =============================================================================================
[05/14 01:32:14    116s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/14 01:32:14    116s] =============================================================================================
[05/14 01:32:14    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:14    116s] ---------------------------------------------------------------------------------------------
[05/14 01:32:14    116s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.8
[05/14 01:32:14    116s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  26.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:14    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:14    116s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.8
[05/14 01:32:14    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:14    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:14    116s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 01:32:14    116s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:14    116s] [ OptEval                ]      4   0:00:00.8  (  26.5 % )     0:00:00.8 /  0:00:00.7    0.9
[05/14 01:32:14    116s] [ OptCommit              ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.6
[05/14 01:32:14    116s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:32:14    116s] [ IncrDelayCalc          ]     17   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:32:14    116s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:14    116s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:32:14    116s] [ RefinePlace            ]      1   0:00:00.4  (  14.0 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:32:14    116s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 01:32:14    116s] [ MISC                   ]          0:00:00.5  (  15.3 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 01:32:14    116s] ---------------------------------------------------------------------------------------------
[05/14 01:32:14    116s]  DrvOpt #2 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.7    0.9
[05/14 01:32:14    116s] ---------------------------------------------------------------------------------------------
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] End: GigaOpt DRV Optimization
[05/14 01:32:14    116s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 01:32:14    116s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1493.4M, totSessionCpu=0:01:57 **
[05/14 01:32:14    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:14    116s] Deleting Lib Analyzer.
[05/14 01:32:14    116s] Begin: GigaOpt Global Optimization
[05/14 01:32:14    116s] *info: use new DP (enabled)
[05/14 01:32:14    116s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/14 01:32:14    116s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:14    116s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:14    116s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:56.6/0:04:27.9 (0.4), mem = 1775.3M
[05/14 01:32:14    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.4
[05/14 01:32:14    116s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:14    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:14    116s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:14    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1775.3M, EPOCH TIME: 1747200734.486666
[05/14 01:32:14    116s] z: 2, totalTracks: 1
[05/14 01:32:14    116s] z: 4, totalTracks: 1
[05/14 01:32:14    116s] z: 6, totalTracks: 1
[05/14 01:32:14    116s] z: 8, totalTracks: 1
[05/14 01:32:14    116s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:14    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1775.3M, EPOCH TIME: 1747200734.491769
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:14    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1775.3M, EPOCH TIME: 1747200734.524647
[05/14 01:32:14    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1775.3M, EPOCH TIME: 1747200734.524780
[05/14 01:32:14    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1775.3M, EPOCH TIME: 1747200734.524849
[05/14 01:32:14    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1775.3MB).
[05/14 01:32:14    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1775.3M, EPOCH TIME: 1747200734.527727
[05/14 01:32:14    116s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[05/14 01:32:14    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:14    116s] ### Creating RouteCongInterface, started
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] Creating Lib Analyzer ...
[05/14 01:32:14    116s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:14    116s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:14    116s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:14    116s] 
[05/14 01:32:14    116s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:15    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:15    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:15    117s] Creating Lib Analyzer, finished. 
[05/14 01:32:15    117s] 
[05/14 01:32:15    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:32:15    117s] 
[05/14 01:32:15    117s] #optDebug: {0, 1.000}
[05/14 01:32:15    117s] ### Creating RouteCongInterface, finished
[05/14 01:32:15    117s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:15    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:15    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=1775.3M
[05/14 01:32:15    117s] *info: 69 clock nets excluded
[05/14 01:32:15    117s] *info: 10 multi-driver nets excluded.
[05/14 01:32:15    117s] *info: 18 no-driver nets excluded.
[05/14 01:32:15    117s] *info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:15    118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1813.4M, EPOCH TIME: 1747200735.885108
[05/14 01:32:15    118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1813.4M, EPOCH TIME: 1747200735.885423
[05/14 01:32:16    118s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/14 01:32:16    118s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:32:16    118s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/14 01:32:16    118s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:32:16    118s] |   0.000|   0.000|   28.73%|   0:00:00.0| 1813.4M|AnalysisView_WC|       NA| NA                                           |
[05/14 01:32:16    118s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1813.4M) ***
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1813.4M) ***
[05/14 01:32:16    118s] Bottom Preferred Layer:
[05/14 01:32:16    118s] +---------------+------------+----------+
[05/14 01:32:16    118s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:16    118s] +---------------+------------+----------+
[05/14 01:32:16    118s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:16    118s] +---------------+------------+----------+
[05/14 01:32:16    118s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/14 01:32:16    118s] Total-nets :: 2084, Stn-nets :: 51, ratio :: 2.44722 %, Total-len 38828.9, Stn-len 6361.4
[05/14 01:32:16    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1794.3M, EPOCH TIME: 1747200736.114615
[05/14 01:32:16    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1737.3M, EPOCH TIME: 1747200736.123607
[05/14 01:32:16    118s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[05/14 01:32:16    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.4
[05/14 01:32:16    118s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:58.2/0:04:29.6 (0.4), mem = 1737.3M
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] =============================================================================================
[05/14 01:32:16    118s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/14 01:32:16    118s] =============================================================================================
[05/14 01:32:16    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:16    118s] ---------------------------------------------------------------------------------------------
[05/14 01:32:16    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 01:32:16    118s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  49.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:16    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:16    118s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 01:32:16    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:16    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:16    118s] [ TransformInit          ]      1   0:00:00.5  (  28.1 % )     0:00:00.5 /  0:00:00.5    1.1
[05/14 01:32:16    118s] [ MISC                   ]          0:00:00.3  (  16.2 % )     0:00:00.3 /  0:00:00.2    0.8
[05/14 01:32:16    118s] ---------------------------------------------------------------------------------------------
[05/14 01:32:16    118s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/14 01:32:16    118s] ---------------------------------------------------------------------------------------------
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] End: GigaOpt Global Optimization
[05/14 01:32:16    118s] *** Timing Is met
[05/14 01:32:16    118s] *** Check timing (0:00:00.0)
[05/14 01:32:16    118s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:16    118s] Deleting Lib Analyzer.
[05/14 01:32:16    118s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/14 01:32:16    118s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:16    118s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:16    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=1737.3M
[05/14 01:32:16    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=1737.3M
[05/14 01:32:16    118s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/14 01:32:16    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.3M, EPOCH TIME: 1747200736.168130
[05/14 01:32:16    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.067, MEM:1737.3M, EPOCH TIME: 1747200736.234810
[05/14 01:32:16    118s] Begin: GigaOpt DRV Optimization
[05/14 01:32:16    118s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/14 01:32:16    118s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:58.3/0:04:29.8 (0.4), mem = 1733.3M
[05/14 01:32:16    118s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:16    118s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:16    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.5
[05/14 01:32:16    118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:16    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=1733.3M
[05/14 01:32:16    118s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:16    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1733.3M, EPOCH TIME: 1747200736.328959
[05/14 01:32:16    118s] z: 2, totalTracks: 1
[05/14 01:32:16    118s] z: 4, totalTracks: 1
[05/14 01:32:16    118s] z: 6, totalTracks: 1
[05/14 01:32:16    118s] z: 8, totalTracks: 1
[05/14 01:32:16    118s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:16    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1733.3M, EPOCH TIME: 1747200736.339895
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:16    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1733.3M, EPOCH TIME: 1747200736.391078
[05/14 01:32:16    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1733.3M, EPOCH TIME: 1747200736.391224
[05/14 01:32:16    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1733.3M, EPOCH TIME: 1747200736.391321
[05/14 01:32:16    118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1733.3MB).
[05/14 01:32:16    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1733.3M, EPOCH TIME: 1747200736.394816
[05/14 01:32:16    118s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[05/14 01:32:16    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=1733.3M
[05/14 01:32:16    118s] ### Creating RouteCongInterface, started
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] Creating Lib Analyzer ...
[05/14 01:32:16    118s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:16    118s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:16    118s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:16    118s] 
[05/14 01:32:16    118s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:17    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=1739.4M
[05/14 01:32:17    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=1739.4M
[05/14 01:32:17    119s] Creating Lib Analyzer, finished. 
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] #optDebug: {0, 1.000}
[05/14 01:32:17    119s] ### Creating RouteCongInterface, finished
[05/14 01:32:17    119s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:17    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=1739.4M
[05/14 01:32:17    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=1739.4M
[05/14 01:32:17    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1796.6M, EPOCH TIME: 1747200737.587136
[05/14 01:32:17    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1796.6M, EPOCH TIME: 1747200737.587358
[05/14 01:32:17    119s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:17    119s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:32:17    119s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:17    119s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:32:17    119s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:17    119s] Info: violation cost 33.437805 (cap = 4.189590, tran = 29.248215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:17    119s] |     2|    16|    -0.98|     4|     8|    -0.00|    30|    30|     0|     0|    34.73|     0.00|       0|       0|       0| 28.73%|          |         |
[05/14 01:32:17    119s] Info: violation cost 33.437805 (cap = 4.189590, tran = 29.248215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:17    119s] |     2|    16|    -0.98|     4|     8|    -0.00|    30|    30|     0|     0|    34.73|     0.00|       0|       0|       0| 28.73%| 0:00:00.0|  1822.2M|
[05/14 01:32:17    119s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] ###############################################################################
[05/14 01:32:17    119s] #
[05/14 01:32:17    119s] #  Large fanout net report:  
[05/14 01:32:17    119s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:32:17    119s] #     - current density: 28.73
[05/14 01:32:17    119s] #
[05/14 01:32:17    119s] #  List of high fanout nets:
[05/14 01:32:17    119s] #
[05/14 01:32:17    119s] ###############################################################################
[05/14 01:32:17    119s] Bottom Preferred Layer:
[05/14 01:32:17    119s] +---------------+------------+----------+
[05/14 01:32:17    119s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:17    119s] +---------------+------------+----------+
[05/14 01:32:17    119s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:17    119s] +---------------+------------+----------+
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] =======================================================================
[05/14 01:32:17    119s]                 Reasons for remaining drv violations
[05/14 01:32:17    119s] =======================================================================
[05/14 01:32:17    119s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] MultiBuffering failure reasons
[05/14 01:32:17    119s] ------------------------------------------------
[05/14 01:32:17    119s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1822.2M) ***
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] Total-nets :: 2084, Stn-nets :: 51, ratio :: 2.44722 %, Total-len 38828.9, Stn-len 6361.4
[05/14 01:32:17    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1803.1M, EPOCH TIME: 1747200737.728063
[05/14 01:32:17    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1742.1M, EPOCH TIME: 1747200737.739463
[05/14 01:32:17    119s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[05/14 01:32:17    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.5
[05/14 01:32:17    119s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (0.9), totSession cpu/real = 0:01:59.7/0:04:31.2 (0.4), mem = 1742.1M
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] =============================================================================================
[05/14 01:32:17    119s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/14 01:32:17    119s] =============================================================================================
[05/14 01:32:17    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:17    119s] ---------------------------------------------------------------------------------------------
[05/14 01:32:17    119s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:32:17    119s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  56.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:17    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:17    119s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:32:17    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:17    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:17    119s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:32:17    119s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:17    119s] [ OptEval                ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:32:17    119s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:17    119s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:17    119s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:17    119s] [ MISC                   ]          0:00:00.4  (  27.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 01:32:17    119s] ---------------------------------------------------------------------------------------------
[05/14 01:32:17    119s]  DrvOpt #3 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    0.9
[05/14 01:32:17    119s] ---------------------------------------------------------------------------------------------
[05/14 01:32:17    119s] 
[05/14 01:32:17    119s] End: GigaOpt DRV Optimization
[05/14 01:32:17    119s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 01:32:17    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1742.1M, EPOCH TIME: 1747200737.752988
[05/14 01:32:17    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.064, MEM:1742.1M, EPOCH TIME: 1747200737.816649
[05/14 01:32:18    119s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1742.1M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.730  | 44.482  | 34.730  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     30 (30)      |     0      |     37 (37)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:18    119s] Density: 28.733%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1496.8M, totSessionCpu=0:02:00 **
[05/14 01:32:18    119s] 
[05/14 01:32:18    119s] Active setup views:
[05/14 01:32:18    119s]  AnalysisView_BC
[05/14 01:32:18    119s]   Dominating endpoints: 0
[05/14 01:32:18    119s]   Dominating TNS: -0.000
[05/14 01:32:18    119s] 
[05/14 01:32:18    119s]  AnalysisView_WC
[05/14 01:32:18    119s]   Dominating endpoints: 0
[05/14 01:32:18    119s]   Dominating TNS: -0.000
[05/14 01:32:18    119s] 
[05/14 01:32:18    120s] Deleting Lib Analyzer.
[05/14 01:32:18    120s] **INFO: Flow update: Design timing is met.
[05/14 01:32:18    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:18    120s] **INFO: Flow update: Design timing is met.
[05/14 01:32:18    120s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:18    120s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:18    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1736.4M
[05/14 01:32:18    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1736.4M
[05/14 01:32:18    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:18    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=1793.7M
[05/14 01:32:18    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.7M, EPOCH TIME: 1747200738.416763
[05/14 01:32:18    120s] z: 2, totalTracks: 1
[05/14 01:32:18    120s] z: 4, totalTracks: 1
[05/14 01:32:18    120s] z: 6, totalTracks: 1
[05/14 01:32:18    120s] z: 8, totalTracks: 1
[05/14 01:32:18    120s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:18    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1793.7M, EPOCH TIME: 1747200738.422080
[05/14 01:32:18    120s] 
[05/14 01:32:18    120s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:18    120s] 
[05/14 01:32:18    120s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:18    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.030, MEM:1793.7M, EPOCH TIME: 1747200738.452395
[05/14 01:32:18    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1793.7M, EPOCH TIME: 1747200738.455347
[05/14 01:32:18    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1793.7M, EPOCH TIME: 1747200738.455503
[05/14 01:32:18    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.7MB).
[05/14 01:32:18    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1793.7M, EPOCH TIME: 1747200738.459762
[05/14 01:32:18    120s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[05/14 01:32:18    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=1793.7M
[05/14 01:32:18    120s] Begin: Area Reclaim Optimization
[05/14 01:32:18    120s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:02:00.2/0:04:31.9 (0.4), mem = 1793.7M
[05/14 01:32:18    120s] 
[05/14 01:32:18    120s] Creating Lib Analyzer ...
[05/14 01:32:18    120s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:18    120s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:18    120s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:18    120s] 
[05/14 01:32:18    120s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:19    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=1799.7M
[05/14 01:32:19    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=1799.7M
[05/14 01:32:19    121s] Creating Lib Analyzer, finished. 
[05/14 01:32:19    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.6
[05/14 01:32:19    121s] ### Creating RouteCongInterface, started
[05/14 01:32:19    121s] 
[05/14 01:32:19    121s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/14 01:32:19    121s] 
[05/14 01:32:19    121s] #optDebug: {0, 1.000}
[05/14 01:32:19    121s] ### Creating RouteCongInterface, finished
[05/14 01:32:19    121s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:19    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1799.7M
[05/14 01:32:19    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1799.7M
[05/14 01:32:19    121s] Usable buffer cells for single buffer setup transform:
[05/14 01:32:19    121s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 01:32:19    121s] Number of usable buffer cells above: 10
[05/14 01:32:19    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1799.7M, EPOCH TIME: 1747200739.698817
[05/14 01:32:19    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1799.7M, EPOCH TIME: 1747200739.699085
[05/14 01:32:19    121s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 28.73
[05/14 01:32:19    121s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:19    121s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 01:32:19    121s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:19    121s] |   28.73%|        -|   0.000|   0.000|   0:00:00.0| 1799.7M|
[05/14 01:32:19    121s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:32:23    124s] |   28.55%|       63|   0.000|   0.000|   0:00:04.0| 1958.8M|
[05/14 01:32:23    124s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:32:23    124s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:23    124s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 28.55
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/14 01:32:23    124s] --------------------------------------------------------------
[05/14 01:32:23    124s] |                                   | Total     | Sequential |
[05/14 01:32:23    124s] --------------------------------------------------------------
[05/14 01:32:23    124s] | Num insts resized                 |       0  |       0    |
[05/14 01:32:23    124s] | Num insts undone                  |       0  |       0    |
[05/14 01:32:23    124s] | Num insts Downsized               |       0  |       0    |
[05/14 01:32:23    124s] | Num insts Samesized               |       0  |       0    |
[05/14 01:32:23    124s] | Num insts Upsized                 |       0  |       0    |
[05/14 01:32:23    124s] | Num multiple commits+uncommits    |       0  |       -    |
[05/14 01:32:23    124s] --------------------------------------------------------------
[05/14 01:32:23    124s] Bottom Preferred Layer:
[05/14 01:32:23    124s] +---------------+------------+----------+
[05/14 01:32:23    124s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:23    124s] +---------------+------------+----------+
[05/14 01:32:23    124s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:23    124s] +---------------+------------+----------+
[05/14 01:32:23    124s] End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
[05/14 01:32:23    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.6
[05/14 01:32:23    124s] *** AreaOpt #1 [finish] : cpu/real = 0:00:04.7/0:00:05.0 (0.9), totSession cpu/real = 0:02:04.8/0:04:37.0 (0.5), mem = 1958.8M
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s] =============================================================================================
[05/14 01:32:23    124s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/14 01:32:23    124s] =============================================================================================
[05/14 01:32:23    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:23    124s] ---------------------------------------------------------------------------------------------
[05/14 01:32:23    124s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[05/14 01:32:23    124s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  15.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:32:23    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:23    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:23    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:23    124s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:03.8 /  0:00:03.4    0.9
[05/14 01:32:23    124s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:23    124s] [ OptEval                ]     19   0:00:02.8  (  55.3 % )     0:00:02.8 /  0:00:02.5    0.9
[05/14 01:32:23    124s] [ OptCommit              ]     19   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.8
[05/14 01:32:23    124s] [ PostCommitDelayUpdate  ]     19   0:00:00.1  (   1.2 % )     0:00:00.7 /  0:00:00.6    0.9
[05/14 01:32:23    124s] [ IncrDelayCalc          ]     77   0:00:00.6  (  11.8 % )     0:00:00.6 /  0:00:00.6    0.9
[05/14 01:32:23    124s] [ IncrTimingUpdate       ]     13   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:32:23    124s] [ MISC                   ]          0:00:00.5  (   9.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 01:32:23    124s] ---------------------------------------------------------------------------------------------
[05/14 01:32:23    124s]  AreaOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.7    0.9
[05/14 01:32:23    124s] ---------------------------------------------------------------------------------------------
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1939.7M, EPOCH TIME: 1747200743.550165
[05/14 01:32:23    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.030, MEM:1759.7M, EPOCH TIME: 1747200743.580423
[05/14 01:32:23    124s] TotalInstCnt at PhyDesignMc Destruction: 2,072
[05/14 01:32:23    124s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1759.74M, totSessionCpu=0:02:05).
[05/14 01:32:23    124s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/14 01:32:23    124s] Info: 69 nets with fixed/cover wires excluded.
[05/14 01:32:23    124s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:23    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1759.7M
[05/14 01:32:23    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1759.7M
[05/14 01:32:23    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:23    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1817.0M
[05/14 01:32:23    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1817.0M, EPOCH TIME: 1747200743.621914
[05/14 01:32:23    124s] z: 2, totalTracks: 1
[05/14 01:32:23    124s] z: 4, totalTracks: 1
[05/14 01:32:23    124s] z: 6, totalTracks: 1
[05/14 01:32:23    124s] z: 8, totalTracks: 1
[05/14 01:32:23    124s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:23    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1817.0M, EPOCH TIME: 1747200743.629902
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:23    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.097, MEM:1817.0M, EPOCH TIME: 1747200743.726461
[05/14 01:32:23    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1817.0M, EPOCH TIME: 1747200743.726607
[05/14 01:32:23    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1817.0M, EPOCH TIME: 1747200743.726694
[05/14 01:32:23    124s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1817.0MB).
[05/14 01:32:23    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.106, MEM:1817.0M, EPOCH TIME: 1747200743.727531
[05/14 01:32:23    124s] TotalInstCnt at PhyDesignMc Initialization: 2,072
[05/14 01:32:23    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1817.0M
[05/14 01:32:23    124s] Begin: Area Reclaim Optimization
[05/14 01:32:23    124s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:02:05.0/0:04:37.2 (0.5), mem = 1817.0M
[05/14 01:32:23    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.7
[05/14 01:32:23    124s] ### Creating RouteCongInterface, started
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:32:23    124s] 
[05/14 01:32:23    124s] #optDebug: {0, 1.000}
[05/14 01:32:23    124s] ### Creating RouteCongInterface, finished
[05/14 01:32:23    124s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:23    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1817.0M
[05/14 01:32:23    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1817.0M
[05/14 01:32:24    125s] Usable buffer cells for single buffer setup transform:
[05/14 01:32:24    125s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 01:32:24    125s] Number of usable buffer cells above: 10
[05/14 01:32:24    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1817.0M, EPOCH TIME: 1747200744.283139
[05/14 01:32:24    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1817.0M, EPOCH TIME: 1747200744.283634
[05/14 01:32:24    125s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 28.55
[05/14 01:32:24    125s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:24    125s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 01:32:24    125s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:24    125s] |   28.55%|        -|   0.083|   0.000|   0:00:00.0| 1817.0M|
[05/14 01:32:24    125s] |   28.55%|        0|   0.083|   0.000|   0:00:00.0| 1817.0M|
[05/14 01:32:24    125s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:32:24    125s] |   28.55%|        0|   0.083|   0.000|   0:00:00.0| 1817.0M|
[05/14 01:32:24    125s] |   28.53%|        1|   0.083|   0.000|   0:00:00.0| 1840.6M|
[05/14 01:32:26    127s] |   26.86%|      355|   0.083|   0.000|   0:00:02.0| 1840.6M|
[05/14 01:32:27    127s] |   26.70%|       40|   0.083|   0.000|   0:00:01.0| 1840.6M|
[05/14 01:32:27    127s] |   26.67%|        7|   0.083|   0.000|   0:00:00.0| 1840.6M|
[05/14 01:32:27    127s] |   26.67%|        0|   0.083|   0.000|   0:00:00.0| 1840.6M|
[05/14 01:32:27    127s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:32:27    127s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/14 01:32:27    127s] |   26.67%|        0|   0.083|   0.000|   0:00:00.0| 1840.6M|
[05/14 01:32:27    127s] +---------+---------+--------+--------+------------+--------+
[05/14 01:32:27    127s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.67
[05/14 01:32:27    127s] 
[05/14 01:32:27    127s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 402 **
[05/14 01:32:27    127s] --------------------------------------------------------------
[05/14 01:32:27    127s] |                                   | Total     | Sequential |
[05/14 01:32:27    127s] --------------------------------------------------------------
[05/14 01:32:27    127s] | Num insts resized                 |     395  |      11    |
[05/14 01:32:27    127s] | Num insts undone                  |       0  |       0    |
[05/14 01:32:27    127s] | Num insts Downsized               |     395  |      11    |
[05/14 01:32:27    127s] | Num insts Samesized               |       0  |       0    |
[05/14 01:32:27    127s] | Num insts Upsized                 |       0  |       0    |
[05/14 01:32:27    127s] | Num multiple commits+uncommits    |       7  |       -    |
[05/14 01:32:27    127s] --------------------------------------------------------------
[05/14 01:32:27    127s] Bottom Preferred Layer:
[05/14 01:32:27    127s] +---------------+------------+----------+
[05/14 01:32:27    127s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:27    127s] +---------------+------------+----------+
[05/14 01:32:27    127s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:27    127s] +---------------+------------+----------+
[05/14 01:32:27    127s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:04.0) **
[05/14 01:32:27    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1840.6M, EPOCH TIME: 1747200747.302059
[05/14 01:32:27    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1840.6M, EPOCH TIME: 1747200747.312197
[05/14 01:32:27    127s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1840.6M, EPOCH TIME: 1747200747.315178
[05/14 01:32:27    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1840.6M, EPOCH TIME: 1747200747.315515
[05/14 01:32:27    127s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1840.6M, EPOCH TIME: 1747200747.320516
[05/14 01:32:27    127s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:1840.6M, EPOCH TIME: 1747200747.355095
[05/14 01:32:27    127s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1840.6M, EPOCH TIME: 1747200747.355237
[05/14 01:32:27    127s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1840.6M, EPOCH TIME: 1747200747.355308
[05/14 01:32:27    127s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1840.6M, EPOCH TIME: 1747200747.355765
[05/14 01:32:27    127s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1840.6M, EPOCH TIME: 1747200747.355903
[05/14 01:32:27    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1840.6M, EPOCH TIME: 1747200747.356013
[05/14 01:32:27    127s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1840.6M, EPOCH TIME: 1747200747.356066
[05/14 01:32:27    127s] TDRefine: refinePlace mode is spiral
[05/14 01:32:27    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.7
[05/14 01:32:27    127s] OPERPROF: Starting RefinePlace at level 1, MEM:1840.6M, EPOCH TIME: 1747200747.356143
[05/14 01:32:27    127s] *** Starting refinePlace (0:02:08 mem=1840.6M) ***
[05/14 01:32:27    127s] Total net bbox length = 3.050e+04 (1.485e+04 1.565e+04) (ext = 1.658e+02)
[05/14 01:32:27    127s] 
[05/14 01:32:27    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:27    127s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1840.6M, EPOCH TIME: 1747200747.361332
[05/14 01:32:27    127s]   Signal wire search tree: 4284 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:27    127s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1840.6M, EPOCH TIME: 1747200747.363501
[05/14 01:32:27    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:27    127s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    127s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    127s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1840.6M, EPOCH TIME: 1747200747.368030
[05/14 01:32:27    127s] Starting refinePlace ...
[05/14 01:32:27    127s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    127s] One DDP V2 for no tweak run.
[05/14 01:32:27    127s] 
[05/14 01:32:27    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:27    128s] Move report: legalization moves 34 insts, mean move: 0.61 um, max move: 2.60 um spiral
[05/14 01:32:27    128s] 	Max move on inst (FE_OFC52_n_1008): (119.00, 59.09) --> (121.60, 59.09)
[05/14 01:32:27    128s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:32:27    128s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:27    128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1844.6MB) @(0:02:08 - 0:02:08).
[05/14 01:32:27    128s] Move report: Detail placement moves 34 insts, mean move: 0.61 um, max move: 2.60 um 
[05/14 01:32:27    128s] 	Max move on inst (FE_OFC52_n_1008): (119.00, 59.09) --> (121.60, 59.09)
[05/14 01:32:27    128s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1844.6MB
[05/14 01:32:27    128s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:27    128s]   maximum (X+Y) =         2.60 um
[05/14 01:32:27    128s]   inst (FE_OFC52_n_1008) with max move: (119, 59.09) -> (121.6, 59.09)
[05/14 01:32:27    128s]   mean    (X+Y) =         0.61 um
[05/14 01:32:27    128s] Summary Report:
[05/14 01:32:27    128s] Instances move: 34 (out of 2002 movable)
[05/14 01:32:27    128s] Instances flipped: 0
[05/14 01:32:27    128s] Mean displacement: 0.61 um
[05/14 01:32:27    128s] Max displacement: 2.60 um (Instance: FE_OFC52_n_1008) (119, 59.09) -> (121.6, 59.09)
[05/14 01:32:27    128s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:32:27    128s] Total instances moved : 34
[05/14 01:32:27    128s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.185, MEM:1844.6M, EPOCH TIME: 1747200747.553204
[05/14 01:32:27    128s] Total net bbox length = 3.052e+04 (1.487e+04 1.565e+04) (ext = 1.658e+02)
[05/14 01:32:27    128s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1844.6MB
[05/14 01:32:27    128s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1844.6MB) @(0:02:08 - 0:02:08).
[05/14 01:32:27    128s] *** Finished refinePlace (0:02:08 mem=1844.6M) ***
[05/14 01:32:27    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.7
[05/14 01:32:27    128s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.201, MEM:1844.6M, EPOCH TIME: 1747200747.557566
[05/14 01:32:27    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1844.6M, EPOCH TIME: 1747200747.567559
[05/14 01:32:27    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1841.6M, EPOCH TIME: 1747200747.576401
[05/14 01:32:27    128s] *** maximum move = 2.60 um ***
[05/14 01:32:27    128s] *** Finished re-routing un-routed nets (1841.6M) ***
[05/14 01:32:27    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:1841.6M, EPOCH TIME: 1747200747.584309
[05/14 01:32:27    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.6M, EPOCH TIME: 1747200747.590052
[05/14 01:32:27    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.058, MEM:1841.6M, EPOCH TIME: 1747200747.647927
[05/14 01:32:27    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1841.6M, EPOCH TIME: 1747200747.648075
[05/14 01:32:27    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1747200747.648147
[05/14 01:32:27    128s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1841.6M, EPOCH TIME: 1747200747.651896
[05/14 01:32:27    128s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1747200747.652091
[05/14 01:32:27    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.068, MEM:1841.6M, EPOCH TIME: 1747200747.652249
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1841.6M) ***
[05/14 01:32:27    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.7
[05/14 01:32:27    128s] *** AreaOpt #2 [finish] : cpu/real = 0:00:03.2/0:00:03.9 (0.8), totSession cpu/real = 0:02:08.2/0:04:41.1 (0.5), mem = 1841.6M
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s] =============================================================================================
[05/14 01:32:27    128s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/14 01:32:27    128s] =============================================================================================
[05/14 01:32:27    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:27    128s] ---------------------------------------------------------------------------------------------
[05/14 01:32:27    128s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:32:27    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:27    128s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:27    128s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:27    128s] [ OptSingleIteration     ]      8   0:00:00.1  (   3.4 % )     0:00:02.9 /  0:00:02.4    0.8
[05/14 01:32:27    128s] [ OptGetWeight           ]    125   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:27    128s] [ OptEval                ]    125   0:00:00.7  (  17.7 % )     0:00:00.7 /  0:00:00.4    0.7
[05/14 01:32:27    128s] [ OptCommit              ]    125   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[05/14 01:32:27    128s] [ PostCommitDelayUpdate  ]    125   0:00:00.1  (   3.5 % )     0:00:01.4 /  0:00:01.3    0.9
[05/14 01:32:27    128s] [ IncrDelayCalc          ]    172   0:00:01.3  (  33.1 % )     0:00:01.3 /  0:00:01.1    0.9
[05/14 01:32:27    128s] [ RefinePlace            ]      1   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:32:27    128s] [ IncrTimingUpdate       ]     33   0:00:00.6  (  15.3 % )     0:00:00.6 /  0:00:00.5    0.9
[05/14 01:32:27    128s] [ MISC                   ]          0:00:00.6  (  15.2 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 01:32:27    128s] ---------------------------------------------------------------------------------------------
[05/14 01:32:27    128s]  AreaOpt #2 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.2    0.8
[05/14 01:32:27    128s] ---------------------------------------------------------------------------------------------
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.6M, EPOCH TIME: 1747200747.675846
[05/14 01:32:27    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1761.6M, EPOCH TIME: 1747200747.684123
[05/14 01:32:27    128s] TotalInstCnt at PhyDesignMc Destruction: 2,070
[05/14 01:32:27    128s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1761.55M, totSessionCpu=0:02:08).
[05/14 01:32:27    128s] postCtsLateCongRepair #1 0
[05/14 01:32:27    128s] postCtsLateCongRepair #1 0
[05/14 01:32:27    128s] postCtsLateCongRepair #1 0
[05/14 01:32:27    128s] postCtsLateCongRepair #1 0
[05/14 01:32:27    128s] Starting local wire reclaim
[05/14 01:32:27    128s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1761.6M, EPOCH TIME: 1747200747.735040
[05/14 01:32:27    128s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1761.6M, EPOCH TIME: 1747200747.735184
[05/14 01:32:27    128s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1761.6M, EPOCH TIME: 1747200747.735288
[05/14 01:32:27    128s] z: 2, totalTracks: 1
[05/14 01:32:27    128s] z: 4, totalTracks: 1
[05/14 01:32:27    128s] z: 6, totalTracks: 1
[05/14 01:32:27    128s] z: 8, totalTracks: 1
[05/14 01:32:27    128s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:32:27    128s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1761.6M, EPOCH TIME: 1747200747.740062
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:27    128s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.031, MEM:1761.6M, EPOCH TIME: 1747200747.771331
[05/14 01:32:27    128s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1761.6M, EPOCH TIME: 1747200747.771440
[05/14 01:32:27    128s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1761.6M, EPOCH TIME: 1747200747.771528
[05/14 01:32:27    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1761.6MB).
[05/14 01:32:27    128s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.037, MEM:1761.6M, EPOCH TIME: 1747200747.772016
[05/14 01:32:27    128s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.037, MEM:1761.6M, EPOCH TIME: 1747200747.772071
[05/14 01:32:27    128s] TDRefine: refinePlace mode is spiral
[05/14 01:32:27    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.8
[05/14 01:32:27    128s] OPERPROF:   Starting RefinePlace at level 2, MEM:1761.6M, EPOCH TIME: 1747200747.772154
[05/14 01:32:27    128s] *** Starting refinePlace (0:02:08 mem=1761.6M) ***
[05/14 01:32:27    128s] Total net bbox length = 3.052e+04 (1.487e+04 1.565e+04) (ext = 1.658e+02)
[05/14 01:32:27    128s] 
[05/14 01:32:27    128s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:27    128s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1761.6M, EPOCH TIME: 1747200747.774146
[05/14 01:32:27    128s]   Signal wire search tree: 4284 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:27    128s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1761.6M, EPOCH TIME: 1747200747.776166
[05/14 01:32:27    128s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    128s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    128s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1761.6M, EPOCH TIME: 1747200747.783304
[05/14 01:32:27    128s] Starting refinePlace ...
[05/14 01:32:27    128s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:27    128s] One DDP V2 for no tweak run.
[05/14 01:32:27    128s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1761.6M, EPOCH TIME: 1747200747.787110
[05/14 01:32:27    128s] OPERPROF:         Starting spMPad at level 5, MEM:1761.6M, EPOCH TIME: 1747200747.792201
[05/14 01:32:27    128s] OPERPROF:           Starting spContextMPad at level 6, MEM:1761.6M, EPOCH TIME: 1747200747.792514
[05/14 01:32:27    128s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1761.6M, EPOCH TIME: 1747200747.792585
[05/14 01:32:27    128s] MP Top (2002): mp=1.050. U=0.263.
[05/14 01:32:27    128s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.001, MEM:1761.6M, EPOCH TIME: 1747200747.793395
[05/14 01:32:27    128s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1761.6M, EPOCH TIME: 1747200747.793809
[05/14 01:32:27    128s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1761.6M, EPOCH TIME: 1747200747.793879
[05/14 01:32:27    128s] OPERPROF:             Starting InitSKP at level 7, MEM:1761.6M, EPOCH TIME: 1747200747.794272
[05/14 01:32:27    128s] no activity file in design. spp won't run.
[05/14 01:32:27    128s] no activity file in design. spp won't run.
[05/14 01:32:27    128s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[05/14 01:32:27    128s] OPERPROF:             Finished InitSKP at level 7, CPU:0.170, REAL:0.190, MEM:1761.6M, EPOCH TIME: 1747200747.983911
[05/14 01:32:28    128s] Timing cost in AAE based: 155.8038594597019255
[05/14 01:32:28    128s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.200, REAL:0.225, MEM:1761.6M, EPOCH TIME: 1747200748.019243
[05/14 01:32:28    128s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.200, REAL:0.226, MEM:1761.6M, EPOCH TIME: 1747200748.019896
[05/14 01:32:28    128s] SKP cleared!
[05/14 01:32:28    128s] AAE Timing clean up.
[05/14 01:32:28    128s] Tweakage: fix icg 1, fix clk 0.
[05/14 01:32:28    128s] Tweakage: density cost 1, scale 0.4.
[05/14 01:32:28    128s] Tweakage: activity cost 0, scale 1.0.
[05/14 01:32:28    128s] Tweakage: timing cost on, scale 1.0.
[05/14 01:32:28    128s] OPERPROF:         Starting CoreOperation at level 5, MEM:1761.6M, EPOCH TIME: 1747200748.022517
[05/14 01:32:28    128s] Tweakage swap 169 pairs.
[05/14 01:32:28    128s] Tweakage swap 49 pairs.
[05/14 01:32:28    128s] Tweakage swap 13 pairs.
[05/14 01:32:28    128s] Tweakage swap 2 pairs.
[05/14 01:32:28    129s] Tweakage swap 0 pairs.
[05/14 01:32:28    129s] Tweakage swap 0 pairs.
[05/14 01:32:28    129s] Tweakage swap 0 pairs.
[05/14 01:32:28    129s] Tweakage swap 0 pairs.
[05/14 01:32:28    129s] Tweakage swap 58 pairs.
[05/14 01:32:29    129s] Tweakage swap 8 pairs.
[05/14 01:32:29    129s] Tweakage swap 4 pairs.
[05/14 01:32:29    129s] Tweakage swap 0 pairs.
[05/14 01:32:29    129s] Tweakage swap 6 pairs.
[05/14 01:32:29    129s] Tweakage swap 1 pairs.
[05/14 01:32:29    129s] Tweakage swap 0 pairs.
[05/14 01:32:29    129s] Tweakage swap 0 pairs.
[05/14 01:32:29    129s] Tweakage swap 2 pairs.
[05/14 01:32:29    130s] Tweakage swap 0 pairs.
[05/14 01:32:29    130s] Tweakage swap 0 pairs.
[05/14 01:32:29    130s] Tweakage swap 0 pairs.
[05/14 01:32:29    130s] Tweakage move 397 insts.
[05/14 01:32:29    130s] Tweakage move 153 insts.
[05/14 01:32:29    130s] Tweakage move 26 insts.
[05/14 01:32:29    130s] Tweakage move 3 insts.
[05/14 01:32:29    130s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.740, REAL:1.758, MEM:1761.6M, EPOCH TIME: 1747200749.780047
[05/14 01:32:29    130s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.950, REAL:1.994, MEM:1761.6M, EPOCH TIME: 1747200749.781333
[05/14 01:32:29    130s] Move report: Congestion aware Tweak moves 722 insts, mean move: 2.59 um, max move: 13.64 um 
[05/14 01:32:29    130s] 	Max move on inst (FE_OFC53_n_1018): (114.80, 65.93) --> (121.60, 59.09)
[05/14 01:32:29    130s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.0, real=0:00:02.0, mem=1761.6mb) @(0:02:08 - 0:02:10).
[05/14 01:32:29    130s] 
[05/14 01:32:29    130s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:29    130s] Move report: legalization moves 13 insts, mean move: 0.95 um, max move: 3.11 um spiral
[05/14 01:32:29    130s] 	Max move on inst (FE_OFC15_n_213): (88.80, 81.32) --> (90.20, 79.61)
[05/14 01:32:29    130s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:32:29    130s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:29    130s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1764.6MB) @(0:02:10 - 0:02:10).
[05/14 01:32:29    130s] Move report: Detail placement moves 731 insts, mean move: 2.56 um, max move: 13.64 um 
[05/14 01:32:29    130s] 	Max move on inst (FE_OFC53_n_1018): (114.80, 65.93) --> (121.60, 59.09)
[05/14 01:32:29    130s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1764.6MB
[05/14 01:32:29    130s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:29    130s]   maximum (X+Y) =        13.64 um
[05/14 01:32:29    130s]   inst (FE_OFC53_n_1018) with max move: (114.8, 65.93) -> (121.6, 59.09)
[05/14 01:32:29    130s]   mean    (X+Y) =         2.56 um
[05/14 01:32:29    130s] Summary Report:
[05/14 01:32:29    130s] Instances move: 731 (out of 2002 movable)
[05/14 01:32:29    130s] Instances flipped: 0
[05/14 01:32:29    130s] Mean displacement: 2.56 um
[05/14 01:32:29    130s] Max displacement: 13.64 um (Instance: FE_OFC53_n_1018) (114.8, 65.93) -> (121.6, 59.09)
[05/14 01:32:29    130s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:32:29    130s] Total instances moved : 731
[05/14 01:32:29    130s] Ripped up 1325 affected routes.
[05/14 01:32:29    130s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.110, REAL:2.160, MEM:1764.6M, EPOCH TIME: 1747200749.943555
[05/14 01:32:29    130s] Total net bbox length = 2.993e+04 (1.444e+04 1.548e+04) (ext = 1.651e+02)
[05/14 01:32:29    130s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1764.6MB
[05/14 01:32:29    130s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1764.6MB) @(0:02:08 - 0:02:10).
[05/14 01:32:29    130s] *** Finished refinePlace (0:02:10 mem=1764.6M) ***
[05/14 01:32:29    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.8
[05/14 01:32:29    130s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.110, REAL:2.178, MEM:1764.6M, EPOCH TIME: 1747200749.950472
[05/14 01:32:29    130s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1764.6M, EPOCH TIME: 1747200749.950549
[05/14 01:32:29    130s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.007, MEM:1761.6M, EPOCH TIME: 1747200749.957543
[05/14 01:32:29    130s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.160, REAL:2.223, MEM:1761.6M, EPOCH TIME: 1747200749.957682
[05/14 01:32:29    130s] eGR doReRoute: optGuide
[05/14 01:32:29    130s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1761.6M, EPOCH TIME: 1747200749.981197
[05/14 01:32:29    130s] All LLGs are deleted
[05/14 01:32:29    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1761.6M, EPOCH TIME: 1747200749.981309
[05/14 01:32:29    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1761.6M, EPOCH TIME: 1747200749.981990
[05/14 01:32:29    130s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1761.6M, EPOCH TIME: 1747200749.982131
[05/14 01:32:29    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=1761.6M
[05/14 01:32:29    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1761.6M
[05/14 01:32:29    130s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1761.61 MB )
[05/14 01:32:29    130s] (I)      ==================== Layers =====================
[05/14 01:32:29    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:29    130s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:32:29    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:29    130s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:32:29    130s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:32:29    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:29    130s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:32:29    130s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:32:29    130s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:32:29    130s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:32:29    130s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:32:29    130s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:32:29    130s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:32:29    130s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:32:29    130s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:32:29    130s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:32:29    130s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:32:29    130s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:32:29    130s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:32:29    130s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:32:29    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:29    130s] (I)      Started Import and model ( Curr Mem: 1761.61 MB )
[05/14 01:32:29    130s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:30    130s] (I)      == Non-default Options ==
[05/14 01:32:30    130s] (I)      Maximum routing layer                              : 11
[05/14 01:32:30    130s] (I)      Number of threads                                  : 1
[05/14 01:32:30    130s] (I)      Method to set GCell size                           : row
[05/14 01:32:30    130s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:32:30    130s] (I)      Use row-based GCell size
[05/14 01:32:30    130s] (I)      Use row-based GCell align
[05/14 01:32:30    130s] (I)      layer 0 area = 80000
[05/14 01:32:30    130s] (I)      layer 1 area = 80000
[05/14 01:32:30    130s] (I)      layer 2 area = 80000
[05/14 01:32:30    130s] (I)      layer 3 area = 80000
[05/14 01:32:30    130s] (I)      layer 4 area = 80000
[05/14 01:32:30    130s] (I)      layer 5 area = 80000
[05/14 01:32:30    130s] (I)      layer 6 area = 80000
[05/14 01:32:30    130s] (I)      layer 7 area = 80000
[05/14 01:32:30    130s] (I)      layer 8 area = 80000
[05/14 01:32:30    130s] (I)      layer 9 area = 400000
[05/14 01:32:30    130s] (I)      layer 10 area = 400000
[05/14 01:32:30    130s] (I)      GCell unit size   : 3420
[05/14 01:32:30    130s] (I)      GCell multiplier  : 1
[05/14 01:32:30    130s] (I)      GCell row height  : 3420
[05/14 01:32:30    130s] (I)      Actual row height : 3420
[05/14 01:32:30    130s] (I)      GCell align ref   : 5200 5320
[05/14 01:32:30    130s] [NR-eGR] Track table information for default rule: 
[05/14 01:32:30    130s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:32:30    130s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:32:30    130s] (I)      ================== Default via ===================
[05/14 01:32:30    130s] (I)      +----+------------------+------------------------+
[05/14 01:32:30    130s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:32:30    130s] (I)      +----+------------------+------------------------+
[05/14 01:32:30    130s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:32:30    130s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:32:30    130s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:32:30    130s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:32:30    130s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:32:30    130s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:32:30    130s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:32:30    130s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:32:30    130s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:32:30    130s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:32:30    130s] (I)      +----+------------------+------------------------+
[05/14 01:32:30    130s] [NR-eGR] Read 902 PG shapes
[05/14 01:32:30    130s] [NR-eGR] Read 0 clock shapes
[05/14 01:32:30    130s] [NR-eGR] Read 0 other shapes
[05/14 01:32:30    130s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:32:30    130s] [NR-eGR] #Instance Blockages : 0
[05/14 01:32:30    130s] [NR-eGR] #PG Blockages       : 902
[05/14 01:32:30    130s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:32:30    130s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:32:30    130s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:32:30    130s] [NR-eGR] #Other Blockages    : 0
[05/14 01:32:30    130s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:32:30    130s] [NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 1371
[05/14 01:32:30    130s] [NR-eGR] Read 2081 nets ( ignored 65 )
[05/14 01:32:30    130s] (I)      early_global_route_priority property id does not exist.
[05/14 01:32:30    130s] (I)      Read Num Blocks=902  Num Prerouted Wires=1371  Num CS=0
[05/14 01:32:30    130s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 628
[05/14 01:32:30    130s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 620
[05/14 01:32:30    130s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 121
[05/14 01:32:30    130s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:32:30    130s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:32:30    130s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:30    130s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:30    130s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:30    130s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:30    130s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:30    130s] (I)      Number of ignored nets                =     65
[05/14 01:32:30    130s] (I)      Number of connected nets              =      0
[05/14 01:32:30    130s] (I)      Number of fixed nets                  =     65.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:32:30    130s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:32:30    130s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:32:30    130s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:32:30    130s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[05/14 01:32:30    130s] (I)      Ndr track 0 does not exist
[05/14 01:32:30    130s] (I)      Ndr track 0 does not exist
[05/14 01:32:30    130s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:32:30    130s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:32:30    130s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:32:30    130s] (I)      Site width          :   400  (dbu)
[05/14 01:32:30    130s] (I)      Row height          :  3420  (dbu)
[05/14 01:32:30    130s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:32:30    130s] (I)      GCell width         :  3420  (dbu)
[05/14 01:32:30    130s] (I)      GCell height        :  3420  (dbu)
[05/14 01:32:30    130s] (I)      Grid                :   102   103    11
[05/14 01:32:30    130s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:32:30    130s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:32:30    130s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:32:30    130s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:32:30    130s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:32:30    130s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:32:30    130s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:32:30    130s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:32:30    130s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:32:30    130s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:32:30    130s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:32:30    130s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:32:30    130s] (I)      --------------------------------------------------------
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] [NR-eGR] ============ Routing rule table ============
[05/14 01:32:30    130s] [NR-eGR] Rule id: 0  Nets: 2012
[05/14 01:32:30    130s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:32:30    130s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:32:30    130s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:32:30    130s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:30    130s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:30    130s] [NR-eGR] Rule id: 1  Nets: 4
[05/14 01:32:30    130s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:32:30    130s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:32:30    130s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:32:30    130s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:32:30    130s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:32:30    130s] [NR-eGR] ========================================
[05/14 01:32:30    130s] [NR-eGR] 
[05/14 01:32:30    130s] (I)      =============== Blocked Tracks ===============
[05/14 01:32:30    130s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:30    130s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:32:30    130s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:30    130s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:32:30    130s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:32:30    130s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:32:30    130s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:32:30    130s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:32:30    130s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:32:30    130s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:30    130s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1761.61 MB )
[05/14 01:32:30    130s] (I)      Reset routing kernel
[05/14 01:32:30    130s] (I)      Started Global Routing ( Curr Mem: 1761.61 MB )
[05/14 01:32:30    130s] (I)      totalPins=7740  totalGlobalPin=7636 (98.66%)
[05/14 01:32:30    130s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:32:30    130s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1a Route ============
[05/14 01:32:30    130s] (I)      Usage: 822 = (409 H, 413 V) = (0.44% H, 0.46% V) = (6.994e+02um H, 7.062e+02um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1b Route ============
[05/14 01:32:30    130s] (I)      Usage: 822 = (409 H, 413 V) = (0.44% H, 0.46% V) = (6.994e+02um H, 7.062e+02um V)
[05/14 01:32:30    130s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.405620e+03um
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1c Route ============
[05/14 01:32:30    130s] (I)      Usage: 822 = (409 H, 413 V) = (0.44% H, 0.46% V) = (6.994e+02um H, 7.062e+02um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1d Route ============
[05/14 01:32:30    130s] (I)      Usage: 822 = (409 H, 413 V) = (0.44% H, 0.46% V) = (6.994e+02um H, 7.062e+02um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1e Route ============
[05/14 01:32:30    130s] (I)      Usage: 822 = (409 H, 413 V) = (0.44% H, 0.46% V) = (6.994e+02um H, 7.062e+02um V)
[05/14 01:32:30    130s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.405620e+03um
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1l Route ============
[05/14 01:32:30    130s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:32:30    130s] [NR-eGR] Layer group 2: route 2012 net(s) in layer range [2, 11]
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1a Route ============
[05/14 01:32:30    130s] (I)      Usage: 18163 = (9057 H, 9106 V) = (2.19% H, 2.30% V) = (1.549e+04um H, 1.557e+04um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1b Route ============
[05/14 01:32:30    130s] (I)      Usage: 18163 = (9057 H, 9106 V) = (2.19% H, 2.30% V) = (1.549e+04um H, 1.557e+04um V)
[05/14 01:32:30    130s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.105873e+04um
[05/14 01:32:30    130s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:32:30    130s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1c Route ============
[05/14 01:32:30    130s] (I)      Usage: 18163 = (9057 H, 9106 V) = (2.19% H, 2.30% V) = (1.549e+04um H, 1.557e+04um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1d Route ============
[05/14 01:32:30    130s] (I)      Usage: 18163 = (9057 H, 9106 V) = (2.19% H, 2.30% V) = (1.549e+04um H, 1.557e+04um V)
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1e Route ============
[05/14 01:32:30    130s] (I)      Usage: 18163 = (9057 H, 9106 V) = (2.19% H, 2.30% V) = (1.549e+04um H, 1.557e+04um V)
[05/14 01:32:30    130s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.105873e+04um
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] (I)      ============  Phase 1l Route ============
[05/14 01:32:30    130s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:32:30    130s] (I)      Layer  2:      89136     11224         0           0       88954    ( 0.00%) 
[05/14 01:32:30    130s] (I)      Layer  3:      93064     13402         0         873       92754    ( 0.93%) 
[05/14 01:32:30    130s] (I)      Layer  4:      89136      6356         0           0       88954    ( 0.00%) 
[05/14 01:32:30    130s] (I)      Layer  5:      93059       686         0         909       92718    ( 0.97%) 
[05/14 01:32:30    130s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 01:32:30    130s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:30    130s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:32:30    130s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:30    130s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:32:30    130s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:32:30    130s] (I)      Total:        801614     31668         0        3963      799392    ( 0.49%) 
[05/14 01:32:30    130s] (I)      
[05/14 01:32:30    130s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:32:30    130s] [NR-eGR]                        OverCon            
[05/14 01:32:30    130s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:32:30    130s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:32:30    130s] [NR-eGR] ----------------------------------------------
[05/14 01:32:30    130s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR] ----------------------------------------------
[05/14 01:32:30    130s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:32:30    130s] [NR-eGR] 
[05/14 01:32:30    130s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 1762.98 MB )
[05/14 01:32:30    130s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:32:30    130s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:32:30    130s] (I)      ============= Track Assignment ============
[05/14 01:32:30    130s] (I)      Started Track Assignment (1T) ( Curr Mem: 1762.98 MB )
[05/14 01:32:30    130s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:32:30    130s] (I)      Run Multi-thread track assignment
[05/14 01:32:30    130s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1762.98 MB )
[05/14 01:32:30    130s] (I)      Started Export ( Curr Mem: 1762.98 MB )
[05/14 01:32:30    130s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:32:30    130s] [NR-eGR] ------------------------------------
[05/14 01:32:30    130s] [NR-eGR]  Metal1   (1H)             0   8146 
[05/14 01:32:30    130s] [NR-eGR]  Metal2   (2V)         15047  11606 
[05/14 01:32:30    130s] [NR-eGR]  Metal3   (3H)         17477   1278 
[05/14 01:32:30    130s] [NR-eGR]  Metal4   (4V)          4766    200 
[05/14 01:32:30    130s] [NR-eGR]  Metal5   (5H)           929      4 
[05/14 01:32:30    130s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:32:30    130s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:32:30    130s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:32:30    130s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:32:30    130s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:32:30    130s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:32:30    130s] [NR-eGR] ------------------------------------
[05/14 01:32:30    130s] [NR-eGR]           Total        38220  21234 
[05/14 01:32:30    130s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:30    130s] [NR-eGR] Total half perimeter of net bounding box: 29926um
[05/14 01:32:30    130s] [NR-eGR] Total length: 38220um, number of vias: 21234
[05/14 01:32:30    130s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:30    130s] [NR-eGR] Total eGR-routed clock nets wire length: 1495um, number of vias: 1310
[05/14 01:32:30    130s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:30    130s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1744.98 MB )
[05/14 01:32:30    130s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.35 sec, Curr Mem: 1722.98 MB )
[05/14 01:32:30    130s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:32:30    130s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:32:30    130s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:32:30    130s] (I)       Early Global Route kernel               100.00%  89.23 sec  89.58 sec  0.35 sec  0.25 sec 
[05/14 01:32:30    130s] (I)       +-Import and model                       20.85%  89.24 sec  89.31 sec  0.07 sec  0.04 sec 
[05/14 01:32:30    130s] (I)       | +-Create place DB                       3.47%  89.24 sec  89.25 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | +-Import place data                   3.39%  89.24 sec  89.25 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read instances and placement      1.42%  89.24 sec  89.24 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read nets                         1.77%  89.24 sec  89.25 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Create route DB                      11.72%  89.25 sec  89.29 sec  0.04 sec  0.02 sec 
[05/14 01:32:30    130s] (I)       | | +-Import route data (1T)             11.57%  89.25 sec  89.29 sec  0.04 sec  0.02 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.53%  89.25 sec  89.26 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read routing blockages          0.00%  89.25 sec  89.25 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read instance blockages         0.22%  89.25 sec  89.25 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read PG blockages               0.92%  89.25 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read clock blockages            0.01%  89.26 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read other blockages            0.01%  89.26 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read halo blockages             0.02%  89.26 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Read boundary cut boxes         0.00%  89.26 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read blackboxes                   0.81%  89.26 sec  89.26 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read prerouted                    1.36%  89.26 sec  89.27 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read unlegalized nets             0.11%  89.27 sec  89.27 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Read nets                         3.78%  89.27 sec  89.28 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Set up via pillars                0.01%  89.28 sec  89.28 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Initialize 3D grid graph          0.05%  89.28 sec  89.28 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Model blockage capacity           2.55%  89.28 sec  89.29 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Initialize 3D capacity          2.38%  89.28 sec  89.29 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | +-Read aux data                         0.00%  89.29 sec  89.29 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Others data preparation               0.07%  89.29 sec  89.29 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Create route kernel                   4.94%  89.29 sec  89.31 sec  0.02 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       +-Global Routing                         30.80%  89.31 sec  89.42 sec  0.11 sec  0.08 sec 
[05/14 01:32:30    130s] (I)       | +-Initialization                        0.22%  89.31 sec  89.31 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Net group 1                           2.63%  89.31 sec  89.32 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Generate topology                   0.10%  89.31 sec  89.31 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1a                            0.95%  89.31 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Pattern routing (1T)              0.28%  89.31 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1b                            0.04%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1c                            0.01%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1d                            0.01%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1e                            0.11%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Route legalization                0.05%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Legalize Blockage Violations    0.01%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1l                            0.40%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | | +-Layer assignment (1T)             0.35%  89.32 sec  89.32 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Net group 2                          24.62%  89.32 sec  89.41 sec  0.09 sec  0.07 sec 
[05/14 01:32:30    130s] (I)       | | +-Generate topology                   1.31%  89.32 sec  89.33 sec  0.00 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1a                            3.24%  89.33 sec  89.34 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | +-Pattern routing (1T)              2.77%  89.33 sec  89.34 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | +-Add via demand to 2D              0.24%  89.34 sec  89.34 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1b                            0.05%  89.34 sec  89.34 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1c                            0.01%  89.34 sec  89.34 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1d                            0.01%  89.34 sec  89.34 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1e                            1.98%  89.34 sec  89.35 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | +-Route legalization                0.24%  89.34 sec  89.34 sec  0.00 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | | | +-Legalize Blockage Violations    0.20%  89.34 sec  89.34 sec  0.00 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | | +-Phase 1l                           16.14%  89.35 sec  89.41 sec  0.06 sec  0.04 sec 
[05/14 01:32:30    130s] (I)       | | | +-Layer assignment (1T)            15.24%  89.35 sec  89.41 sec  0.05 sec  0.03 sec 
[05/14 01:32:30    130s] (I)       | +-Clean cong LA                         0.00%  89.41 sec  89.41 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       +-Export 3D cong map                      1.69%  89.42 sec  89.43 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Export 2D cong map                    0.14%  89.42 sec  89.43 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       +-Extract Global 3D Wires                 0.67%  89.43 sec  89.43 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       +-Track Assignment (1T)                  15.93%  89.43 sec  89.49 sec  0.06 sec  0.05 sec 
[05/14 01:32:30    130s] (I)       | +-Initialization                        0.06%  89.44 sec  89.44 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Track Assignment Kernel              12.97%  89.44 sec  89.49 sec  0.05 sec  0.04 sec 
[05/14 01:32:30    130s] (I)       | +-Free Memory                           0.00%  89.49 sec  89.49 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       +-Export                                 24.36%  89.49 sec  89.57 sec  0.09 sec  0.08 sec 
[05/14 01:32:30    130s] (I)       | +-Export DB wires                       7.16%  89.49 sec  89.51 sec  0.03 sec  0.02 sec 
[05/14 01:32:30    130s] (I)       | | +-Export all nets                     5.16%  89.49 sec  89.51 sec  0.02 sec  0.02 sec 
[05/14 01:32:30    130s] (I)       | | +-Set wire vias                       1.57%  89.51 sec  89.51 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Report wirelength                     4.23%  89.51 sec  89.53 sec  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)       | +-Update net boxes                      1.55%  89.53 sec  89.53 sec  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)       | +-Update timing                        11.16%  89.53 sec  89.57 sec  0.04 sec  0.04 sec 
[05/14 01:32:30    130s] (I)       +-Postprocess design                      1.39%  89.57 sec  89.58 sec  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)      ===================== Summary by functions =====================
[05/14 01:32:30    130s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:32:30    130s] (I)      ----------------------------------------------------------------
[05/14 01:32:30    130s] (I)        0  Early Global Route kernel      100.00%  0.35 sec  0.25 sec 
[05/14 01:32:30    130s] (I)        1  Global Routing                  30.80%  0.11 sec  0.08 sec 
[05/14 01:32:30    130s] (I)        1  Export                          24.36%  0.09 sec  0.08 sec 
[05/14 01:32:30    130s] (I)        1  Import and model                20.85%  0.07 sec  0.04 sec 
[05/14 01:32:30    130s] (I)        1  Track Assignment (1T)           15.93%  0.06 sec  0.05 sec 
[05/14 01:32:30    130s] (I)        1  Export 3D cong map               1.69%  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        1  Postprocess design               1.39%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        1  Extract Global 3D Wires          0.67%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Net group 2                     24.62%  0.09 sec  0.07 sec 
[05/14 01:32:30    130s] (I)        2  Track Assignment Kernel         12.97%  0.05 sec  0.04 sec 
[05/14 01:32:30    130s] (I)        2  Create route DB                 11.72%  0.04 sec  0.02 sec 
[05/14 01:32:30    130s] (I)        2  Update timing                   11.16%  0.04 sec  0.04 sec 
[05/14 01:32:30    130s] (I)        2  Export DB wires                  7.16%  0.03 sec  0.02 sec 
[05/14 01:32:30    130s] (I)        2  Create route kernel              4.94%  0.02 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Report wirelength                4.23%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        2  Create place DB                  3.47%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        2  Net group 1                      2.63%  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Update net boxes                 1.55%  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Initialization                   0.28%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1l                        16.54%  0.06 sec  0.04 sec 
[05/14 01:32:30    130s] (I)        3  Import route data (1T)          11.57%  0.04 sec  0.02 sec 
[05/14 01:32:30    130s] (I)        3  Export all nets                  5.16%  0.02 sec  0.02 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1a                         4.19%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        3  Import place data                3.39%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1e                         2.09%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        3  Set wire vias                    1.57%  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        3  Generate topology                1.42%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Layer assignment (1T)           15.59%  0.06 sec  0.03 sec 
[05/14 01:32:30    130s] (I)        4  Read nets                        5.56%  0.02 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Pattern routing (1T)             3.05%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        4  Model blockage capacity          2.55%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        4  Read blockages ( Layer 2-11 )    1.53%  0.01 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Read instances and placement     1.42%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        4  Read prerouted                   1.36%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Read blackboxes                  0.81%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Route legalization               0.29%  0.00 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        4  Add via demand to 2D             0.24%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Initialize 3D capacity           2.38%  0.01 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        5  Read PG blockages                0.92%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Read instance blockages          0.22%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Legalize Blockage Violations     0.20%  0.00 sec  0.01 sec 
[05/14 01:32:30    130s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:32:30    130s] Extraction called for design 'mcs4' of instances=2070 and nets=2129 using extraction engine 'preRoute' .
[05/14 01:32:30    130s] PreRoute RC Extraction called for design mcs4.
[05/14 01:32:30    130s] RC Extraction called in multi-corner(2) mode.
[05/14 01:32:30    130s] RCMode: PreRoute
[05/14 01:32:30    130s]       RC Corner Indexes            0       1   
[05/14 01:32:30    130s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:32:30    130s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:30    130s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:30    130s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:30    130s] Shrink Factor                : 1.00000
[05/14 01:32:30    130s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:32:30    130s] Using Quantus QRC technology file ...
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] Trim Metal Layers:
[05/14 01:32:30    130s] LayerId::1 widthSet size::1
[05/14 01:32:30    130s] LayerId::2 widthSet size::1
[05/14 01:32:30    130s] LayerId::3 widthSet size::1
[05/14 01:32:30    130s] LayerId::4 widthSet size::1
[05/14 01:32:30    130s] LayerId::5 widthSet size::1
[05/14 01:32:30    130s] LayerId::6 widthSet size::1
[05/14 01:32:30    130s] LayerId::7 widthSet size::1
[05/14 01:32:30    130s] LayerId::8 widthSet size::1
[05/14 01:32:30    130s] LayerId::9 widthSet size::1
[05/14 01:32:30    130s] LayerId::10 widthSet size::1
[05/14 01:32:30    130s] LayerId::11 widthSet size::1
[05/14 01:32:30    130s] Updating RC grid for preRoute extraction ...
[05/14 01:32:30    130s] eee: pegSigSF::1.070000
[05/14 01:32:30    130s] Initializing multi-corner resistance tables ...
[05/14 01:32:30    130s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:32:30    130s] eee: l::2 avDens::0.128079 usedTrk::908.914735 availTrk::7096.500000 sigTrk::908.914735
[05/14 01:32:30    130s] eee: l::3 avDens::0.122582 usedTrk::1037.041611 availTrk::8460.000000 sigTrk::1037.041611
[05/14 01:32:30    130s] eee: l::4 avDens::0.037488 usedTrk::278.853069 availTrk::7438.500000 sigTrk::278.853069
[05/14 01:32:30    130s] eee: l::5 avDens::0.015695 usedTrk::55.087719 availTrk::3510.000000 sigTrk::55.087719
[05/14 01:32:30    130s] eee: l::6 avDens::0.017914 usedTrk::19.911111 availTrk::1111.500000 sigTrk::19.911111
[05/14 01:32:30    130s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:30    130s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:30    130s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:30    130s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:30    130s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:30    130s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:30    130s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.064051 ; aWlH: 0.000000 ; Pmax: 0.806400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:32:30    130s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1720.977M)
[05/14 01:32:30    130s] Compute RC Scale Done ...
[05/14 01:32:30    130s] OPERPROF: Starting HotSpotCal at level 1, MEM:1740.1M, EPOCH TIME: 1747200750.534676
[05/14 01:32:30    130s] [hotspot] +------------+---------------+---------------+
[05/14 01:32:30    130s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:32:30    130s] [hotspot] +------------+---------------+---------------+
[05/14 01:32:30    130s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:32:30    130s] [hotspot] +------------+---------------+---------------+
[05/14 01:32:30    130s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:32:30    130s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:32:30    130s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1740.1M, EPOCH TIME: 1747200750.538456
[05/14 01:32:30    130s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/14 01:32:30    130s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 01:32:30    130s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:02:10.8/0:04:44.0 (0.5), mem = 1740.1M
[05/14 01:32:30    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.8
[05/14 01:32:30    130s] ### Creating RouteCongInterface, started
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] #optDebug: {0, 1.000}
[05/14 01:32:30    130s] ### Creating RouteCongInterface, finished
[05/14 01:32:30    130s] Updated routing constraints on 0 nets.
[05/14 01:32:30    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.8
[05/14 01:32:30    130s] Bottom Preferred Layer:
[05/14 01:32:30    130s] +---------------+------------+----------+
[05/14 01:32:30    130s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:30    130s] +---------------+------------+----------+
[05/14 01:32:30    130s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:30    130s] +---------------+------------+----------+
[05/14 01:32:30    130s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:02:10.8/0:04:44.0 (0.5), mem = 1740.1M
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] =============================================================================================
[05/14 01:32:30    130s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/14 01:32:30    130s] =============================================================================================
[05/14 01:32:30    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:30    130s] ---------------------------------------------------------------------------------------------
[05/14 01:32:30    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:32:30    130s] [ MISC                   ]          0:00:00.0  (  23.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:30    130s] ---------------------------------------------------------------------------------------------
[05/14 01:32:30    130s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:30    130s] ---------------------------------------------------------------------------------------------
[05/14 01:32:30    130s] 
[05/14 01:32:30    130s] End: GigaOpt Route Type Constraints Refinement
[05/14 01:32:30    130s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:30    130s] #################################################################################
[05/14 01:32:30    130s] # Design Stage: PreRoute
[05/14 01:32:30    130s] # Design Name: mcs4
[05/14 01:32:30    130s] # Design Mode: 45nm
[05/14 01:32:30    130s] # Analysis Mode: MMMC OCV 
[05/14 01:32:30    130s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:30    130s] # Signoff Settings: SI Off 
[05/14 01:32:30    130s] #################################################################################
[05/14 01:32:30    131s] Calculate early delays in OCV mode...
[05/14 01:32:30    131s] Calculate late delays in OCV mode...
[05/14 01:32:30    131s] Calculate early delays in OCV mode...
[05/14 01:32:30    131s] Calculate late delays in OCV mode...
[05/14 01:32:30    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 1730.1M, InitMEM = 1730.1M)
[05/14 01:32:30    131s] Start delay calculation (fullDC) (1 T). (MEM=1730.05)
[05/14 01:32:30    131s] End AAE Lib Interpolated Model. (MEM=1750.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:31    131s] Total number of fetched objects 2106
[05/14 01:32:31    131s] Total number of fetched objects 2106
[05/14 01:32:31    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:31    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:31    131s] End delay calculation. (MEM=1758.48 CPU=0:00:00.7 REAL=0:00:00.0)
[05/14 01:32:31    131s] End delay calculation (fullDC). (MEM=1758.48 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 01:32:31    131s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1758.5M) ***
[05/14 01:32:31    132s] Begin: GigaOpt postEco DRV Optimization
[05/14 01:32:31    132s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/14 01:32:31    132s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:12.1/0:04:45.4 (0.5), mem = 1758.5M
[05/14 01:32:31    132s] Info: 65 nets with fixed/cover wires excluded.
[05/14 01:32:31    132s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:31    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.9
[05/14 01:32:31    132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:31    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=1758.5M
[05/14 01:32:31    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1758.5M, EPOCH TIME: 1747200751.919411
[05/14 01:32:31    132s] z: 2, totalTracks: 1
[05/14 01:32:31    132s] z: 4, totalTracks: 1
[05/14 01:32:31    132s] z: 6, totalTracks: 1
[05/14 01:32:31    132s] z: 8, totalTracks: 1
[05/14 01:32:31    132s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:32:31    132s] All LLGs are deleted
[05/14 01:32:31    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1758.5M, EPOCH TIME: 1747200751.927158
[05/14 01:32:31    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1758.5M, EPOCH TIME: 1747200751.927631
[05/14 01:32:31    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1758.5M, EPOCH TIME: 1747200751.928182
[05/14 01:32:31    132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1758.5M, EPOCH TIME: 1747200751.929618
[05/14 01:32:31    132s] Core basic site is CoreSite
[05/14 01:32:31    132s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1758.5M, EPOCH TIME: 1747200751.969929
[05/14 01:32:31    132s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.012, MEM:1758.5M, EPOCH TIME: 1747200751.981619
[05/14 01:32:31    132s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:32:31    132s] SiteArray: use 405,504 bytes
[05/14 01:32:31    132s] SiteArray: current memory after site array memory allocation 1758.5M
[05/14 01:32:31    132s] SiteArray: FP blocked sites are writable
[05/14 01:32:31    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:32:31    132s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1758.5M, EPOCH TIME: 1747200751.988379
[05/14 01:32:32    132s] Process 45206 wires and vias for routing blockage and capacity analysis
[05/14 01:32:32    132s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.016, MEM:1758.5M, EPOCH TIME: 1747200752.004628
[05/14 01:32:32    132s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.076, MEM:1758.5M, EPOCH TIME: 1747200752.006007
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:32    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.081, MEM:1758.5M, EPOCH TIME: 1747200752.008713
[05/14 01:32:32    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1758.5M, EPOCH TIME: 1747200752.011149
[05/14 01:32:32    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1758.5M, EPOCH TIME: 1747200752.011249
[05/14 01:32:32    132s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1758.5MB).
[05/14 01:32:32    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.092, MEM:1758.5M, EPOCH TIME: 1747200752.011806
[05/14 01:32:32    132s] TotalInstCnt at PhyDesignMc Initialization: 2,070
[05/14 01:32:32    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=1758.5M
[05/14 01:32:32    132s] ### Creating RouteCongInterface, started
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] #optDebug: {0, 1.000}
[05/14 01:32:32    132s] ### Creating RouteCongInterface, finished
[05/14 01:32:32    132s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:32    132s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=1758.5M
[05/14 01:32:32    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=1758.5M
[05/14 01:32:32    132s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1792.8M, EPOCH TIME: 1747200752.330089
[05/14 01:32:32    132s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1792.8M, EPOCH TIME: 1747200752.330297
[05/14 01:32:32    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:32    132s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:32:32    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:32    132s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:32:32    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:32    132s] Info: violation cost 37.458290 (cap = 4.169449, tran = 33.288841, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:32    132s] |     6|   148|    -1.05|     4|     8|    -0.00|    27|    27|     0|     0|    34.72|     0.00|       0|       0|       0| 26.67%|          |         |
[05/14 01:32:32    132s] Info: violation cost 34.490429 (cap = 4.169449, tran = 30.320978, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:32    132s] |     2|    16|    -1.05|     4|     8|    -0.00|    27|    27|     0|     0|    34.72|     0.00|       1|       0|       3| 26.68%| 0:00:00.0|  1853.0M|
[05/14 01:32:32    132s] Info: violation cost 34.490429 (cap = 4.169449, tran = 30.320978, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:32    132s] |     2|    16|    -1.05|     4|     8|    -0.00|    27|    27|     0|     0|    34.72|     0.00|       0|       0|       0| 26.68%| 0:00:00.0|  1853.0M|
[05/14 01:32:32    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] ###############################################################################
[05/14 01:32:32    132s] #
[05/14 01:32:32    132s] #  Large fanout net report:  
[05/14 01:32:32    132s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:32:32    132s] #     - current density: 26.68
[05/14 01:32:32    132s] #
[05/14 01:32:32    132s] #  List of high fanout nets:
[05/14 01:32:32    132s] #
[05/14 01:32:32    132s] ###############################################################################
[05/14 01:32:32    132s] Bottom Preferred Layer:
[05/14 01:32:32    132s] +---------------+------------+----------+
[05/14 01:32:32    132s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:32    132s] +---------------+------------+----------+
[05/14 01:32:32    132s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:32    132s] +---------------+------------+----------+
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] =======================================================================
[05/14 01:32:32    132s]                 Reasons for remaining drv violations
[05/14 01:32:32    132s] =======================================================================
[05/14 01:32:32    132s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] MultiBuffering failure reasons
[05/14 01:32:32    132s] ------------------------------------------------
[05/14 01:32:32    132s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1853.0M) ***
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] Total-nets :: 2082, Stn-nets :: 7, ratio :: 0.336215 %, Total-len 38220, Stn-len 1004.88
[05/14 01:32:32    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1833.9M, EPOCH TIME: 1747200752.721633
[05/14 01:32:32    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.025, MEM:1751.9M, EPOCH TIME: 1747200752.747118
[05/14 01:32:32    132s] TotalInstCnt at PhyDesignMc Destruction: 2,071
[05/14 01:32:32    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.9
[05/14 01:32:32    132s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (0.9), totSession cpu/real = 0:02:12.9/0:04:46.2 (0.5), mem = 1751.9M
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] =============================================================================================
[05/14 01:32:32    132s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/14 01:32:32    132s] =============================================================================================
[05/14 01:32:32    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:32    132s] ---------------------------------------------------------------------------------------------
[05/14 01:32:32    132s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:32:32    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:32    132s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:32:32    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:32    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:32    132s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:32:32    132s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:32    132s] [ OptEval                ]      2   0:00:00.2  (  21.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:32:32    132s] [ OptCommit              ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:32    132s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:32    132s] [ IncrDelayCalc          ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:32:32    132s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:32    132s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:32    132s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:32    132s] [ MISC                   ]          0:00:00.4  (  42.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 01:32:32    132s] ---------------------------------------------------------------------------------------------
[05/14 01:32:32    132s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    0.9
[05/14 01:32:32    132s] ---------------------------------------------------------------------------------------------
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] End: GigaOpt postEco DRV Optimization
[05/14 01:32:32    132s] **INFO: Flow update: Design timing is met.
[05/14 01:32:32    132s] Running refinePlace -preserveRouting true -hardFence false
[05/14 01:32:32    132s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1751.9M, EPOCH TIME: 1747200752.755558
[05/14 01:32:32    132s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1751.9M, EPOCH TIME: 1747200752.755701
[05/14 01:32:32    132s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1751.9M, EPOCH TIME: 1747200752.770214
[05/14 01:32:32    132s] z: 2, totalTracks: 1
[05/14 01:32:32    132s] z: 4, totalTracks: 1
[05/14 01:32:32    132s] z: 6, totalTracks: 1
[05/14 01:32:32    132s] z: 8, totalTracks: 1
[05/14 01:32:32    132s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:32:32    132s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1751.9M, EPOCH TIME: 1747200752.779179
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:32    132s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.068, MEM:1751.9M, EPOCH TIME: 1747200752.847557
[05/14 01:32:32    132s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1751.9M, EPOCH TIME: 1747200752.847699
[05/14 01:32:32    132s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1751.9M, EPOCH TIME: 1747200752.847782
[05/14 01:32:32    132s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1751.9MB).
[05/14 01:32:32    132s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.078, MEM:1751.9M, EPOCH TIME: 1747200752.848470
[05/14 01:32:32    132s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.093, MEM:1751.9M, EPOCH TIME: 1747200752.848558
[05/14 01:32:32    132s] TDRefine: refinePlace mode is spiral
[05/14 01:32:32    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.9
[05/14 01:32:32    132s] OPERPROF:   Starting RefinePlace at level 2, MEM:1751.9M, EPOCH TIME: 1747200752.848661
[05/14 01:32:32    132s] *** Starting refinePlace (0:02:13 mem=1751.9M) ***
[05/14 01:32:32    132s] Total net bbox length = 2.993e+04 (1.445e+04 1.548e+04) (ext = 1.651e+02)
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:32    132s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1751.9M, EPOCH TIME: 1747200752.851549
[05/14 01:32:32    132s]   Signal wire search tree: 2280 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:32    132s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.007, MEM:1751.9M, EPOCH TIME: 1747200752.858303
[05/14 01:32:32    132s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:32    132s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] Starting Small incrNP...
[05/14 01:32:32    132s] User Input Parameters:
[05/14 01:32:32    132s] - Congestion Driven    : Off
[05/14 01:32:32    132s] - Timing Driven        : Off
[05/14 01:32:32    132s] - Area-Violation Based : Off
[05/14 01:32:32    132s] - Start Rollback Level : -5
[05/14 01:32:32    132s] - Legalized            : On
[05/14 01:32:32    132s] - Window Based         : Off
[05/14 01:32:32    132s] - eDen incr mode       : Off
[05/14 01:32:32    132s] - Small incr mode      : On
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1751.9M, EPOCH TIME: 1747200752.864229
[05/14 01:32:32    132s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1751.9M, EPOCH TIME: 1747200752.865079
[05/14 01:32:32    132s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.004, MEM:1751.9M, EPOCH TIME: 1747200752.869481
[05/14 01:32:32    132s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 01:32:32    132s] Density distribution unevenness ratio = 44.147%
[05/14 01:32:32    132s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.008, MEM:1751.9M, EPOCH TIME: 1747200752.871994
[05/14 01:32:32    132s] cost 0.631579, thresh 1.000000
[05/14 01:32:32    132s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1751.9M)
[05/14 01:32:32    132s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:32    132s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1751.9M, EPOCH TIME: 1747200752.872670
[05/14 01:32:32    132s] Starting refinePlace ...
[05/14 01:32:32    132s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:32    132s] One DDP V2 for no tweak run.
[05/14 01:32:32    132s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:32    132s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 01:32:32    132s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1751.9MB) @(0:02:13 - 0:02:13).
[05/14 01:32:32    132s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:32    132s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:32:32    132s] 
[05/14 01:32:32    132s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:33    133s] Move report: legalization moves 9 insts, mean move: 0.80 um, max move: 4.42 um spiral
[05/14 01:32:33    133s] 	Max move on inst (FE_OFC86_n_213): (91.80, 79.61) --> (90.80, 76.19)
[05/14 01:32:33    133s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:33    133s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:33    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1755.0MB) @(0:02:13 - 0:02:13).
[05/14 01:32:33    133s] Move report: Detail placement moves 9 insts, mean move: 0.80 um, max move: 4.42 um 
[05/14 01:32:33    133s] 	Max move on inst (FE_OFC86_n_213): (91.80, 79.61) --> (90.80, 76.19)
[05/14 01:32:33    133s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1755.0MB
[05/14 01:32:33    133s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:33    133s]   maximum (X+Y) =         4.42 um
[05/14 01:32:33    133s]   inst (FE_OFC86_n_213) with max move: (91.8, 79.61) -> (90.8, 76.19)
[05/14 01:32:33    133s]   mean    (X+Y) =         0.80 um
[05/14 01:32:33    133s] Summary Report:
[05/14 01:32:33    133s] Instances move: 9 (out of 2003 movable)
[05/14 01:32:33    133s] Instances flipped: 0
[05/14 01:32:33    133s] Mean displacement: 0.80 um
[05/14 01:32:33    133s] Max displacement: 4.42 um (Instance: FE_OFC86_n_213) (91.8, 79.61) -> (90.8, 76.19)
[05/14 01:32:33    133s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:32:33    133s] Total instances moved : 9
[05/14 01:32:33    133s] Ripped up 26 affected routes.
[05/14 01:32:33    133s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.253, MEM:1755.0M, EPOCH TIME: 1747200753.125424
[05/14 01:32:33    133s] Total net bbox length = 2.993e+04 (1.444e+04 1.549e+04) (ext = 1.651e+02)
[05/14 01:32:33    133s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1755.0MB
[05/14 01:32:33    133s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1755.0MB) @(0:02:13 - 0:02:13).
[05/14 01:32:33    133s] *** Finished refinePlace (0:02:13 mem=1755.0M) ***
[05/14 01:32:33    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.9
[05/14 01:32:33    133s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.278, MEM:1755.0M, EPOCH TIME: 1747200753.126714
[05/14 01:32:33    133s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1755.0M, EPOCH TIME: 1747200753.126775
[05/14 01:32:33    133s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.009, MEM:1752.0M, EPOCH TIME: 1747200753.135839
[05/14 01:32:33    133s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.381, MEM:1752.0M, EPOCH TIME: 1747200753.136565
[05/14 01:32:33    133s] **INFO: Flow update: Design timing is met.
[05/14 01:32:33    133s] **INFO: Flow update: Design timing is met.
[05/14 01:32:33    133s] **INFO: Flow update: Design timing is met.
[05/14 01:32:33    133s] #optDebug: fT-D <X 1 0 0 0>
[05/14 01:32:33    133s] Register exp ratio and priority group on 0 nets on 2103 nets : 
[05/14 01:32:33    133s] 
[05/14 01:32:33    133s] Active setup views:
[05/14 01:32:33    133s]  AnalysisView_BC
[05/14 01:32:33    133s]   Dominating endpoints: 0
[05/14 01:32:33    133s]   Dominating TNS: -0.000
[05/14 01:32:33    133s] 
[05/14 01:32:33    133s]  AnalysisView_WC
[05/14 01:32:33    133s]   Dominating endpoints: 0
[05/14 01:32:33    133s]   Dominating TNS: -0.000
[05/14 01:32:33    133s] 
[05/14 01:32:33    133s] Extraction called for design 'mcs4' of instances=2071 and nets=2130 using extraction engine 'preRoute' .
[05/14 01:32:33    133s] PreRoute RC Extraction called for design mcs4.
[05/14 01:32:33    133s] RC Extraction called in multi-corner(2) mode.
[05/14 01:32:33    133s] RCMode: PreRoute
[05/14 01:32:33    133s]       RC Corner Indexes            0       1   
[05/14 01:32:33    133s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:32:33    133s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:33    133s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:33    133s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:33    133s] Shrink Factor                : 1.00000
[05/14 01:32:33    133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:32:33    133s] Using Quantus QRC technology file ...
[05/14 01:32:33    133s] 
[05/14 01:32:33    133s] Trim Metal Layers:
[05/14 01:32:33    133s] LayerId::1 widthSet size::1
[05/14 01:32:33    133s] LayerId::2 widthSet size::1
[05/14 01:32:33    133s] LayerId::3 widthSet size::1
[05/14 01:32:33    133s] LayerId::4 widthSet size::1
[05/14 01:32:33    133s] LayerId::5 widthSet size::1
[05/14 01:32:33    133s] LayerId::6 widthSet size::1
[05/14 01:32:33    133s] LayerId::7 widthSet size::1
[05/14 01:32:33    133s] LayerId::8 widthSet size::1
[05/14 01:32:33    133s] LayerId::9 widthSet size::1
[05/14 01:32:33    133s] LayerId::10 widthSet size::1
[05/14 01:32:33    133s] LayerId::11 widthSet size::1
[05/14 01:32:33    133s] Updating RC grid for preRoute extraction ...
[05/14 01:32:33    133s] eee: pegSigSF::1.070000
[05/14 01:32:33    133s] Initializing multi-corner resistance tables ...
[05/14 01:32:33    133s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:32:33    133s] eee: l::2 avDens::0.122756 usedTrk::871.134999 availTrk::7096.500000 sigTrk::871.134999
[05/14 01:32:33    133s] eee: l::3 avDens::0.116691 usedTrk::987.208360 availTrk::8460.000000 sigTrk::987.208360
[05/14 01:32:33    133s] eee: l::4 avDens::0.035113 usedTrk::261.189327 availTrk::7438.500000 sigTrk::261.189327
[05/14 01:32:33    133s] eee: l::5 avDens::0.015535 usedTrk::54.526316 availTrk::3510.000000 sigTrk::54.526316
[05/14 01:32:33    133s] eee: l::6 avDens::0.017914 usedTrk::19.911111 availTrk::1111.500000 sigTrk::19.911111
[05/14 01:32:33    133s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:33    133s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:33    133s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:33    133s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:33    133s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:33    133s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:33    133s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.064289 ; aWlH: 0.000000 ; Pmax: 0.806400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:32:33    133s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1715.137M)
[05/14 01:32:33    133s] Starting delay calculation for Setup views
[05/14 01:32:33    133s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:33    133s] #################################################################################
[05/14 01:32:33    133s] # Design Stage: PreRoute
[05/14 01:32:33    133s] # Design Name: mcs4
[05/14 01:32:33    133s] # Design Mode: 45nm
[05/14 01:32:33    133s] # Analysis Mode: MMMC OCV 
[05/14 01:32:33    133s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:33    133s] # Signoff Settings: SI Off 
[05/14 01:32:33    133s] #################################################################################
[05/14 01:32:33    133s] Calculate early delays in OCV mode...
[05/14 01:32:33    133s] Calculate late delays in OCV mode...
[05/14 01:32:33    133s] Calculate early delays in OCV mode...
[05/14 01:32:33    133s] Calculate late delays in OCV mode...
[05/14 01:32:33    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 1723.4M, InitMEM = 1723.4M)
[05/14 01:32:33    133s] Start delay calculation (fullDC) (1 T). (MEM=1723.43)
[05/14 01:32:33    133s] End AAE Lib Interpolated Model. (MEM=1743.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:34    134s] Total number of fetched objects 2107
[05/14 01:32:34    134s] Total number of fetched objects 2107
[05/14 01:32:34    134s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:34    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:34    134s] End delay calculation. (MEM=1764.38 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:32:34    134s] End delay calculation (fullDC). (MEM=1764.38 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 01:32:34    134s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1764.4M) ***
[05/14 01:32:34    134s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:15 mem=1764.4M)
[05/14 01:32:34    134s] Reported timing to dir ./timingReports
[05/14 01:32:34    134s] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1506.8M, totSessionCpu=0:02:15 **
[05/14 01:32:34    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1722.4M, EPOCH TIME: 1747200754.870773
[05/14 01:32:34    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.043, MEM:1722.4M, EPOCH TIME: 1747200754.913687
[05/14 01:32:37    135s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.719  | 44.508  | 34.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.681%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:32, mem = 1507.6M, totSessionCpu=0:02:15 **
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:37    135s] Deleting Lib Analyzer.
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:37    135s] *** Finished optDesign ***
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.0 real=0:00:39.7)
[05/14 01:32:37    135s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.7)
[05/14 01:32:37    135s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.3 real=0:00:04.2)
[05/14 01:32:37    135s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.3 real=0:00:02.6)
[05/14 01:32:37    135s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:37    135s] Info: Destroy the CCOpt slew target map.
[05/14 01:32:37    135s] clean pInstBBox. size 0
[05/14 01:32:37    135s] Set place::cacheFPlanSiteMark to 0
[05/14 01:32:37    135s] All LLGs are deleted
[05/14 01:32:37    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.8M, EPOCH TIME: 1747200757.213209
[05/14 01:32:37    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1737.8M, EPOCH TIME: 1747200757.213343
[05/14 01:32:37    135s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] *** Summary of all messages that are not suppressed in this session:
[05/14 01:32:37    135s] Severity  ID               Count  Summary                                  
[05/14 01:32:37    135s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/14 01:32:37    135s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/14 01:32:37    135s] *** Message Summary: 3 warning(s), 0 error(s)
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] *** ccopt_design #1 [finish] : cpu/real = 0:01:11.7/0:01:23.4 (0.9), totSession cpu/real = 0:02:15.4/0:04:50.7 (0.5), mem = 1737.8M
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] =============================================================================================
[05/14 01:32:37    135s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/14 01:32:37    135s] =============================================================================================
[05/14 01:32:37    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:37    135s] ---------------------------------------------------------------------------------------------
[05/14 01:32:37    135s] [ InitOpt                ]      1   0:00:03.3  (   4.0 % )     0:00:04.7 /  0:00:04.4    0.9
[05/14 01:32:37    135s] [ GlobalOpt              ]      1   0:00:01.6  (   2.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/14 01:32:37    135s] [ DrvOpt                 ]      4   0:00:05.5  (   6.6 % )     0:00:05.9 /  0:00:05.4    0.9
[05/14 01:32:37    135s] [ AreaOpt                ]      2   0:00:08.6  (  10.3 % )     0:00:09.0 /  0:00:07.8    0.9
[05/14 01:32:37    135s] [ ViewPruning            ]      8   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:32:37    135s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.3 % )     0:00:03.9 /  0:00:02.1    0.5
[05/14 01:32:37    135s] [ DrvReport              ]      3   0:00:01.8  (   2.1 % )     0:00:01.8 /  0:00:00.2    0.1
[05/14 01:32:37    135s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 01:32:37    135s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:32:37    135s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:37    135s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.6
[05/14 01:32:37    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:37    135s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:32:37    135s] [ IncrReplace            ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.1    0.6
[05/14 01:32:37    135s] [ RefinePlace            ]      3   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:00.9    0.7
[05/14 01:32:37    135s] [ EarlyGlobalRoute       ]      6   0:00:02.2  (   2.6 % )     0:00:02.2 /  0:00:01.1    0.5
[05/14 01:32:37    135s] [ DetailRoute            ]      1   0:00:05.7  (   6.9 % )     0:00:05.7 /  0:00:05.6    1.0
[05/14 01:32:37    135s] [ ExtractRC              ]      5   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.4    0.7
[05/14 01:32:37    135s] [ TimingUpdate           ]      5   0:00:00.3  (   0.4 % )     0:00:02.8 /  0:00:02.6    0.9
[05/14 01:32:37    135s] [ FullDelayCalc          ]      4   0:00:03.9  (   4.7 % )     0:00:03.9 /  0:00:03.6    0.9
[05/14 01:32:37    135s] [ TimingReport           ]      3   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 01:32:37    135s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:37    135s] [ MISC                   ]          0:00:46.8  (  56.1 % )     0:00:46.8 /  0:00:40.8    0.9
[05/14 01:32:37    135s] ---------------------------------------------------------------------------------------------
[05/14 01:32:37    135s]  ccopt_design #1 TOTAL              0:01:23.4  ( 100.0 % )     0:01:23.4 /  0:01:11.7    0.9
[05/14 01:32:37    135s] ---------------------------------------------------------------------------------------------
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] #% End ccopt_design (date=05/14 01:32:37, total cpu=0:01:12, real=0:01:24, peak res=1604.7M, current mem=1396.8M)
[05/14 01:32:37    135s] # puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
[05/14 01:32:37    135s] *** timeDesign #3 [begin] : totSession cpu/real = 0:02:15.5/0:04:50.8 (0.5), mem = 1634.8M
[05/14 01:32:37    135s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1634.8M, EPOCH TIME: 1747200757.326783
[05/14 01:32:37    135s] All LLGs are deleted
[05/14 01:32:37    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1634.8M, EPOCH TIME: 1747200757.326905
[05/14 01:32:37    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1634.8M, EPOCH TIME: 1747200757.326993
[05/14 01:32:37    135s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1634.8M, EPOCH TIME: 1747200757.327137
[05/14 01:32:37    135s] Start to check current routing status for nets...
[05/14 01:32:37    135s] Net CTS_52 is not routed.
[05/14 01:32:37    135s] Early Global Route is going to be called for routing.
[05/14 01:32:37    135s] End to check current routing status for nets (mem=1634.8M)
[05/14 01:32:37    135s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1634.8M
[05/14 01:32:37    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1634.8M
[05/14 01:32:37    135s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      ==================== Layers =====================
[05/14 01:32:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:37    135s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:32:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:37    135s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:32:37    135s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:32:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:37    135s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:32:37    135s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:32:37    135s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:32:37    135s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:32:37    135s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:32:37    135s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:32:37    135s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:32:37    135s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:32:37    135s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:32:37    135s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:32:37    135s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:32:37    135s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:32:37    135s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:32:37    135s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:32:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:37    135s] (I)      Started Import and model ( Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:37    135s] (I)      == Non-default Options ==
[05/14 01:32:37    135s] (I)      Route open nets only                               : true
[05/14 01:32:37    135s] (I)      Maximum routing layer                              : 11
[05/14 01:32:37    135s] (I)      Number of threads                                  : 1
[05/14 01:32:37    135s] (I)      Method to set GCell size                           : row
[05/14 01:32:37    135s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:32:37    135s] (I)      Use row-based GCell size
[05/14 01:32:37    135s] (I)      Use row-based GCell align
[05/14 01:32:37    135s] (I)      layer 0 area = 80000
[05/14 01:32:37    135s] (I)      layer 1 area = 80000
[05/14 01:32:37    135s] (I)      layer 2 area = 80000
[05/14 01:32:37    135s] (I)      layer 3 area = 80000
[05/14 01:32:37    135s] (I)      layer 4 area = 80000
[05/14 01:32:37    135s] (I)      layer 5 area = 80000
[05/14 01:32:37    135s] (I)      layer 6 area = 80000
[05/14 01:32:37    135s] (I)      layer 7 area = 80000
[05/14 01:32:37    135s] (I)      layer 8 area = 80000
[05/14 01:32:37    135s] (I)      layer 9 area = 400000
[05/14 01:32:37    135s] (I)      layer 10 area = 400000
[05/14 01:32:37    135s] (I)      GCell unit size   : 3420
[05/14 01:32:37    135s] (I)      GCell multiplier  : 1
[05/14 01:32:37    135s] (I)      GCell row height  : 3420
[05/14 01:32:37    135s] (I)      Actual row height : 3420
[05/14 01:32:37    135s] (I)      GCell align ref   : 5200 5320
[05/14 01:32:37    135s] [NR-eGR] Track table information for default rule: 
[05/14 01:32:37    135s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:32:37    135s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:32:37    135s] (I)      ================== Default via ===================
[05/14 01:32:37    135s] (I)      +----+------------------+------------------------+
[05/14 01:32:37    135s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:32:37    135s] (I)      +----+------------------+------------------------+
[05/14 01:32:37    135s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:32:37    135s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:32:37    135s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:32:37    135s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:32:37    135s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:32:37    135s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:32:37    135s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:32:37    135s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:32:37    135s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:32:37    135s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:32:37    135s] (I)      +----+------------------+------------------------+
[05/14 01:32:37    135s] [NR-eGR] Read 902 PG shapes
[05/14 01:32:37    135s] [NR-eGR] Read 0 clock shapes
[05/14 01:32:37    135s] [NR-eGR] Read 0 other shapes
[05/14 01:32:37    135s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:32:37    135s] [NR-eGR] #Instance Blockages : 0
[05/14 01:32:37    135s] [NR-eGR] #PG Blockages       : 902
[05/14 01:32:37    135s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:32:37    135s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:32:37    135s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:32:37    135s] [NR-eGR] #Other Blockages    : 0
[05/14 01:32:37    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:32:37    135s] (I)      Number of open nets threshold = 20
[05/14 01:32:37    135s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[05/14 01:32:37    135s] [NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 794
[05/14 01:32:37    135s] [NR-eGR] Read 2082 nets ( ignored 63 )
[05/14 01:32:37    135s] (I)      early_global_route_priority property id does not exist.
[05/14 01:32:37    135s] (I)      Read Num Blocks=902  Num Prerouted Wires=794  Num CS=0
[05/14 01:32:37    135s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 349
[05/14 01:32:37    135s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 356
[05/14 01:32:37    135s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 87
[05/14 01:32:37    135s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:32:37    135s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:32:37    135s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:37    135s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:37    135s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:37    135s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:37    135s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:37    135s] (I)      Number of ignored nets                =     63
[05/14 01:32:37    135s] (I)      Number of connected nets              =      0
[05/14 01:32:37    135s] (I)      Number of fixed nets                  =     63.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:32:37    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:32:37    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:32:37    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:32:37    135s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/14 01:32:37    135s] (I)      Ndr track 0 does not exist
[05/14 01:32:37    135s] (I)      Ndr track 0 does not exist
[05/14 01:32:37    135s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:32:37    135s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:32:37    135s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:32:37    135s] (I)      Site width          :   400  (dbu)
[05/14 01:32:37    135s] (I)      Row height          :  3420  (dbu)
[05/14 01:32:37    135s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:32:37    135s] (I)      GCell width         :  3420  (dbu)
[05/14 01:32:37    135s] (I)      GCell height        :  3420  (dbu)
[05/14 01:32:37    135s] (I)      Grid                :   102   103    11
[05/14 01:32:37    135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:32:37    135s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:32:37    135s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:32:37    135s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:32:37    135s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:32:37    135s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:32:37    135s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:32:37    135s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:32:37    135s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:32:37    135s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:32:37    135s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:32:37    135s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:32:37    135s] (I)      --------------------------------------------------------
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] [NR-eGR] ============ Routing rule table ============
[05/14 01:32:37    135s] [NR-eGR] Rule id: 0  Nets: 2013
[05/14 01:32:37    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:32:37    135s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:32:37    135s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:32:37    135s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:37    135s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:37    135s] [NR-eGR] Rule id: 1  Nets: 6
[05/14 01:32:37    135s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:32:37    135s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:32:37    135s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:32:37    135s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:32:37    135s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:32:37    135s] [NR-eGR] ========================================
[05/14 01:32:37    135s] [NR-eGR] 
[05/14 01:32:37    135s] (I)      =============== Blocked Tracks ===============
[05/14 01:32:37    135s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:37    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:32:37    135s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:37    135s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:32:37    135s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:32:37    135s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:32:37    135s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:32:37    135s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:32:37    135s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:32:37    135s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:37    135s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      Reset routing kernel
[05/14 01:32:37    135s] (I)      Started Global Routing ( Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      totalPins=7938  totalGlobalPin=7834 (98.69%)
[05/14 01:32:37    135s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:32:37    135s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1a Route ============
[05/14 01:32:37    135s] (I)      Usage: 1229 = (594 H, 635 V) = (0.63% H, 0.71% V) = (1.016e+03um H, 1.086e+03um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1b Route ============
[05/14 01:32:37    135s] (I)      Usage: 1229 = (594 H, 635 V) = (0.63% H, 0.71% V) = (1.016e+03um H, 1.086e+03um V)
[05/14 01:32:37    135s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101590e+03um
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1c Route ============
[05/14 01:32:37    135s] (I)      Usage: 1229 = (594 H, 635 V) = (0.63% H, 0.71% V) = (1.016e+03um H, 1.086e+03um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1d Route ============
[05/14 01:32:37    135s] (I)      Usage: 1229 = (594 H, 635 V) = (0.63% H, 0.71% V) = (1.016e+03um H, 1.086e+03um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1e Route ============
[05/14 01:32:37    135s] (I)      Usage: 1229 = (594 H, 635 V) = (0.63% H, 0.71% V) = (1.016e+03um H, 1.086e+03um V)
[05/14 01:32:37    135s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101590e+03um
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1l Route ============
[05/14 01:32:37    135s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:32:37    135s] [NR-eGR] Layer group 2: route 2013 net(s) in layer range [2, 11]
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1a Route ============
[05/14 01:32:37    135s] (I)      Usage: 18573 = (9248 H, 9325 V) = (2.23% H, 2.36% V) = (1.581e+04um H, 1.595e+04um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1b Route ============
[05/14 01:32:37    135s] (I)      Usage: 18573 = (9248 H, 9325 V) = (2.23% H, 2.36% V) = (1.581e+04um H, 1.595e+04um V)
[05/14 01:32:37    135s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.175983e+04um
[05/14 01:32:37    135s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:32:37    135s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1c Route ============
[05/14 01:32:37    135s] (I)      Usage: 18573 = (9248 H, 9325 V) = (2.23% H, 2.36% V) = (1.581e+04um H, 1.595e+04um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1d Route ============
[05/14 01:32:37    135s] (I)      Usage: 18573 = (9248 H, 9325 V) = (2.23% H, 2.36% V) = (1.581e+04um H, 1.595e+04um V)
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1e Route ============
[05/14 01:32:37    135s] (I)      Usage: 18573 = (9248 H, 9325 V) = (2.23% H, 2.36% V) = (1.581e+04um H, 1.595e+04um V)
[05/14 01:32:37    135s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.175983e+04um
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] (I)      ============  Phase 1l Route ============
[05/14 01:32:37    135s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:32:37    135s] (I)      Layer  2:      89136     11123         0           0       88954    ( 0.00%) 
[05/14 01:32:37    135s] (I)      Layer  3:      93064     13151         0         873       92754    ( 0.93%) 
[05/14 01:32:37    135s] (I)      Layer  4:      89136      6289         0           0       88954    ( 0.00%) 
[05/14 01:32:37    135s] (I)      Layer  5:      93059       633         0         909       92718    ( 0.97%) 
[05/14 01:32:37    135s] (I)      Layer  6:      88554        14         0           0       88954    ( 0.00%) 
[05/14 01:32:37    135s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:37    135s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:32:37    135s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:37    135s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:32:37    135s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:32:37    135s] (I)      Total:        801614     31210         0        3963      799392    ( 0.49%) 
[05/14 01:32:37    135s] (I)      
[05/14 01:32:37    135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:32:37    135s] [NR-eGR]                        OverCon            
[05/14 01:32:37    135s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:32:37    135s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:32:37    135s] [NR-eGR] ----------------------------------------------
[05/14 01:32:37    135s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR] ----------------------------------------------
[05/14 01:32:37    135s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:32:37    135s] [NR-eGR] 
[05/14 01:32:37    135s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:32:37    135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:32:37    135s] (I)      ============= Track Assignment ============
[05/14 01:32:37    135s] (I)      Started Track Assignment (1T) ( Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:32:37    135s] (I)      Run Multi-thread track assignment
[05/14 01:32:37    135s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] (I)      Started Export ( Curr Mem: 1634.81 MB )
[05/14 01:32:37    135s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:32:37    135s] [NR-eGR] ------------------------------------
[05/14 01:32:37    135s] [NR-eGR]  Metal1   (1H)             0   8148 
[05/14 01:32:37    135s] [NR-eGR]  Metal2   (2V)         15025  11651 
[05/14 01:32:37    135s] [NR-eGR]  Metal3   (3H)         17516   1412 
[05/14 01:32:37    135s] [NR-eGR]  Metal4   (4V)          4781    187 
[05/14 01:32:37    135s] [NR-eGR]  Metal5   (5H)           841      9 
[05/14 01:32:37    135s] [NR-eGR]  Metal6   (6V)            25      0 
[05/14 01:32:37    135s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:32:37    135s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:32:37    135s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:32:37    135s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:32:37    135s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:32:37    135s] [NR-eGR] ------------------------------------
[05/14 01:32:37    135s] [NR-eGR]           Total        38187  21407 
[05/14 01:32:37    135s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:37    135s] [NR-eGR] Total half perimeter of net bounding box: 29933um
[05/14 01:32:37    135s] [NR-eGR] Total length: 38187um, number of vias: 21407
[05/14 01:32:37    135s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:37    135s] [NR-eGR] Total eGR-routed clock nets wire length: 2241um, number of vias: 2014
[05/14 01:32:37    135s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:37    135s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.11 sec, Curr Mem: 1616.80 MB )
[05/14 01:32:37    135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.45 sec, Curr Mem: 1600.80 MB )
[05/14 01:32:37    135s] (I)      ===================================== Runtime Summary =====================================
[05/14 01:32:37    135s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 01:32:37    135s] (I)      -------------------------------------------------------------------------------------------
[05/14 01:32:37    135s] (I)       Early Global Route kernel               100.00%  96.58 sec  97.03 sec  0.45 sec  0.31 sec 
[05/14 01:32:37    135s] (I)       +-Import and model                       26.65%  96.59 sec  96.71 sec  0.12 sec  0.06 sec 
[05/14 01:32:37    135s] (I)       | +-Create place DB                       3.06%  96.59 sec  96.60 sec  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | +-Import place data                   3.02%  96.59 sec  96.60 sec  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read instances and placement      0.78%  96.59 sec  96.59 sec  0.00 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read nets                         2.12%  96.59 sec  96.60 sec  0.01 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Create route DB                      20.10%  96.60 sec  96.69 sec  0.09 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | +-Import route data (1T)             19.98%  96.60 sec  96.69 sec  0.09 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.61%  96.62 sec  96.62 sec  0.01 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read routing blockages          0.00%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read instance blockages         0.23%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read PG blockages               0.42%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read clock blockages            0.01%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read other blockages            0.00%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read halo blockages             0.01%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Read boundary cut boxes         0.00%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read blackboxes                   0.01%  96.62 sec  96.62 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read prerouted                    1.82%  96.62 sec  96.63 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read unlegalized nets             0.07%  96.63 sec  96.63 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Read nets                         8.17%  96.63 sec  96.67 sec  0.04 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Set up via pillars                0.01%  96.67 sec  96.67 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Initialize 3D grid graph          0.03%  96.67 sec  96.67 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Model blockage capacity           4.39%  96.67 sec  96.69 sec  0.02 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Initialize 3D capacity          4.15%  96.67 sec  96.69 sec  0.02 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | +-Read aux data                         0.00%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Others data preparation               0.12%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Create route kernel                   1.42%  96.69 sec  96.70 sec  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       +-Global Routing                         27.92%  96.71 sec  96.83 sec  0.13 sec  0.06 sec 
[05/14 01:32:37    135s] (I)       | +-Initialization                        0.24%  96.71 sec  96.71 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Net group 1                           2.94%  96.71 sec  96.72 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | +-Generate topology                   0.14%  96.71 sec  96.71 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1a                            0.47%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Pattern routing (1T)              0.40%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1b                            0.03%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1c                            0.01%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1d                            0.01%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1e                            0.14%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Route legalization                0.06%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Legalize Blockage Violations    0.01%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1l                            0.57%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | +-Layer assignment (1T)             0.52%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Net group 2                          18.87%  96.72 sec  96.81 sec  0.08 sec  0.05 sec 
[05/14 01:32:37    135s] (I)       | | +-Generate topology                   0.94%  96.72 sec  96.73 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1a                            3.01%  96.73 sec  96.75 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | +-Pattern routing (1T)              2.64%  96.73 sec  96.74 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | +-Add via demand to 2D              0.23%  96.74 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1b                            0.04%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1c                            0.01%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1d                            0.01%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1e                            1.43%  96.75 sec  96.75 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | | | +-Route legalization                0.23%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | | | +-Legalize Blockage Violations    0.18%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | | +-Phase 1l                           11.97%  96.75 sec  96.81 sec  0.05 sec  0.03 sec 
[05/14 01:32:37    135s] (I)       | | | +-Layer assignment (1T)            11.45%  96.76 sec  96.81 sec  0.05 sec  0.03 sec 
[05/14 01:32:37    135s] (I)       | +-Clean cong LA                         0.00%  96.81 sec  96.81 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       +-Export 3D cong map                      1.53%  96.83 sec  96.84 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | +-Export 2D cong map                    0.13%  96.84 sec  96.84 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       +-Extract Global 3D Wires                 0.12%  96.85 sec  96.85 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       +-Track Assignment (1T)                  13.36%  96.85 sec  96.91 sec  0.06 sec  0.06 sec 
[05/14 01:32:37    135s] (I)       | +-Initialization                        0.03%  96.85 sec  96.85 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Track Assignment Kernel              13.06%  96.85 sec  96.91 sec  0.06 sec  0.06 sec 
[05/14 01:32:37    135s] (I)       | +-Free Memory                           0.00%  96.91 sec  96.91 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       +-Export                                 25.16%  96.91 sec  97.02 sec  0.11 sec  0.09 sec 
[05/14 01:32:37    135s] (I)       | +-Export DB wires                       5.11%  96.91 sec  96.93 sec  0.02 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | +-Export all nets                     3.87%  96.91 sec  96.93 sec  0.02 sec  0.02 sec 
[05/14 01:32:37    135s] (I)       | | +-Set wire vias                       0.96%  96.93 sec  96.93 sec  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)       | +-Report wirelength                     2.28%  96.93 sec  96.94 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | +-Update net boxes                      2.79%  96.94 sec  96.96 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)       | +-Update timing                        14.76%  96.96 sec  97.02 sec  0.07 sec  0.05 sec 
[05/14 01:32:37    135s] (I)       +-Postprocess design                      1.30%  97.02 sec  97.03 sec  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)      ===================== Summary by functions =====================
[05/14 01:32:37    135s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:32:37    135s] (I)      ----------------------------------------------------------------
[05/14 01:32:37    135s] (I)        0  Early Global Route kernel      100.00%  0.45 sec  0.31 sec 
[05/14 01:32:37    135s] (I)        1  Global Routing                  27.92%  0.13 sec  0.06 sec 
[05/14 01:32:37    135s] (I)        1  Import and model                26.65%  0.12 sec  0.06 sec 
[05/14 01:32:37    135s] (I)        1  Export                          25.16%  0.11 sec  0.09 sec 
[05/14 01:32:37    135s] (I)        1  Track Assignment (1T)           13.36%  0.06 sec  0.06 sec 
[05/14 01:32:37    135s] (I)        1  Export 3D cong map               1.53%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        1  Postprocess design               1.30%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        1  Extract Global 3D Wires          0.12%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Create route DB                 20.10%  0.09 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        2  Net group 2                     18.87%  0.08 sec  0.05 sec 
[05/14 01:32:37    135s] (I)        2  Update timing                   14.76%  0.07 sec  0.05 sec 
[05/14 01:32:37    135s] (I)        2  Track Assignment Kernel         13.06%  0.06 sec  0.06 sec 
[05/14 01:32:37    135s] (I)        2  Export DB wires                  5.11%  0.02 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        2  Create place DB                  3.06%  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        2  Net group 1                      2.94%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        2  Update net boxes                 2.79%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        2  Report wirelength                2.28%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        2  Create route kernel              1.42%  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        2  Initialization                   0.28%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Export 2D cong map               0.13%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        3  Import route data (1T)          19.98%  0.09 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1l                        12.54%  0.06 sec  0.03 sec 
[05/14 01:32:37    135s] (I)        3  Export all nets                  3.87%  0.02 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1a                         3.48%  0.02 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        3  Import place data                3.02%  0.01 sec  0.02 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1e                         1.57%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        3  Generate topology                1.08%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        3  Set wire vias                    0.96%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Layer assignment (1T)           11.97%  0.05 sec  0.03 sec 
[05/14 01:32:37    135s] (I)        4  Read nets                       10.29%  0.05 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Model blockage capacity          4.39%  0.02 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        4  Pattern routing (1T)             3.03%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        4  Read prerouted                   1.82%  0.01 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        4  Read blockages ( Layer 2-11 )    1.61%  0.01 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Read instances and placement     0.78%  0.00 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        4  Route legalization               0.28%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Add via demand to 2D             0.23%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Initialize 3D capacity           4.15%  0.02 sec  0.01 sec 
[05/14 01:32:37    135s] (I)        5  Read PG blockages                0.42%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read instance blockages          0.23%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Legalize Blockage Violations     0.19%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:32:37    135s] Extraction called for design 'mcs4' of instances=2071 and nets=2130 using extraction engine 'preRoute' .
[05/14 01:32:37    135s] PreRoute RC Extraction called for design mcs4.
[05/14 01:32:37    135s] RC Extraction called in multi-corner(2) mode.
[05/14 01:32:37    135s] RCMode: PreRoute
[05/14 01:32:37    135s]       RC Corner Indexes            0       1   
[05/14 01:32:37    135s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:32:37    135s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:37    135s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:37    135s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:37    135s] Shrink Factor                : 1.00000
[05/14 01:32:37    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:32:37    135s] Using Quantus QRC technology file ...
[05/14 01:32:37    135s] 
[05/14 01:32:37    135s] Trim Metal Layers:
[05/14 01:32:37    135s] LayerId::1 widthSet size::1
[05/14 01:32:37    135s] LayerId::2 widthSet size::1
[05/14 01:32:37    135s] LayerId::3 widthSet size::1
[05/14 01:32:37    135s] LayerId::4 widthSet size::1
[05/14 01:32:37    135s] LayerId::5 widthSet size::1
[05/14 01:32:37    135s] LayerId::6 widthSet size::1
[05/14 01:32:37    135s] LayerId::7 widthSet size::1
[05/14 01:32:37    135s] LayerId::8 widthSet size::1
[05/14 01:32:37    135s] LayerId::9 widthSet size::1
[05/14 01:32:37    135s] LayerId::10 widthSet size::1
[05/14 01:32:37    135s] LayerId::11 widthSet size::1
[05/14 01:32:37    135s] Updating RC grid for preRoute extraction ...
[05/14 01:32:37    135s] eee: pegSigSF::1.070000
[05/14 01:32:37    135s] Initializing multi-corner resistance tables ...
[05/14 01:32:37    135s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:32:37    135s] eee: l::2 avDens::0.127771 usedTrk::906.724679 availTrk::7096.500000 sigTrk::906.724679
[05/14 01:32:37    135s] eee: l::3 avDens::0.122834 usedTrk::1039.178451 availTrk::8460.000000 sigTrk::1039.178451
[05/14 01:32:37    135s] eee: l::4 avDens::0.037310 usedTrk::280.720935 availTrk::7524.000000 sigTrk::280.720935
[05/14 01:32:37    135s] eee: l::5 avDens::0.014255 usedTrk::50.036257 availTrk::3510.000000 sigTrk::50.036257
[05/14 01:32:37    135s] eee: l::6 avDens::0.016632 usedTrk::21.330994 availTrk::1282.500000 sigTrk::21.330994
[05/14 01:32:37    135s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:37    135s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:37    135s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:37    135s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:37    135s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:37    135s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:37    135s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.058408 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:32:37    135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1597.805M)
[05/14 01:32:37    135s] Effort level <high> specified for reg2reg path_group
[05/14 01:32:38    136s] All LLGs are deleted
[05/14 01:32:38    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1610.1M, EPOCH TIME: 1747200758.136597
[05/14 01:32:38    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1610.1M, EPOCH TIME: 1747200758.141734
[05/14 01:32:38    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1610.1M, EPOCH TIME: 1747200758.145251
[05/14 01:32:38    136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1610.1M, EPOCH TIME: 1747200758.150520
[05/14 01:32:38    136s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1610.1M, EPOCH TIME: 1747200758.189939
[05/14 01:32:38    136s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1610.1M, EPOCH TIME: 1747200758.190553
[05/14 01:32:38    136s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1610.1M, EPOCH TIME: 1747200758.196530
[05/14 01:32:38    136s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1610.1M, EPOCH TIME: 1747200758.198071
[05/14 01:32:38    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1610.1M, EPOCH TIME: 1747200758.201996
[05/14 01:32:38    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.060, MEM:1610.1M, EPOCH TIME: 1747200758.205647
[05/14 01:32:38    136s] All LLGs are deleted
[05/14 01:32:38    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1610.1M, EPOCH TIME: 1747200758.211466
[05/14 01:32:38    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1610.1M, EPOCH TIME: 1747200758.212127
[05/14 01:32:38    136s] Starting delay calculation for Setup views
[05/14 01:32:38    136s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:38    136s] #################################################################################
[05/14 01:32:38    136s] # Design Stage: PreRoute
[05/14 01:32:38    136s] # Design Name: mcs4
[05/14 01:32:38    136s] # Design Mode: 45nm
[05/14 01:32:38    136s] # Analysis Mode: MMMC OCV 
[05/14 01:32:38    136s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:38    136s] # Signoff Settings: SI Off 
[05/14 01:32:38    136s] #################################################################################
[05/14 01:32:38    136s] Calculate early delays in OCV mode...
[05/14 01:32:38    136s] Calculate late delays in OCV mode...
[05/14 01:32:38    136s] Calculate early delays in OCV mode...
[05/14 01:32:38    136s] Calculate late delays in OCV mode...
[05/14 01:32:38    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1608.1M, InitMEM = 1608.1M)
[05/14 01:32:38    136s] Start delay calculation (fullDC) (1 T). (MEM=1608.1)
[05/14 01:32:38    136s] End AAE Lib Interpolated Model. (MEM=1628.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:38    136s] Total number of fetched objects 2107
[05/14 01:32:39    137s] Total number of fetched objects 2107
[05/14 01:32:39    137s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:39    137s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:39    137s] End delay calculation. (MEM=1665.06 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:32:39    137s] End delay calculation (fullDC). (MEM=1665.06 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 01:32:39    137s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1665.1M) ***
[05/14 01:32:39    137s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:17 mem=1665.1M)
[05/14 01:32:41    137s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.719  | 44.502  | 34.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:41    137s] Density: 26.681%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:32:41    138s] Total CPU time: 2.57 sec
[05/14 01:32:41    138s] Total Real time: 4.0 sec
[05/14 01:32:41    138s] Total Memory Usage: 1636.476562 Mbytes
[05/14 01:32:41    138s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:32:41    138s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.6/0:00:04.5 (0.6), totSession cpu/real = 0:02:18.0/0:04:55.3 (0.5), mem = 1636.5M
[05/14 01:32:41    138s] 
[05/14 01:32:41    138s] =============================================================================================
[05/14 01:32:41    138s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/14 01:32:41    138s] =============================================================================================
[05/14 01:32:41    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:41    138s] ---------------------------------------------------------------------------------------------
[05/14 01:32:41    138s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:41    138s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:03.6 /  0:00:01.9    0.5
[05/14 01:32:41    138s] [ DrvReport              ]      1   0:00:01.6  (  36.6 % )     0:00:01.6 /  0:00:00.1    0.1
[05/14 01:32:41    138s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  10.2 % )     0:00:00.5 /  0:00:00.3    0.7
[05/14 01:32:41    138s] [ ExtractRC              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:41    138s] [ TimingUpdate           ]      1   0:00:00.1  (   2.8 % )     0:00:01.5 /  0:00:01.3    0.9
[05/14 01:32:41    138s] [ FullDelayCalc          ]      1   0:00:01.3  (  29.4 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 01:32:41    138s] [ TimingReport           ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:41    138s] [ GenerateReports        ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:41    138s] [ MISC                   ]          0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.2    0.8
[05/14 01:32:41    138s] ---------------------------------------------------------------------------------------------
[05/14 01:32:41    138s]  timeDesign #3 TOTAL                0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:02.6    0.6
[05/14 01:32:41    138s] ---------------------------------------------------------------------------------------------
[05/14 01:32:41    138s] 
[05/14 01:32:41    138s] # timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/14 01:32:41    138s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:18.0/0:04:55.3 (0.5), mem = 1636.5M
[05/14 01:32:41    138s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1602.5M, EPOCH TIME: 1747200761.879204
[05/14 01:32:41    138s] All LLGs are deleted
[05/14 01:32:41    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1602.5M, EPOCH TIME: 1747200761.879316
[05/14 01:32:41    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1602.5M, EPOCH TIME: 1747200761.879385
[05/14 01:32:41    138s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1602.5M, EPOCH TIME: 1747200761.879526
[05/14 01:32:41    138s] Start to check current routing status for nets...
[05/14 01:32:41    138s] All nets are already routed correctly.
[05/14 01:32:41    138s] End to check current routing status for nets (mem=1602.5M)
[05/14 01:32:41    138s] Effort level <high> specified for reg2reg path_group
[05/14 01:32:42    138s] All LLGs are deleted
[05/14 01:32:42    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1614.8M, EPOCH TIME: 1747200762.054542
[05/14 01:32:42    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1614.8M, EPOCH TIME: 1747200762.055222
[05/14 01:32:42    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1614.8M, EPOCH TIME: 1747200762.061136
[05/14 01:32:42    138s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1614.8M, EPOCH TIME: 1747200762.065764
[05/14 01:32:42    138s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1614.8M, EPOCH TIME: 1747200762.118017
[05/14 01:32:42    138s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1614.8M, EPOCH TIME: 1747200762.118756
[05/14 01:32:42    138s] Fast DP-INIT is on for default
[05/14 01:32:42    138s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1614.8M, EPOCH TIME: 1747200762.130456
[05/14 01:32:42    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.071, MEM:1614.8M, EPOCH TIME: 1747200762.132413
[05/14 01:32:42    138s] All LLGs are deleted
[05/14 01:32:42    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1614.8M, EPOCH TIME: 1747200762.137967
[05/14 01:32:42    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1614.8M, EPOCH TIME: 1747200762.138744
[05/14 01:32:42    138s] Starting delay calculation for Hold views
[05/14 01:32:42    138s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:42    138s] #################################################################################
[05/14 01:32:42    138s] # Design Stage: PreRoute
[05/14 01:32:42    138s] # Design Name: mcs4
[05/14 01:32:42    138s] # Design Mode: 45nm
[05/14 01:32:42    138s] # Analysis Mode: MMMC OCV 
[05/14 01:32:42    138s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:42    138s] # Signoff Settings: SI Off 
[05/14 01:32:42    138s] #################################################################################
[05/14 01:32:42    138s] Calculate late delays in OCV mode...
[05/14 01:32:42    138s] Calculate early delays in OCV mode...
[05/14 01:32:42    138s] Calculate late delays in OCV mode...
[05/14 01:32:42    138s] Calculate early delays in OCV mode...
[05/14 01:32:42    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 1612.8M, InitMEM = 1612.8M)
[05/14 01:32:42    138s] Start delay calculation (fullDC) (1 T). (MEM=1612.77)
[05/14 01:32:42    138s] End AAE Lib Interpolated Model. (MEM=1632.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:42    138s] Total number of fetched objects 2107
[05/14 01:32:43    139s] Total number of fetched objects 2107
[05/14 01:32:43    139s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:43    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:43    139s] End delay calculation. (MEM=1669.73 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:32:43    139s] End delay calculation (fullDC). (MEM=1669.73 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 01:32:43    139s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1669.7M) ***
[05/14 01:32:43    139s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:19 mem=1669.7M)
[05/14 01:32:43    139s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.958  | -0.958  |  2.361  |
|           TNS (ns):| -1610.4 | -1610.4 |  0.000  |
|    Violating Paths:|  1793   |  1793   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:43    139s] Density: 26.681%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:32:43    139s] Total CPU time: 1.87 sec
[05/14 01:32:43    139s] Total Real time: 2.0 sec
[05/14 01:32:43    139s] Total Memory Usage: 1590.710938 Mbytes
[05/14 01:32:43    139s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.9/0:00:02.1 (0.9), totSession cpu/real = 0:02:19.9/0:04:57.4 (0.5), mem = 1590.7M
[05/14 01:32:43    139s] 
[05/14 01:32:43    139s] =============================================================================================
[05/14 01:32:43    139s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/14 01:32:43    139s] =============================================================================================
[05/14 01:32:43    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:43    139s] ---------------------------------------------------------------------------------------------
[05/14 01:32:43    139s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:43    139s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.3 % )     0:00:01.8 /  0:00:01.6    0.9
[05/14 01:32:43    139s] [ TimingUpdate           ]      1   0:00:00.1  (   3.2 % )     0:00:01.2 /  0:00:01.2    0.9
[05/14 01:32:43    139s] [ FullDelayCalc          ]      1   0:00:01.2  (  55.4 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 01:32:43    139s] [ TimingReport           ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:43    139s] [ GenerateReports        ]      1   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:43    139s] [ MISC                   ]          0:00:00.4  (  16.8 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:32:43    139s] ---------------------------------------------------------------------------------------------
[05/14 01:32:43    139s]  timeDesign #4 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.9    0.9
[05/14 01:32:43    139s] ---------------------------------------------------------------------------------------------
[05/14 01:32:43    139s] 
[05/14 01:32:43    139s] # report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/14 01:32:43    139s] Ignoring AAE DB Resetting ...
[05/14 01:32:43    139s] Updating timing graph...
[05/14 01:32:43    139s]   
[05/14 01:32:43    139s]   Leaving CCOpt scope - BuildTimeGraph...
[05/14 01:32:43    139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:43    139s] #################################################################################
[05/14 01:32:43    139s] # Design Stage: PreRoute
[05/14 01:32:43    139s] # Design Name: mcs4
[05/14 01:32:43    139s] # Design Mode: 45nm
[05/14 01:32:43    139s] # Analysis Mode: MMMC OCV 
[05/14 01:32:43    139s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:43    139s] # Signoff Settings: SI Off 
[05/14 01:32:43    139s] #################################################################################
[05/14 01:32:44    140s] Calculate early delays in OCV mode...
[05/14 01:32:44    140s] Calculate late delays in OCV mode...
[05/14 01:32:44    140s] Calculate early delays in OCV mode...
[05/14 01:32:44    140s] Calculate late delays in OCV mode...
[05/14 01:32:44    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 1599.0M, InitMEM = 1599.0M)
[05/14 01:32:44    140s] Start delay calculation (fullDC) (1 T). (MEM=1599)
[05/14 01:32:44    140s] End AAE Lib Interpolated Model. (MEM=1619.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:44    140s] Total number of fetched objects 2107
[05/14 01:32:45    141s] Total number of fetched objects 2107
[05/14 01:32:45    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:45    141s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:45    141s] End delay calculation. (MEM=1671.75 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:32:45    141s] End delay calculation (fullDC). (MEM=1671.75 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 01:32:45    141s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1671.8M) ***
[05/14 01:32:45    141s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.2 real=0:00:01.3)
[05/14 01:32:45    141s] Updating timing graph done.
[05/14 01:32:45    141s] Updating latch analysis...
[05/14 01:32:45    141s]   Leaving CCOpt scope - Updating latch analysis...
[05/14 01:32:45    141s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:45    141s] Updating latch analysis done.
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/14 01:32:45    141s] End AAE Lib Interpolated Model. (MEM=1671.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:45    141s] Clock DAG hash : 10450178769590258220 1678269017432534829
[05/14 01:32:45    141s] # report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/14 01:32:45    141s] End AAE Lib Interpolated Model. (MEM=1671.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:45    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/14 01:32:46    141s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:32:46    141s] # puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[05/14 01:32:46    141s] # setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
[05/14 01:32:46    141s] # optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
[05/14 01:32:46    141s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1407.0M, totSessionCpu=0:02:22 **
[05/14 01:32:46    141s] Info: 1 threads available for lower-level modules during optimization.
[05/14 01:32:46    141s] GigaOpt running with 1 threads.
[05/14 01:32:46    141s] **INFO: User settings:
[05/14 01:32:46    141s] setDesignMode -process                              45
[05/14 01:32:46    141s] setExtractRCMode -coupling_c_th                     0.1
[05/14 01:32:46    141s] setExtractRCMode -engine                            preRoute
[05/14 01:32:46    141s] setExtractRCMode -relative_c_th                     1
[05/14 01:32:46    141s] setExtractRCMode -total_c_th                        0
[05/14 01:32:46    141s] setUsefulSkewMode -ecoRoute                         false
[05/14 01:32:46    141s] setDelayCalMode -enable_high_fanout                 true
[05/14 01:32:46    141s] setDelayCalMode -engine                             aae
[05/14 01:32:46    141s] setDelayCalMode -ignoreNetLoad                      false
[05/14 01:32:46    141s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 01:32:46    141s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/14 01:32:46    141s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 01:32:46    141s] setOptMode -addInstancePrefix                       postCTSdrv
[05/14 01:32:46    141s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 01:32:46    141s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 01:32:46    141s] setOptMode -drcMargin                               0
[05/14 01:32:46    141s] setOptMode -fixDrc                                  true
[05/14 01:32:46    141s] setOptMode -fixFanoutLoad                           true
[05/14 01:32:46    141s] setOptMode -preserveAllSequential                   false
[05/14 01:32:46    141s] setOptMode -setupTargetSlack                        0
[05/14 01:32:46    141s] setPlaceMode -honorSoftBlockage                     true
[05/14 01:32:46    141s] setPlaceMode -place_design_floorplan_mode           false
[05/14 01:32:46    141s] setPlaceMode -place_detail_check_route              true
[05/14 01:32:46    141s] setPlaceMode -place_detail_preserve_routing         true
[05/14 01:32:46    141s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 01:32:46    141s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 01:32:46    141s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 01:32:46    141s] setPlaceMode -place_global_cong_effort              high
[05/14 01:32:46    141s] setPlaceMode -place_global_ignore_scan              true
[05/14 01:32:46    141s] setPlaceMode -place_global_ignore_spare             false
[05/14 01:32:46    141s] setPlaceMode -place_global_module_aware_spare       false
[05/14 01:32:46    141s] setPlaceMode -place_global_place_io_pins            true
[05/14 01:32:46    141s] setPlaceMode -place_global_reorder_scan             true
[05/14 01:32:46    141s] setPlaceMode -powerDriven                           false
[05/14 01:32:46    141s] setPlaceMode -timingDriven                          true
[05/14 01:32:46    141s] setAnalysisMode -analysisType                       onChipVariation
[05/14 01:32:46    141s] setAnalysisMode -checkType                          setup
[05/14 01:32:46    141s] setAnalysisMode -clkSrcPath                         true
[05/14 01:32:46    141s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 01:32:46    141s] setAnalysisMode -skew                               true
[05/14 01:32:46    141s] setAnalysisMode -virtualIPO                         false
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 01:32:46    141s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:32:46    141s] Summary for sequential cells identification: 
[05/14 01:32:46    141s]   Identified SBFF number: 104
[05/14 01:32:46    141s]   Identified MBFF number: 16
[05/14 01:32:46    141s]   Identified SB Latch number: 0
[05/14 01:32:46    141s]   Identified MB Latch number: 0
[05/14 01:32:46    141s]   Not identified SBFF number: 16
[05/14 01:32:46    141s]   Not identified MBFF number: 0
[05/14 01:32:46    141s]   Not identified SB Latch number: 0
[05/14 01:32:46    141s]   Not identified MB Latch number: 0
[05/14 01:32:46    141s]   Number of sequential cells which are not FFs: 32
[05/14 01:32:46    141s]  Visiting view : AnalysisView_WC
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:46    141s]  Visiting view : AnalysisView_BC
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:46    141s]  Visiting view : AnalysisView_WC
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:46    141s]  Visiting view : AnalysisView_BC
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:46    141s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:46    141s] TLC MultiMap info (StdDelay):
[05/14 01:32:46    141s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:32:46    141s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:32:46    141s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:32:46    141s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:32:46    141s]  Setting StdDelay to: 38ps
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:32:46    141s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 01:32:46    141s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:21.8/0:04:59.8 (0.5), mem = 1637.8M
[05/14 01:32:46    141s] *** InitOpt #2 [begin] : totSession cpu/real = 0:02:21.8/0:04:59.8 (0.5), mem = 1637.8M
[05/14 01:32:46    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.8M, EPOCH TIME: 1747200766.315521
[05/14 01:32:46    141s] z: 2, totalTracks: 1
[05/14 01:32:46    141s] z: 4, totalTracks: 1
[05/14 01:32:46    141s] z: 6, totalTracks: 1
[05/14 01:32:46    141s] z: 8, totalTracks: 1
[05/14 01:32:46    141s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:46    141s] All LLGs are deleted
[05/14 01:32:46    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.8M, EPOCH TIME: 1747200766.323196
[05/14 01:32:46    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1637.8M, EPOCH TIME: 1747200766.323884
[05/14 01:32:46    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.8M, EPOCH TIME: 1747200766.324763
[05/14 01:32:46    141s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1637.8M, EPOCH TIME: 1747200766.326777
[05/14 01:32:46    141s] Core basic site is CoreSite
[05/14 01:32:46    141s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1637.8M, EPOCH TIME: 1747200766.369289
[05/14 01:32:46    141s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1637.8M, EPOCH TIME: 1747200766.386247
[05/14 01:32:46    141s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:32:46    141s] SiteArray: use 405,504 bytes
[05/14 01:32:46    141s] SiteArray: current memory after site array memory allocation 1637.8M
[05/14 01:32:46    141s] SiteArray: FP blocked sites are writable
[05/14 01:32:46    141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:32:46    141s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1637.8M, EPOCH TIME: 1747200766.393203
[05/14 01:32:46    141s] Process 45636 wires and vias for routing blockage and capacity analysis
[05/14 01:32:46    141s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.024, MEM:1637.8M, EPOCH TIME: 1747200766.417391
[05/14 01:32:46    141s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.096, MEM:1637.8M, EPOCH TIME: 1747200766.422403
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:46    141s] OPERPROF:     Starting CMU at level 3, MEM:1637.8M, EPOCH TIME: 1747200766.423567
[05/14 01:32:46    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1637.8M, EPOCH TIME: 1747200766.424882
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:32:46    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.101, MEM:1637.8M, EPOCH TIME: 1747200766.425484
[05/14 01:32:46    141s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1637.8M, EPOCH TIME: 1747200766.425586
[05/14 01:32:46    141s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1637.8M, EPOCH TIME: 1747200766.425666
[05/14 01:32:46    141s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1637.8MB).
[05/14 01:32:46    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.112, MEM:1637.8M, EPOCH TIME: 1747200766.427860
[05/14 01:32:46    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.8M, EPOCH TIME: 1747200766.428129
[05/14 01:32:46    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1633.8M, EPOCH TIME: 1747200766.441678
[05/14 01:32:46    141s] 
[05/14 01:32:46    141s] Creating Lib Analyzer ...
[05/14 01:32:46    141s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:32:46    141s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:32:46    141s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:46    141s] 
[05/14 01:32:46    142s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:47    142s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:23 mem=1657.8M
[05/14 01:32:47    142s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:23 mem=1657.8M
[05/14 01:32:47    142s] Creating Lib Analyzer, finished. 
[05/14 01:32:47    143s] Effort level <high> specified for reg2reg path_group
[05/14 01:32:47    143s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1415.2M, totSessionCpu=0:02:23 **
[05/14 01:32:47    143s] *** optDesign -postCTS ***
[05/14 01:32:47    143s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 01:32:47    143s] Hold Target Slack: user slack 0
[05/14 01:32:47    143s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 01:32:47    143s] setUsefulSkewMode -ecoRoute false
[05/14 01:32:47    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1659.8M, EPOCH TIME: 1747200767.852355
[05/14 01:32:47    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.059, MEM:1659.8M, EPOCH TIME: 1747200767.910937
[05/14 01:32:47    143s] Multi-VT timing optimization disabled based on library information.
[05/14 01:32:47    143s] 
[05/14 01:32:47    143s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:47    143s] Deleting Lib Analyzer.
[05/14 01:32:47    143s] 
[05/14 01:32:47    143s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:47    143s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:32:47    143s] 
[05/14 01:32:47    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:32:47    143s] Summary for sequential cells identification: 
[05/14 01:32:47    143s]   Identified SBFF number: 104
[05/14 01:32:47    143s]   Identified MBFF number: 16
[05/14 01:32:47    143s]   Identified SB Latch number: 0
[05/14 01:32:47    143s]   Identified MB Latch number: 0
[05/14 01:32:47    143s]   Not identified SBFF number: 16
[05/14 01:32:47    143s]   Not identified MBFF number: 0
[05/14 01:32:47    143s]   Not identified SB Latch number: 0
[05/14 01:32:47    143s]   Not identified MB Latch number: 0
[05/14 01:32:47    143s]   Number of sequential cells which are not FFs: 32
[05/14 01:32:47    143s]  Visiting view : AnalysisView_WC
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:47    143s]  Visiting view : AnalysisView_BC
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:47    143s]  Visiting view : AnalysisView_WC
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:47    143s]  Visiting view : AnalysisView_BC
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:32:47    143s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:47    143s] TLC MultiMap info (StdDelay):
[05/14 01:32:47    143s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:32:47    143s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:32:47    143s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:32:47    143s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:32:47    143s]  Setting StdDelay to: 38ps
[05/14 01:32:47    143s] 
[05/14 01:32:47    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:48    143s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1659.8M, EPOCH TIME: 1747200768.096172
[05/14 01:32:48    143s] All LLGs are deleted
[05/14 01:32:48    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1659.8M, EPOCH TIME: 1747200768.097497
[05/14 01:32:48    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1659.8M, EPOCH TIME: 1747200768.097663
[05/14 01:32:48    143s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1651.8M, EPOCH TIME: 1747200768.098589
[05/14 01:32:48    143s] Start to check current routing status for nets...
[05/14 01:32:48    143s] All nets are already routed correctly.
[05/14 01:32:48    143s] End to check current routing status for nets (mem=1651.8M)
[05/14 01:32:48    143s] All LLGs are deleted
[05/14 01:32:48    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.8M, EPOCH TIME: 1747200768.138603
[05/14 01:32:48    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1651.8M, EPOCH TIME: 1747200768.139200
[05/14 01:32:48    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1651.8M, EPOCH TIME: 1747200768.140213
[05/14 01:32:48    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1651.8M, EPOCH TIME: 1747200768.142275
[05/14 01:32:48    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1651.8M, EPOCH TIME: 1747200768.186826
[05/14 01:32:48    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1651.8M, EPOCH TIME: 1747200768.187402
[05/14 01:32:48    143s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1651.8M, EPOCH TIME: 1747200768.191624
[05/14 01:32:48    143s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1651.8M, EPOCH TIME: 1747200768.193251
[05/14 01:32:48    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1651.8M, EPOCH TIME: 1747200768.195232
[05/14 01:32:48    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.056, MEM:1651.8M, EPOCH TIME: 1747200768.196680
[05/14 01:32:48    143s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.719  | 44.502  | 34.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |     0      |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.681%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1409.2M, totSessionCpu=0:02:24 **
[05/14 01:32:48    143s] *** InitOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:02.1 (0.9), totSession cpu/real = 0:02:23.8/0:05:01.9 (0.5), mem = 1649.9M
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s] =============================================================================================
[05/14 01:32:48    143s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/14 01:32:48    143s] =============================================================================================
[05/14 01:32:48    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:48    143s] ---------------------------------------------------------------------------------------------
[05/14 01:32:48    143s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:48    143s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/14 01:32:48    143s] [ DrvReport              ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:48    143s] [ CellServerInit         ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:32:48    143s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  49.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/14 01:32:48    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:48    143s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:48    143s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:48    143s] [ TimingReport           ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:48    143s] [ MISC                   ]          0:00:00.7  (  35.5 % )     0:00:00.7 /  0:00:00.6    0.9
[05/14 01:32:48    143s] ---------------------------------------------------------------------------------------------
[05/14 01:32:48    143s]  InitOpt #2 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    0.9
[05/14 01:32:48    143s] ---------------------------------------------------------------------------------------------
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:48    143s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1649.9M
[05/14 01:32:48    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:1649.9M, EPOCH TIME: 1747200768.425306
[05/14 01:32:48    143s] z: 2, totalTracks: 1
[05/14 01:32:48    143s] z: 4, totalTracks: 1
[05/14 01:32:48    143s] z: 6, totalTracks: 1
[05/14 01:32:48    143s] z: 8, totalTracks: 1
[05/14 01:32:48    143s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:48    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1649.9M, EPOCH TIME: 1747200768.430509
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:48    143s] 
[05/14 01:32:48    143s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:48    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.069, MEM:1649.9M, EPOCH TIME: 1747200768.499866
[05/14 01:32:48    143s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1649.9M, EPOCH TIME: 1747200768.500015
[05/14 01:32:48    143s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1649.9M, EPOCH TIME: 1747200768.500109
[05/14 01:32:48    143s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1649.9MB).
[05/14 01:32:48    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.079, MEM:1649.9M, EPOCH TIME: 1747200768.504091
[05/14 01:32:48    143s] TotalInstCnt at PhyDesignMc Initialization: 2,071
[05/14 01:32:48    143s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=1649.9M
[05/14 01:32:48    143s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1649.9M, EPOCH TIME: 1747200768.513830
[05/14 01:32:48    143s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1649.9M, EPOCH TIME: 1747200768.524679
[05/14 01:32:48    143s] TotalInstCnt at PhyDesignMc Destruction: 2,071
[05/14 01:32:48    143s] OPTC: m1 20.0 20.0
[05/14 01:32:48    143s] *** Starting optimizing excluded clock nets MEM= 1649.9M) ***
[05/14 01:32:48    143s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.9M) ***
[05/14 01:32:48    143s] *** Starting optimizing excluded clock nets MEM= 1649.9M) ***
[05/14 01:32:48    143s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.9M) ***
[05/14 01:32:48    143s] Info: Done creating the CCOpt slew target map.
[05/14 01:32:48    144s] Begin: GigaOpt high fanout net optimization
[05/14 01:32:48    144s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 01:32:48    144s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 01:32:48    144s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:02:24.0/0:05:02.2 (0.5), mem = 1649.9M
[05/14 01:32:48    144s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:32:48    144s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:48    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.10
[05/14 01:32:48    144s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:48    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1649.9M
[05/14 01:32:48    144s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:48    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:1649.9M, EPOCH TIME: 1747200768.729706
[05/14 01:32:48    144s] z: 2, totalTracks: 1
[05/14 01:32:48    144s] z: 4, totalTracks: 1
[05/14 01:32:48    144s] z: 6, totalTracks: 1
[05/14 01:32:48    144s] z: 8, totalTracks: 1
[05/14 01:32:48    144s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:48    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1649.9M, EPOCH TIME: 1747200768.734881
[05/14 01:32:48    144s] 
[05/14 01:32:48    144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:48    144s] 
[05/14 01:32:48    144s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:48    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1649.9M, EPOCH TIME: 1747200768.775785
[05/14 01:32:48    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1649.9M, EPOCH TIME: 1747200768.775919
[05/14 01:32:48    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1649.9M, EPOCH TIME: 1747200768.775989
[05/14 01:32:48    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1649.9MB).
[05/14 01:32:48    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1649.9M, EPOCH TIME: 1747200768.776540
[05/14 01:32:48    144s] TotalInstCnt at PhyDesignMc Initialization: 2,071
[05/14 01:32:48    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=1649.9M
[05/14 01:32:48    144s] #optDebug: Start CG creation (mem=1649.9M)
[05/14 01:32:48    144s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/14 01:32:48    144s] (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgPrt (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgEgp (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgPbk (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgNrb(cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgObs (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgCon (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s]  ...processing cgPdm (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1846.8M)
[05/14 01:32:48    144s] ### Creating RouteCongInterface, started
[05/14 01:32:48    144s] 
[05/14 01:32:48    144s] Creating Lib Analyzer ...
[05/14 01:32:48    144s] 
[05/14 01:32:48    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:32:48    144s] Summary for sequential cells identification: 
[05/14 01:32:48    144s]   Identified SBFF number: 104
[05/14 01:32:48    144s]   Identified MBFF number: 16
[05/14 01:32:48    144s]   Identified SB Latch number: 0
[05/14 01:32:48    144s]   Identified MB Latch number: 0
[05/14 01:32:48    144s]   Not identified SBFF number: 16
[05/14 01:32:48    144s]   Not identified MBFF number: 0
[05/14 01:32:48    144s]   Not identified SB Latch number: 0
[05/14 01:32:48    144s]   Not identified MB Latch number: 0
[05/14 01:32:48    144s]   Number of sequential cells which are not FFs: 32
[05/14 01:32:48    144s]  Visiting view : AnalysisView_WC
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:48    144s]  Visiting view : AnalysisView_BC
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:48    144s]  Visiting view : AnalysisView_WC
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:32:48    144s]  Visiting view : AnalysisView_BC
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:32:48    144s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:32:48    144s] TLC MultiMap info (StdDelay):
[05/14 01:32:48    144s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:32:48    144s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 01:32:48    144s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:32:48    144s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 01:32:48    144s]  Setting StdDelay to: 41.7ps
[05/14 01:32:48    144s] 
[05/14 01:32:48    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:32:49    144s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:32:49    144s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:32:49    144s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:32:49    144s] 
[05/14 01:32:49    144s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:50    145s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:25 mem=1846.8M
[05/14 01:32:50    145s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:25 mem=1846.8M
[05/14 01:32:50    145s] Creating Lib Analyzer, finished. 
[05/14 01:32:50    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1846.8M
[05/14 01:32:50    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1846.8M
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] #optDebug: {0, 1.000}
[05/14 01:32:50    145s] ### Creating RouteCongInterface, finished
[05/14 01:32:50    145s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:50    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:50    145s] Total-nets :: 2082, Stn-nets :: 6, ratio :: 0.288184 %, Total-len 38187.2, Stn-len 611.08
[05/14 01:32:50    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1846.8M, EPOCH TIME: 1747200770.766023
[05/14 01:32:50    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1761.8M, EPOCH TIME: 1747200770.778266
[05/14 01:32:50    145s] TotalInstCnt at PhyDesignMc Destruction: 2,071
[05/14 01:32:50    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.10
[05/14 01:32:50    145s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.7/0:00:02.1 (0.8), totSession cpu/real = 0:02:25.7/0:05:04.2 (0.5), mem = 1761.8M
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] =============================================================================================
[05/14 01:32:50    145s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/14 01:32:50    145s] =============================================================================================
[05/14 01:32:50    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:50    145s] ---------------------------------------------------------------------------------------------
[05/14 01:32:50    145s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:32:50    145s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  63.1 % )     0:00:01.3 /  0:00:01.0    0.8
[05/14 01:32:50    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:50    145s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:32:50    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:01.3 /  0:00:01.0    0.8
[05/14 01:32:50    145s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:32:50    145s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:50    145s] [ MISC                   ]          0:00:00.5  (  22.8 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 01:32:50    145s] ---------------------------------------------------------------------------------------------
[05/14 01:32:50    145s]  DrvOpt #5 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.7    0.8
[05/14 01:32:50    145s] ---------------------------------------------------------------------------------------------
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 01:32:50    145s] End: GigaOpt high fanout net optimization
[05/14 01:32:50    145s] Begin: GigaOpt DRV Optimization
[05/14 01:32:50    145s] Begin: Processing multi-driver nets
[05/14 01:32:50    145s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:02:25.7/0:05:04.3 (0.5), mem = 1761.8M
[05/14 01:32:50    145s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:32:50    145s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:50    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.11
[05/14 01:32:50    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:50    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1761.8M
[05/14 01:32:50    145s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:50    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1761.8M, EPOCH TIME: 1747200770.813392
[05/14 01:32:50    145s] z: 2, totalTracks: 1
[05/14 01:32:50    145s] z: 4, totalTracks: 1
[05/14 01:32:50    145s] z: 6, totalTracks: 1
[05/14 01:32:50    145s] z: 8, totalTracks: 1
[05/14 01:32:50    145s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:50    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1761.8M, EPOCH TIME: 1747200770.818430
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:50    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1761.8M, EPOCH TIME: 1747200770.850805
[05/14 01:32:50    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1761.8M, EPOCH TIME: 1747200770.850916
[05/14 01:32:50    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1761.8M, EPOCH TIME: 1747200770.850982
[05/14 01:32:50    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1761.8MB).
[05/14 01:32:50    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.038, MEM:1761.8M, EPOCH TIME: 1747200770.851458
[05/14 01:32:50    145s] TotalInstCnt at PhyDesignMc Initialization: 2,071
[05/14 01:32:50    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=1761.8M
[05/14 01:32:50    145s] ### Creating RouteCongInterface, started
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:50    145s] 
[05/14 01:32:50    145s] #optDebug: {0, 1.000}
[05/14 01:32:50    145s] ### Creating RouteCongInterface, finished
[05/14 01:32:50    145s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:51    146s] *** Starting multi-driver net buffering ***
[05/14 01:32:51    146s] z: 2, totalTracks: 1
[05/14 01:32:51    146s] z: 4, totalTracks: 1
[05/14 01:32:51    146s] z: 6, totalTracks: 1
[05/14 01:32:51    146s] z: 8, totalTracks: 1
[05/14 01:32:51    146s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:51    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1819.1M, EPOCH TIME: 1747200771.533079
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:51    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:1819.1M, EPOCH TIME: 1747200771.582900
[05/14 01:32:51    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.1M, EPOCH TIME: 1747200771.600984
[05/14 01:32:51    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1819.1M, EPOCH TIME: 1747200771.601248
[05/14 01:32:51    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1819.1M, EPOCH TIME: 1747200771.604066
[05/14 01:32:51    146s] z: 2, totalTracks: 1
[05/14 01:32:51    146s] z: 4, totalTracks: 1
[05/14 01:32:51    146s] z: 6, totalTracks: 1
[05/14 01:32:51    146s] z: 8, totalTracks: 1
[05/14 01:32:51    146s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:51    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1819.1M, EPOCH TIME: 1747200771.613139
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:51    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1819.1M, EPOCH TIME: 1747200771.653297
[05/14 01:32:51    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1819.1M, EPOCH TIME: 1747200771.653428
[05/14 01:32:51    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1819.1M, EPOCH TIME: 1747200771.653510
[05/14 01:32:51    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1819.1MB).
[05/14 01:32:51    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1819.1M, EPOCH TIME: 1747200771.656483
[05/14 01:32:51    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.1M, EPOCH TIME: 1747200771.665748
[05/14 01:32:51    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1819.1M, EPOCH TIME: 1747200771.674265
[05/14 01:32:51    146s] *summary: 10 non-ignored multi-driver nets.
[05/14 01:32:51    146s] *       : 10 unbuffered.
[05/14 01:32:51    146s] *       : 10 bufferable.
[05/14 01:32:51    146s] *       : 0 targeted for timing fix; 0 buffered.
[05/14 01:32:51    146s] *       : 2 targeted for DRV fix; 2 buffered.
[05/14 01:32:51    146s] *       : buffered 2 multi-driver nets total:
[05/14 01:32:51    146s] *       : used 2 buffers of type 'CLKBUFX2'.
[05/14 01:32:51    146s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1819.1M) ***
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1907.3M) ***
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] Total-nets :: 2084, Stn-nets :: 10, ratio :: 0.479846 %, Total-len 38226.7, Stn-len 725.775
[05/14 01:32:51    146s] TotalInstCnt at PhyDesignMc Destruction: 2,071
[05/14 01:32:51    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.11
[05/14 01:32:51    146s] *** DrvOpt #6 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.9), totSession cpu/real = 0:02:26.5/0:05:05.2 (0.5), mem = 1862.7M
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] =============================================================================================
[05/14 01:32:51    146s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/14 01:32:51    146s] =============================================================================================
[05/14 01:32:51    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:51    146s] ---------------------------------------------------------------------------------------------
[05/14 01:32:51    146s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:32:51    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:51    146s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:32:51    146s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:51    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:51    146s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[05/14 01:32:51    146s] [ IncrDelayCalc          ]      4   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.4
[05/14 01:32:51    146s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:32:51    146s] [ MISC                   ]          0:00:00.8  (  79.7 % )     0:00:00.8 /  0:00:00.7    0.9
[05/14 01:32:51    146s] ---------------------------------------------------------------------------------------------
[05/14 01:32:51    146s]  DrvOpt #6 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.8    0.9
[05/14 01:32:51    146s] ---------------------------------------------------------------------------------------------
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] End: Processing multi-driver nets
[05/14 01:32:51    146s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/14 01:32:51    146s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:02:26.5/0:05:05.3 (0.5), mem = 1862.7M
[05/14 01:32:51    146s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:32:51    146s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:51    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.12
[05/14 01:32:51    146s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:51    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=1862.7M
[05/14 01:32:51    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.7M, EPOCH TIME: 1747200771.805498
[05/14 01:32:51    146s] z: 2, totalTracks: 1
[05/14 01:32:51    146s] z: 4, totalTracks: 1
[05/14 01:32:51    146s] z: 6, totalTracks: 1
[05/14 01:32:51    146s] z: 8, totalTracks: 1
[05/14 01:32:51    146s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:51    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.7M, EPOCH TIME: 1747200771.813486
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:51    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.045, MEM:1862.7M, EPOCH TIME: 1747200771.858800
[05/14 01:32:51    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1862.7M, EPOCH TIME: 1747200771.858916
[05/14 01:32:51    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1862.7M, EPOCH TIME: 1747200771.858983
[05/14 01:32:51    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1862.7MB).
[05/14 01:32:51    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.054, MEM:1862.7M, EPOCH TIME: 1747200771.859482
[05/14 01:32:51    146s] InstCnt mismatch: prevInstCnt = 2071, ttlInstCnt = 2073
[05/14 01:32:51    146s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[05/14 01:32:51    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=1862.7M
[05/14 01:32:51    146s] ### Creating RouteCongInterface, started
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:51    146s] 
[05/14 01:32:51    146s] #optDebug: {0, 1.000}
[05/14 01:32:51    146s] ### Creating RouteCongInterface, finished
[05/14 01:32:51    146s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:52    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.7M, EPOCH TIME: 1747200772.265096
[05/14 01:32:52    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1881.7M, EPOCH TIME: 1747200772.265371
[05/14 01:32:52    147s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:52    147s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:32:52    147s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:52    147s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:32:52    147s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:52    147s] Info: violation cost 88.316162 (cap = 4.169442, tran = 22.413393, len = 0.000000, fanout load = 61.733341, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:52    147s] |     1|     6|    -1.05|     4|     8|    -0.00|    27|    54|     0|     0|    34.72|     0.00|       0|       0|       0| 26.69%|          |         |
[05/14 01:32:53    147s] Info: violation cost 26.582834 (cap = 4.169442, tran = 22.413393, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:53    147s] |     1|     6|    -1.05|     4|     8|    -0.00|     0|     0|     0|     0|    34.67|     0.00|      46|      13|      25| 26.92%| 0:00:01.0|  1881.7M|
[05/14 01:32:53    147s] Info: violation cost 26.582834 (cap = 4.169442, tran = 22.413393, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:53    147s] |     1|     6|    -1.05|     4|     8|    -0.00|     0|     0|     0|     0|    34.67|     0.00|       0|       0|       0| 26.92%| 0:00:00.0|  1881.7M|
[05/14 01:32:53    147s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] ###############################################################################
[05/14 01:32:53    147s] #
[05/14 01:32:53    147s] #  Large fanout net report:  
[05/14 01:32:53    147s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:32:53    147s] #     - current density: 26.92
[05/14 01:32:53    147s] #
[05/14 01:32:53    147s] #  List of high fanout nets:
[05/14 01:32:53    147s] #
[05/14 01:32:53    147s] ###############################################################################
[05/14 01:32:53    147s] Bottom Preferred Layer:
[05/14 01:32:53    147s] +---------------+------------+----------+
[05/14 01:32:53    147s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:53    147s] +---------------+------------+----------+
[05/14 01:32:53    147s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:53    147s] +---------------+------------+----------+
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] =======================================================================
[05/14 01:32:53    147s]                 Reasons for remaining drv violations
[05/14 01:32:53    147s] =======================================================================
[05/14 01:32:53    147s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] MultiBuffering failure reasons
[05/14 01:32:53    147s] ------------------------------------------------
[05/14 01:32:53    147s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1881.7M) ***
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1881.7M, EPOCH TIME: 1747200773.110602
[05/14 01:32:53    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1874.7M, EPOCH TIME: 1747200773.119968
[05/14 01:32:53    147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1874.7M, EPOCH TIME: 1747200773.122443
[05/14 01:32:53    147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1874.7M, EPOCH TIME: 1747200773.123105
[05/14 01:32:53    147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1874.7M, EPOCH TIME: 1747200773.132417
[05/14 01:32:53    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.053, MEM:1874.7M, EPOCH TIME: 1747200773.185631
[05/14 01:32:53    147s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1874.7M, EPOCH TIME: 1747200773.185789
[05/14 01:32:53    147s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1874.7M, EPOCH TIME: 1747200773.185878
[05/14 01:32:53    147s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1874.7M, EPOCH TIME: 1747200773.186489
[05/14 01:32:53    147s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1874.7M, EPOCH TIME: 1747200773.186686
[05/14 01:32:53    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.064, MEM:1874.7M, EPOCH TIME: 1747200773.186842
[05/14 01:32:53    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.064, MEM:1874.7M, EPOCH TIME: 1747200773.186919
[05/14 01:32:53    147s] TDRefine: refinePlace mode is spiral
[05/14 01:32:53    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.10
[05/14 01:32:53    147s] OPERPROF: Starting RefinePlace at level 1, MEM:1874.7M, EPOCH TIME: 1747200773.187018
[05/14 01:32:53    147s] *** Starting refinePlace (0:02:28 mem=1874.7M) ***
[05/14 01:32:53    147s] Total net bbox length = 3.135e+04 (1.515e+04 1.620e+04) (ext = 1.651e+02)
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:53    147s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1874.7M, EPOCH TIME: 1747200773.192634
[05/14 01:32:53    147s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:32:53    147s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1874.7M, EPOCH TIME: 1747200773.194562
[05/14 01:32:53    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:32:53    147s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:53    147s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:53    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1874.7M, EPOCH TIME: 1747200773.198052
[05/14 01:32:53    147s] Starting refinePlace ...
[05/14 01:32:53    147s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:53    147s] One DDP V2 for no tweak run.
[05/14 01:32:53    147s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:53    147s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/14 01:32:53    147s] ** Cut row section cpu time 0:00:00.0.
[05/14 01:32:53    147s]    Spread Effort: high, pre-route mode, useDDP on.
[05/14 01:32:53    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1874.7MB) @(0:02:28 - 0:02:28).
[05/14 01:32:53    147s] Move report: preRPlace moves 25 insts, mean move: 0.40 um, max move: 1.71 um 
[05/14 01:32:53    147s] 	Max move on inst (postCTSdrvFE_OFC126_FE_DBTN0_n_232): (149.40, 67.64) --> (149.40, 65.93)
[05/14 01:32:53    147s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[05/14 01:32:53    147s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:32:53    147s] 
[05/14 01:32:53    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:32:53    147s] Move report: legalization moves 48 insts, mean move: 1.76 um, max move: 4.22 um spiral
[05/14 01:32:53    147s] 	Max move on inst (postCTSdrvFE_OFC102_FE_DBTN1_n_228): (117.40, 130.91) --> (118.20, 134.33)
[05/14 01:32:53    147s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:32:53    147s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:32:53    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1879.8MB) @(0:02:28 - 0:02:28).
[05/14 01:32:53    147s] Move report: Detail placement moves 71 insts, mean move: 1.33 um, max move: 4.22 um 
[05/14 01:32:53    147s] 	Max move on inst (postCTSdrvFE_OFC102_FE_DBTN1_n_228): (117.40, 130.91) --> (118.20, 134.33)
[05/14 01:32:53    147s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1879.8MB
[05/14 01:32:53    147s] Statistics of distance of Instance movement in refine placement:
[05/14 01:32:53    147s]   maximum (X+Y) =         4.22 um
[05/14 01:32:53    147s]   inst (postCTSdrvFE_OFC102_FE_DBTN1_n_228) with max move: (117.4, 130.91) -> (118.2, 134.33)
[05/14 01:32:53    147s]   mean    (X+Y) =         1.33 um
[05/14 01:32:53    147s] Summary Report:
[05/14 01:32:53    147s] Instances move: 71 (out of 2064 movable)
[05/14 01:32:53    147s] Instances flipped: 0
[05/14 01:32:53    147s] Mean displacement: 1.33 um
[05/14 01:32:53    147s] Max displacement: 4.22 um (Instance: postCTSdrvFE_OFC102_FE_DBTN1_n_228) (117.4, 130.91) -> (118.2, 134.33)
[05/14 01:32:53    147s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:32:53    147s] Total instances moved : 71
[05/14 01:32:53    147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.206, MEM:1879.8M, EPOCH TIME: 1747200773.404171
[05/14 01:32:53    147s] Total net bbox length = 3.139e+04 (1.515e+04 1.624e+04) (ext = 1.651e+02)
[05/14 01:32:53    147s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1879.8MB
[05/14 01:32:53    147s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1879.8MB) @(0:02:28 - 0:02:28).
[05/14 01:32:53    147s] *** Finished refinePlace (0:02:28 mem=1879.8M) ***
[05/14 01:32:53    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.10
[05/14 01:32:53    147s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.221, MEM:1879.8M, EPOCH TIME: 1747200773.407593
[05/14 01:32:53    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1879.8M, EPOCH TIME: 1747200773.423322
[05/14 01:32:53    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1876.8M, EPOCH TIME: 1747200773.449272
[05/14 01:32:53    147s] *** maximum move = 4.22 um ***
[05/14 01:32:53    147s] *** Finished re-routing un-routed nets (1876.8M) ***
[05/14 01:32:53    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1876.8M, EPOCH TIME: 1747200773.456232
[05/14 01:32:53    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1876.8M, EPOCH TIME: 1747200773.464005
[05/14 01:32:53    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1876.8M, EPOCH TIME: 1747200773.511074
[05/14 01:32:53    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1876.8M, EPOCH TIME: 1747200773.511220
[05/14 01:32:53    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1747200773.511300
[05/14 01:32:53    148s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1876.8M, EPOCH TIME: 1747200773.512038
[05/14 01:32:53    148s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1747200773.512258
[05/14 01:32:53    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.056, MEM:1876.8M, EPOCH TIME: 1747200773.512416
[05/14 01:32:53    148s] 
[05/14 01:32:53    148s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1876.8M) ***
[05/14 01:32:53    148s] Total-nets :: 2143, Stn-nets :: 96, ratio :: 4.4797 %, Total-len 38045.4, Stn-len 5958.23
[05/14 01:32:53    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1857.7M, EPOCH TIME: 1747200773.564772
[05/14 01:32:53    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.023, MEM:1790.7M, EPOCH TIME: 1747200773.587684
[05/14 01:32:53    148s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:32:53    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.12
[05/14 01:32:53    148s] *** DrvOpt #7 [finish] : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:02:28.1/0:05:07.0 (0.5), mem = 1790.7M
[05/14 01:32:53    148s] 
[05/14 01:32:53    148s] =============================================================================================
[05/14 01:32:53    148s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/14 01:32:53    148s] =============================================================================================
[05/14 01:32:53    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:53    148s] ---------------------------------------------------------------------------------------------
[05/14 01:32:53    148s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:32:53    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:53    148s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 01:32:53    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:53    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:53    148s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    0.9
[05/14 01:32:53    148s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:53    148s] [ OptEval                ]      4   0:00:00.3  (  16.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:53    148s] [ OptCommit              ]      4   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.4
[05/14 01:32:53    148s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:53    148s] [ IncrDelayCalc          ]     24   0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.2    0.9
[05/14 01:32:53    148s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:32:53    148s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.3
[05/14 01:32:53    148s] [ RefinePlace            ]      1   0:00:00.4  (  24.1 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:32:53    148s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:53    148s] [ MISC                   ]          0:00:00.4  (  24.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 01:32:53    148s] ---------------------------------------------------------------------------------------------
[05/14 01:32:53    148s]  DrvOpt #7 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[05/14 01:32:53    148s] ---------------------------------------------------------------------------------------------
[05/14 01:32:53    148s] 
[05/14 01:32:53    148s] End: GigaOpt DRV Optimization
[05/14 01:32:53    148s] GigaOpt: Cleaning up trial route
[05/14 01:32:53    148s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1790.7M, EPOCH TIME: 1747200773.590832
[05/14 01:32:53    148s] All LLGs are deleted
[05/14 01:32:53    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1790.7M, EPOCH TIME: 1747200773.590944
[05/14 01:32:53    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1790.7M, EPOCH TIME: 1747200773.591214
[05/14 01:32:53    148s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1790.7M, EPOCH TIME: 1747200773.591555
[05/14 01:32:53    148s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=1790.7M
[05/14 01:32:53    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=1790.7M
[05/14 01:32:53    148s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1790.72 MB )
[05/14 01:32:53    148s] (I)      ==================== Layers =====================
[05/14 01:32:53    148s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:53    148s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:32:53    148s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:53    148s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:32:53    148s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:32:53    148s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:53    148s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:32:53    148s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:32:53    148s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:32:53    148s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:32:53    148s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:32:53    148s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:32:53    148s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:32:53    148s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:32:53    148s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:32:53    148s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:32:53    148s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:32:53    148s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:32:53    148s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:32:53    148s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:32:53    148s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:32:53    148s] (I)      Started Import and model ( Curr Mem: 1790.72 MB )
[05/14 01:32:53    148s] (I)      Default pattern map key = mcs4_default.
[05/14 01:32:53    148s] (I)      == Non-default Options ==
[05/14 01:32:53    148s] (I)      Maximum routing layer                              : 11
[05/14 01:32:53    148s] (I)      Number of threads                                  : 1
[05/14 01:32:53    148s] (I)      Method to set GCell size                           : row
[05/14 01:32:53    148s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:32:53    148s] (I)      Use row-based GCell size
[05/14 01:32:53    148s] (I)      Use row-based GCell align
[05/14 01:32:53    148s] (I)      layer 0 area = 80000
[05/14 01:32:53    148s] (I)      layer 1 area = 80000
[05/14 01:32:53    148s] (I)      layer 2 area = 80000
[05/14 01:32:53    148s] (I)      layer 3 area = 80000
[05/14 01:32:53    148s] (I)      layer 4 area = 80000
[05/14 01:32:53    148s] (I)      layer 5 area = 80000
[05/14 01:32:53    148s] (I)      layer 6 area = 80000
[05/14 01:32:53    148s] (I)      layer 7 area = 80000
[05/14 01:32:53    148s] (I)      layer 8 area = 80000
[05/14 01:32:53    148s] (I)      layer 9 area = 400000
[05/14 01:32:53    148s] (I)      layer 10 area = 400000
[05/14 01:32:53    148s] (I)      GCell unit size   : 3420
[05/14 01:32:53    148s] (I)      GCell multiplier  : 1
[05/14 01:32:53    148s] (I)      GCell row height  : 3420
[05/14 01:32:53    148s] (I)      Actual row height : 3420
[05/14 01:32:53    148s] (I)      GCell align ref   : 5200 5320
[05/14 01:32:53    148s] [NR-eGR] Track table information for default rule: 
[05/14 01:32:53    148s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:32:53    148s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:32:53    148s] (I)      ================== Default via ===================
[05/14 01:32:53    148s] (I)      +----+------------------+------------------------+
[05/14 01:32:53    148s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:32:53    148s] (I)      +----+------------------+------------------------+
[05/14 01:32:53    148s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:32:53    148s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:32:53    148s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:32:53    148s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:32:53    148s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:32:53    148s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:32:53    148s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:32:53    148s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:32:53    148s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:32:53    148s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:32:53    148s] (I)      +----+------------------+------------------------+
[05/14 01:32:53    148s] [NR-eGR] Read 902 PG shapes
[05/14 01:32:53    148s] [NR-eGR] Read 0 clock shapes
[05/14 01:32:53    148s] [NR-eGR] Read 0 other shapes
[05/14 01:32:53    148s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:32:53    148s] [NR-eGR] #Instance Blockages : 0
[05/14 01:32:53    148s] [NR-eGR] #PG Blockages       : 902
[05/14 01:32:53    148s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:32:53    148s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:32:53    148s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:32:53    148s] [NR-eGR] #Other Blockages    : 0
[05/14 01:32:53    148s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:32:53    148s] [NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 794
[05/14 01:32:53    148s] [NR-eGR] Read 2143 nets ( ignored 63 )
[05/14 01:32:53    148s] (I)      early_global_route_priority property id does not exist.
[05/14 01:32:53    148s] (I)      Read Num Blocks=902  Num Prerouted Wires=794  Num CS=0
[05/14 01:32:53    148s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 349
[05/14 01:32:53    148s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 356
[05/14 01:32:53    148s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 87
[05/14 01:32:53    148s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:32:53    148s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:32:53    148s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:53    148s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:53    148s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:53    148s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:32:53    148s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:32:53    148s] (I)      Number of ignored nets                =     63
[05/14 01:32:53    148s] (I)      Number of connected nets              =      0
[05/14 01:32:53    148s] (I)      Number of fixed nets                  =     63.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:32:53    148s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:32:53    148s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:32:53    148s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:32:53    148s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/14 01:32:53    148s] (I)      Ndr track 0 does not exist
[05/14 01:32:53    148s] (I)      Ndr track 0 does not exist
[05/14 01:32:53    148s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:32:53    148s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:32:53    148s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:32:53    148s] (I)      Site width          :   400  (dbu)
[05/14 01:32:53    148s] (I)      Row height          :  3420  (dbu)
[05/14 01:32:53    148s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:32:53    148s] (I)      GCell width         :  3420  (dbu)
[05/14 01:32:53    148s] (I)      GCell height        :  3420  (dbu)
[05/14 01:32:53    148s] (I)      Grid                :   102   103    11
[05/14 01:32:53    148s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:32:53    148s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:32:53    148s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:32:53    148s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:32:53    148s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:32:53    148s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:32:53    148s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:32:53    148s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:32:53    148s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:32:53    148s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:32:53    148s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:32:53    148s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:32:53    148s] (I)      --------------------------------------------------------
[05/14 01:32:53    148s] 
[05/14 01:32:53    148s] [NR-eGR] ============ Routing rule table ============
[05/14 01:32:53    148s] [NR-eGR] Rule id: 0  Nets: 2074
[05/14 01:32:53    148s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:32:53    148s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:32:53    148s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:32:53    148s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:53    148s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:32:53    148s] [NR-eGR] Rule id: 1  Nets: 6
[05/14 01:32:53    148s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:32:53    148s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:32:53    148s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:32:53    148s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:32:53    148s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:32:53    148s] [NR-eGR] ========================================
[05/14 01:32:53    148s] [NR-eGR] 
[05/14 01:32:53    148s] (I)      =============== Blocked Tracks ===============
[05/14 01:32:53    148s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:53    148s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:32:53    148s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:53    148s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:32:53    148s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:32:53    148s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:32:53    148s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:32:53    148s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:32:53    148s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:32:53    148s] (I)      +-------+---------+----------+---------------+
[05/14 01:32:53    148s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1790.72 MB )
[05/14 01:32:53    148s] (I)      Reset routing kernel
[05/14 01:32:53    148s] (I)      Started Global Routing ( Curr Mem: 1790.72 MB )
[05/14 01:32:53    148s] (I)      totalPins=8060  totalGlobalPin=7942 (98.54%)
[05/14 01:32:53    148s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:32:53    148s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1a Route ============
[05/14 01:32:53    148s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1b Route ============
[05/14 01:32:53    148s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:32:53    148s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1c Route ============
[05/14 01:32:53    148s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1d Route ============
[05/14 01:32:53    148s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1e Route ============
[05/14 01:32:53    148s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:32:53    148s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1l Route ============
[05/14 01:32:53    148s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:32:53    148s] [NR-eGR] Layer group 2: route 2074 net(s) in layer range [2, 11]
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1a Route ============
[05/14 01:32:53    148s] (I)      Usage: 18667 = (9306 H, 9361 V) = (2.25% H, 2.37% V) = (1.591e+04um H, 1.601e+04um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1b Route ============
[05/14 01:32:53    148s] (I)      Usage: 18667 = (9306 H, 9361 V) = (2.25% H, 2.37% V) = (1.591e+04um H, 1.601e+04um V)
[05/14 01:32:53    148s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.192057e+04um
[05/14 01:32:53    148s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:32:53    148s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1c Route ============
[05/14 01:32:53    148s] (I)      Usage: 18667 = (9306 H, 9361 V) = (2.25% H, 2.37% V) = (1.591e+04um H, 1.601e+04um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1d Route ============
[05/14 01:32:53    148s] (I)      Usage: 18667 = (9306 H, 9361 V) = (2.25% H, 2.37% V) = (1.591e+04um H, 1.601e+04um V)
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1e Route ============
[05/14 01:32:53    148s] (I)      Usage: 18667 = (9306 H, 9361 V) = (2.25% H, 2.37% V) = (1.591e+04um H, 1.601e+04um V)
[05/14 01:32:53    148s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.192057e+04um
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] (I)      ============  Phase 1l Route ============
[05/14 01:32:53    148s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:32:53    148s] (I)      Layer  2:      89136     11192         0           0       88954    ( 0.00%) 
[05/14 01:32:53    148s] (I)      Layer  3:      93064     13192         0         873       92754    ( 0.93%) 
[05/14 01:32:53    148s] (I)      Layer  4:      89136      6322         0           0       88954    ( 0.00%) 
[05/14 01:32:53    148s] (I)      Layer  5:      93059       647         0         909       92718    ( 0.97%) 
[05/14 01:32:53    148s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 01:32:53    148s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:53    148s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:32:53    148s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:32:53    148s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:32:53    148s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:32:53    148s] (I)      Total:        801614     31353         0        3963      799392    ( 0.49%) 
[05/14 01:32:53    148s] (I)      
[05/14 01:32:53    148s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:32:53    148s] [NR-eGR]                        OverCon            
[05/14 01:32:53    148s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:32:53    148s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:32:53    148s] [NR-eGR] ----------------------------------------------
[05/14 01:32:53    148s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR] ----------------------------------------------
[05/14 01:32:53    148s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:32:53    148s] [NR-eGR] 
[05/14 01:32:53    148s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 1792.09 MB )
[05/14 01:32:53    148s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:32:53    148s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:32:53    148s] (I)      ============= Track Assignment ============
[05/14 01:32:53    148s] (I)      Started Track Assignment (1T) ( Curr Mem: 1792.09 MB )
[05/14 01:32:53    148s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:32:53    148s] (I)      Run Multi-thread track assignment
[05/14 01:32:53    148s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1792.09 MB )
[05/14 01:32:53    148s] (I)      Started Export ( Curr Mem: 1792.09 MB )
[05/14 01:32:53    148s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:32:53    148s] [NR-eGR] ------------------------------------
[05/14 01:32:53    148s] [NR-eGR]  Metal1   (1H)             0   8270 
[05/14 01:32:53    148s] [NR-eGR]  Metal2   (2V)         15071  11761 
[05/14 01:32:53    148s] [NR-eGR]  Metal3   (3H)         17581   1413 
[05/14 01:32:53    148s] [NR-eGR]  Metal4   (4V)          4832    180 
[05/14 01:32:53    148s] [NR-eGR]  Metal5   (5H)           865      4 
[05/14 01:32:53    148s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 01:32:53    148s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:32:53    148s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:32:53    148s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:32:53    148s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:32:53    148s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:32:53    148s] [NR-eGR] ------------------------------------
[05/14 01:32:53    148s] [NR-eGR]           Total        38349  21628 
[05/14 01:32:53    148s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:53    148s] [NR-eGR] Total half perimeter of net bounding box: 31392um
[05/14 01:32:53    148s] [NR-eGR] Total length: 38349um, number of vias: 21628
[05/14 01:32:53    148s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:53    148s] [NR-eGR] Total eGR-routed clock nets wire length: 2248um, number of vias: 2006
[05/14 01:32:53    148s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:32:53    148s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1774.09 MB )
[05/14 01:32:53    148s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.32 sec, Curr Mem: 1756.09 MB )
[05/14 01:32:53    148s] (I)      ====================================== Runtime Summary ======================================
[05/14 01:32:53    148s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 01:32:53    148s] (I)      ---------------------------------------------------------------------------------------------
[05/14 01:32:53    148s] (I)       Early Global Route kernel               100.00%  112.85 sec  113.17 sec  0.32 sec  0.27 sec 
[05/14 01:32:53    148s] (I)       +-Import and model                       17.20%  112.86 sec  112.92 sec  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)       | +-Create place DB                       4.24%  112.86 sec  112.87 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | +-Import place data                   4.17%  112.86 sec  112.87 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read instances and placement      1.14%  112.86 sec  112.87 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read nets                         2.87%  112.87 sec  112.87 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Create route DB                      10.01%  112.87 sec  112.91 sec  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)       | | +-Import route data (1T)              9.83%  112.88 sec  112.91 sec  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.92%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read routing blockages          0.00%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read instance blockages         0.30%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read PG blockages               0.08%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read clock blockages            0.01%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read other blockages            0.01%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read halo blockages             0.02%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Read boundary cut boxes         0.00%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read blackboxes                   0.01%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read prerouted                    0.20%  112.88 sec  112.89 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read unlegalized nets             0.16%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Read nets                         0.45%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Set up via pillars                0.01%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Initialize 3D grid graph          0.04%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Model blockage capacity           5.36%  112.89 sec  112.91 sec  0.02 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Initialize 3D capacity          5.01%  112.89 sec  112.90 sec  0.02 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Read aux data                         0.00%  112.91 sec  112.91 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | +-Others data preparation               0.13%  112.91 sec  112.91 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | +-Create route kernel                   2.31%  112.91 sec  112.92 sec  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       +-Global Routing                         27.75%  112.92 sec  113.00 sec  0.09 sec  0.07 sec 
[05/14 01:32:53    148s] (I)       | +-Initialization                        0.21%  112.92 sec  112.92 sec  0.00 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Net group 1                           2.60%  112.92 sec  112.93 sec  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Generate topology                   0.15%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1a                            0.52%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Pattern routing (1T)              0.45%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1b                            0.03%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1c                            0.01%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1d                            0.01%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1e                            0.20%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Route legalization                0.05%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Legalize Blockage Violations    0.01%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1l                            0.39%  112.92 sec  112.93 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | +-Layer assignment (1T)             0.33%  112.92 sec  112.93 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | +-Net group 2                          18.35%  112.93 sec  112.98 sec  0.06 sec  0.06 sec 
[05/14 01:32:53    148s] (I)       | | +-Generate topology                   1.24%  112.93 sec  112.93 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1a                            3.39%  112.93 sec  112.94 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | | +-Pattern routing (1T)              2.97%  112.93 sec  112.94 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | | +-Add via demand to 2D              0.23%  112.94 sec  112.94 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1b                            0.06%  112.95 sec  112.95 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1c                            0.01%  112.95 sec  112.95 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1d                            0.02%  112.95 sec  112.95 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1e                            0.34%  112.95 sec  112.95 sec  0.00 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | | | +-Route legalization                0.24%  112.95 sec  112.95 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | | | +-Legalize Blockage Violations    0.19%  112.95 sec  112.95 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | | +-Phase 1l                           10.87%  112.95 sec  112.98 sec  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)       | | | +-Layer assignment (1T)            10.29%  112.95 sec  112.98 sec  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)       | +-Clean cong LA                         0.00%  112.98 sec  112.98 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       +-Export 3D cong map                      1.95%  113.00 sec  113.01 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Export 2D cong map                    0.16%  113.01 sec  113.01 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       +-Extract Global 3D Wires                 0.25%  113.01 sec  113.01 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       +-Track Assignment (1T)                  15.79%  113.01 sec  113.06 sec  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)       | +-Initialization                        0.06%  113.01 sec  113.01 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | +-Track Assignment Kernel              15.32%  113.01 sec  113.06 sec  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)       | +-Free Memory                           0.00%  113.06 sec  113.06 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       +-Export                                 31.43%  113.06 sec  113.16 sec  0.10 sec  0.10 sec 
[05/14 01:32:53    148s] (I)       | +-Export DB wires                       7.57%  113.06 sec  113.09 sec  0.02 sec  0.02 sec 
[05/14 01:32:53    148s] (I)       | | +-Export all nets                     5.59%  113.06 sec  113.08 sec  0.02 sec  0.02 sec 
[05/14 01:32:53    148s] (I)       | | +-Set wire vias                       1.52%  113.08 sec  113.09 sec  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)       | +-Report wirelength                     3.63%  113.09 sec  113.10 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Update net boxes                      3.80%  113.10 sec  113.11 sec  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)       | +-Update timing                        16.10%  113.11 sec  113.16 sec  0.05 sec  0.06 sec 
[05/14 01:32:53    148s] (I)       +-Postprocess design                      2.05%  113.16 sec  113.17 sec  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)      ===================== Summary by functions =====================
[05/14 01:32:53    148s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:32:53    148s] (I)      ----------------------------------------------------------------
[05/14 01:32:53    148s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.27 sec 
[05/14 01:32:53    148s] (I)        1  Export                          31.43%  0.10 sec  0.10 sec 
[05/14 01:32:53    148s] (I)        1  Global Routing                  27.75%  0.09 sec  0.07 sec 
[05/14 01:32:53    148s] (I)        1  Import and model                17.20%  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)        1  Track Assignment (1T)           15.79%  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)        1  Postprocess design               2.05%  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        1  Export 3D cong map               1.95%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        1  Extract Global 3D Wires          0.25%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Net group 2                     18.35%  0.06 sec  0.06 sec 
[05/14 01:32:53    148s] (I)        2  Update timing                   16.10%  0.05 sec  0.06 sec 
[05/14 01:32:53    148s] (I)        2  Track Assignment Kernel         15.32%  0.05 sec  0.04 sec 
[05/14 01:32:53    148s] (I)        2  Create route DB                 10.01%  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)        2  Export DB wires                  7.57%  0.02 sec  0.02 sec 
[05/14 01:32:53    148s] (I)        2  Create place DB                  4.24%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        2  Update net boxes                 3.80%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        2  Report wirelength                3.63%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        2  Net group 1                      2.60%  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Create route kernel              2.31%  0.01 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Initialization                   0.28%  0.00 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1l                        11.26%  0.04 sec  0.03 sec 
[05/14 01:32:53    148s] (I)        3  Import route data (1T)           9.83%  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)        3  Export all nets                  5.59%  0.02 sec  0.02 sec 
[05/14 01:32:53    148s] (I)        3  Import place data                4.17%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1a                         3.91%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        3  Set wire vias                    1.52%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        3  Generate topology                1.38%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1e                         0.54%  0.00 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Layer assignment (1T)           10.62%  0.03 sec  0.03 sec 
[05/14 01:32:53    148s] (I)        4  Model blockage capacity          5.36%  0.02 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        4  Pattern routing (1T)             3.42%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        4  Read nets                        3.32%  0.01 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        4  Read instances and placement     1.14%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Read blockages ( Layer 2-11 )    0.92%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Route legalization               0.29%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Add via demand to 2D             0.23%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Read prerouted                   0.20%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Read unlegalized nets            0.16%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Initialize 3D capacity           5.01%  0.02 sec  0.01 sec 
[05/14 01:32:53    148s] (I)        5  Read instance blockages          0.30%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Legalize Blockage Violations     0.20%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:32:53    148s] GigaOpt: Cleaning up extraction
[05/14 01:32:53    148s] Extraction called for design 'mcs4' of instances=2132 and nets=2191 using extraction engine 'preRoute' .
[05/14 01:32:53    148s] PreRoute RC Extraction called for design mcs4.
[05/14 01:32:53    148s] RC Extraction called in multi-corner(2) mode.
[05/14 01:32:53    148s] RCMode: PreRoute
[05/14 01:32:53    148s]       RC Corner Indexes            0       1   
[05/14 01:32:53    148s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:32:53    148s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:53    148s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:53    148s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:32:53    148s] Shrink Factor                : 1.00000
[05/14 01:32:53    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:32:53    148s] Using Quantus QRC technology file ...
[05/14 01:32:53    148s] 
[05/14 01:32:53    148s] Trim Metal Layers:
[05/14 01:32:53    148s] LayerId::1 widthSet size::1
[05/14 01:32:53    148s] LayerId::2 widthSet size::1
[05/14 01:32:53    148s] LayerId::3 widthSet size::1
[05/14 01:32:53    148s] LayerId::4 widthSet size::1
[05/14 01:32:53    148s] LayerId::5 widthSet size::1
[05/14 01:32:53    148s] LayerId::6 widthSet size::1
[05/14 01:32:53    148s] LayerId::7 widthSet size::1
[05/14 01:32:53    148s] LayerId::8 widthSet size::1
[05/14 01:32:53    148s] LayerId::9 widthSet size::1
[05/14 01:32:53    148s] LayerId::10 widthSet size::1
[05/14 01:32:53    148s] LayerId::11 widthSet size::1
[05/14 01:32:53    148s] Updating RC grid for preRoute extraction ...
[05/14 01:32:53    148s] eee: pegSigSF::1.070000
[05/14 01:32:53    148s] Initializing multi-corner resistance tables ...
[05/14 01:32:54    148s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:32:54    148s] eee: l::2 avDens::0.128324 usedTrk::910.649092 availTrk::7096.500000 sigTrk::910.649092
[05/14 01:32:54    148s] eee: l::3 avDens::0.123314 usedTrk::1043.233597 availTrk::8460.000000 sigTrk::1043.233597
[05/14 01:32:54    148s] eee: l::4 avDens::0.038007 usedTrk::282.712428 availTrk::7438.500000 sigTrk::282.712428
[05/14 01:32:54    148s] eee: l::5 avDens::0.014618 usedTrk::51.310526 availTrk::3510.000000 sigTrk::51.310526
[05/14 01:32:54    148s] eee: l::6 avDens::0.017914 usedTrk::19.911111 availTrk::1111.500000 sigTrk::19.911111
[05/14 01:32:54    148s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:54    148s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:54    148s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:54    148s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:54    148s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:32:54    148s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:32:54    148s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.059638 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:32:54    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1756.086M)
[05/14 01:32:54    148s] GigaOpt: Cleaning up delay & timing
[05/14 01:32:54    148s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:32:54    148s] #################################################################################
[05/14 01:32:54    148s] # Design Stage: PreRoute
[05/14 01:32:54    148s] # Design Name: mcs4
[05/14 01:32:54    148s] # Design Mode: 45nm
[05/14 01:32:54    148s] # Analysis Mode: MMMC OCV 
[05/14 01:32:54    148s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:32:54    148s] # Signoff Settings: SI Off 
[05/14 01:32:54    148s] #################################################################################
[05/14 01:32:54    148s] Calculate early delays in OCV mode...
[05/14 01:32:54    148s] Calculate late delays in OCV mode...
[05/14 01:32:54    148s] Calculate early delays in OCV mode...
[05/14 01:32:54    148s] Calculate late delays in OCV mode...
[05/14 01:32:54    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 1764.4M, InitMEM = 1764.4M)
[05/14 01:32:54    148s] Start delay calculation (fullDC) (1 T). (MEM=1764.38)
[05/14 01:32:54    148s] End AAE Lib Interpolated Model. (MEM=1784.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:54    149s] Total number of fetched objects 2168
[05/14 01:32:55    149s] Total number of fetched objects 2168
[05/14 01:32:55    149s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:32:55    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:32:55    149s] End delay calculation. (MEM=1804.59 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:32:55    149s] End delay calculation (fullDC). (MEM=1804.59 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 01:32:55    149s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1804.6M) ***
[05/14 01:32:55    149s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/14 01:32:55    149s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/14 01:32:55    149s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:02:29.9/0:05:09.0 (0.5), mem = 1804.6M
[05/14 01:32:55    149s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:32:55    149s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:32:55    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.13
[05/14 01:32:55    149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:32:55    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1804.6M
[05/14 01:32:55    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1804.6M, EPOCH TIME: 1747200775.600470
[05/14 01:32:55    149s] z: 2, totalTracks: 1
[05/14 01:32:55    149s] z: 4, totalTracks: 1
[05/14 01:32:55    149s] z: 6, totalTracks: 1
[05/14 01:32:55    149s] z: 8, totalTracks: 1
[05/14 01:32:55    149s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:32:55    149s] All LLGs are deleted
[05/14 01:32:55    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1804.6M, EPOCH TIME: 1747200775.608831
[05/14 01:32:55    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1804.6M, EPOCH TIME: 1747200775.609528
[05/14 01:32:55    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1804.6M, EPOCH TIME: 1747200775.610417
[05/14 01:32:55    149s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1804.6M, EPOCH TIME: 1747200775.612695
[05/14 01:32:55    149s] Core basic site is CoreSite
[05/14 01:32:55    149s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1804.6M, EPOCH TIME: 1747200775.681846
[05/14 01:32:55    149s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.019, MEM:1804.6M, EPOCH TIME: 1747200775.700713
[05/14 01:32:55    149s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:32:55    149s] SiteArray: use 405,504 bytes
[05/14 01:32:55    149s] SiteArray: current memory after site array memory allocation 1804.6M
[05/14 01:32:55    149s] SiteArray: FP blocked sites are writable
[05/14 01:32:55    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:32:55    149s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1804.6M, EPOCH TIME: 1747200775.709115
[05/14 01:32:55    149s] Process 46034 wires and vias for routing blockage and capacity analysis
[05/14 01:32:55    149s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1804.6M, EPOCH TIME: 1747200775.731328
[05/14 01:32:55    149s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.123, MEM:1804.6M, EPOCH TIME: 1747200775.735850
[05/14 01:32:55    149s] 
[05/14 01:32:55    149s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:32:55    149s] 
[05/14 01:32:55    149s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:32:55    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.132, MEM:1804.6M, EPOCH TIME: 1747200775.742241
[05/14 01:32:55    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1804.6M, EPOCH TIME: 1747200775.742360
[05/14 01:32:55    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1804.6M, EPOCH TIME: 1747200775.742430
[05/14 01:32:55    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1804.6MB).
[05/14 01:32:55    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.142, MEM:1804.6M, EPOCH TIME: 1747200775.742954
[05/14 01:32:55    149s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:32:55    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1804.6M
[05/14 01:32:55    149s] ### Creating RouteCongInterface, started
[05/14 01:32:55    150s] 
[05/14 01:32:55    150s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:32:55    150s] 
[05/14 01:32:55    150s] #optDebug: {0, 1.000}
[05/14 01:32:55    150s] ### Creating RouteCongInterface, finished
[05/14 01:32:55    150s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:32:56    150s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1838.9M, EPOCH TIME: 1747200776.104430
[05/14 01:32:56    150s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1838.9M, EPOCH TIME: 1747200776.104721
[05/14 01:32:56    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:56    150s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:32:56    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:56    150s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:32:56    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:56    150s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:56    150s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%|          |         |
[05/14 01:32:56    150s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:32:56    150s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%| 0:00:00.0|  1875.0M|
[05/14 01:32:56    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] ###############################################################################
[05/14 01:32:56    150s] #
[05/14 01:32:56    150s] #  Large fanout net report:  
[05/14 01:32:56    150s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:32:56    150s] #     - current density: 26.92
[05/14 01:32:56    150s] #
[05/14 01:32:56    150s] #  List of high fanout nets:
[05/14 01:32:56    150s] #
[05/14 01:32:56    150s] ###############################################################################
[05/14 01:32:56    150s] Bottom Preferred Layer:
[05/14 01:32:56    150s] +---------------+------------+----------+
[05/14 01:32:56    150s] |     Layer     |    CLK     |   Rule   |
[05/14 01:32:56    150s] +---------------+------------+----------+
[05/14 01:32:56    150s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:32:56    150s] +---------------+------------+----------+
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] =======================================================================
[05/14 01:32:56    150s]                 Reasons for remaining drv violations
[05/14 01:32:56    150s] =======================================================================
[05/14 01:32:56    150s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] MultiBuffering failure reasons
[05/14 01:32:56    150s] ------------------------------------------------
[05/14 01:32:56    150s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1875.0M) ***
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] Total-nets :: 2143, Stn-nets :: 6, ratio :: 0.279981 %, Total-len 38349.5, Stn-len 611.08
[05/14 01:32:56    150s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1855.9M, EPOCH TIME: 1747200776.271694
[05/14 01:32:56    150s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1794.9M, EPOCH TIME: 1747200776.289381
[05/14 01:32:56    150s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:32:56    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.13
[05/14 01:32:56    150s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:02:30.5/0:05:09.7 (0.5), mem = 1794.9M
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] =============================================================================================
[05/14 01:32:56    150s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/14 01:32:56    150s] =============================================================================================
[05/14 01:32:56    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:56    150s] ---------------------------------------------------------------------------------------------
[05/14 01:32:56    150s] [ SlackTraversorInit     ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:32:56    150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:56    150s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  22.2 % )     0:00:00.2 /  0:00:00.1    0.8
[05/14 01:32:56    150s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.7
[05/14 01:32:56    150s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:56    150s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:32:56    150s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:56    150s] [ OptEval                ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:32:56    150s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:56    150s] [ DrvFindVioNets         ]      2   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:32:56    150s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:56    150s] [ MISC                   ]          0:00:00.4  (  56.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:32:56    150s] ---------------------------------------------------------------------------------------------
[05/14 01:32:56    150s]  DrvOpt #8 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/14 01:32:56    150s] ---------------------------------------------------------------------------------------------
[05/14 01:32:56    150s] 
[05/14 01:32:56    150s] End: GigaOpt DRV Optimization (small scale fixing)
[05/14 01:32:56    150s] GigaOpt: Cleaning up delay & timing
[05/14 01:32:56    150s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 01:32:56    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1794.9M, EPOCH TIME: 1747200776.305723
[05/14 01:32:56    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1794.9M, EPOCH TIME: 1747200776.347314
[05/14 01:32:56    150s] 
------------------------------------------------------------------
     Summary (cpu=0.11min real=0.13min mem=1794.9M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.664  | 44.372  | 34.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:32:56    150s] Density: 26.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1531.9M, totSessionCpu=0:02:31 **
[05/14 01:32:56    150s] Reported timing to dir ./timingReports
[05/14 01:32:56    150s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1531.9M, totSessionCpu=0:02:31 **
[05/14 01:32:56    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1795.1M, EPOCH TIME: 1747200776.597404
[05/14 01:32:56    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.065, MEM:1795.1M, EPOCH TIME: 1747200776.662315
[05/14 01:32:59    151s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.664  | 44.372  | 34.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1531.9M, totSessionCpu=0:02:31 **
[05/14 01:32:59    151s] 
[05/14 01:32:59    151s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:32:59    151s] Deleting Lib Analyzer.
[05/14 01:32:59    151s] 
[05/14 01:32:59    151s] TimeStamp Deleting Cell Server End ...
[05/14 01:32:59    151s] *** Finished optDesign ***
[05/14 01:32:59    151s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:32:59    151s] Info: Destroy the CCOpt slew target map.
[05/14 01:32:59    151s] clean pInstBBox. size 0
[05/14 01:32:59    151s] All LLGs are deleted
[05/14 01:32:59    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1795.3M, EPOCH TIME: 1747200779.547994
[05/14 01:32:59    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1795.3M, EPOCH TIME: 1747200779.551298
[05/14 01:32:59    151s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:32:59    151s] *** optDesign #1 [finish] : cpu/real = 0:00:09.7/0:00:13.2 (0.7), totSession cpu/real = 0:02:31.5/0:05:13.0 (0.5), mem = 1795.3M
[05/14 01:32:59    151s] 
[05/14 01:32:59    151s] =============================================================================================
[05/14 01:32:59    151s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/14 01:32:59    151s] =============================================================================================
[05/14 01:32:59    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:32:59    151s] ---------------------------------------------------------------------------------------------
[05/14 01:32:59    151s] [ InitOpt                ]      1   0:00:01.8  (  13.8 % )     0:00:02.1 /  0:00:02.0    0.9
[05/14 01:32:59    151s] [ DrvOpt                 ]      4   0:00:05.1  (  38.8 % )     0:00:05.6 /  0:00:04.7    0.8
[05/14 01:32:59    151s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:32:59    151s] [ OptSummaryReport       ]      3   0:00:00.3  (   1.9 % )     0:00:03.4 /  0:00:01.2    0.4
[05/14 01:32:59    151s] [ DrvReport              ]      3   0:00:02.4  (  17.8 % )     0:00:02.4 /  0:00:00.3    0.1
[05/14 01:32:59    151s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:32:59    151s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:32:59    151s] [ RefinePlace            ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:32:59    151s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:59    151s] [ ExtractRC              ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.7
[05/14 01:32:59    151s] [ TimingUpdate           ]      5   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:32:59    151s] [ FullDelayCalc          ]      1   0:00:01.0  (   7.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/14 01:32:59    151s] [ TimingReport           ]      3   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 01:32:59    151s] [ GenerateReports        ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:32:59    151s] [ MISC                   ]          0:00:00.8  (   6.1 % )     0:00:00.8 /  0:00:00.6    0.7
[05/14 01:32:59    151s] ---------------------------------------------------------------------------------------------
[05/14 01:32:59    151s]  optDesign #1 TOTAL                 0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:09.7    0.7
[05/14 01:32:59    151s] ---------------------------------------------------------------------------------------------
[05/14 01:32:59    151s] 
[05/14 01:32:59    151s] # timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/14 01:32:59    151s] *** timeDesign #5 [begin] : totSession cpu/real = 0:02:31.5/0:05:13.0 (0.5), mem = 1795.3M
[05/14 01:32:59    151s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1700.3M, EPOCH TIME: 1747200779.580079
[05/14 01:32:59    151s] All LLGs are deleted
[05/14 01:32:59    151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1700.3M, EPOCH TIME: 1747200779.580210
[05/14 01:32:59    151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1700.3M, EPOCH TIME: 1747200779.580306
[05/14 01:32:59    151s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1700.3M, EPOCH TIME: 1747200779.580481
[05/14 01:32:59    151s] Start to check current routing status for nets...
[05/14 01:32:59    151s] All nets are already routed correctly.
[05/14 01:32:59    151s] End to check current routing status for nets (mem=1700.3M)
[05/14 01:32:59    151s] Effort level <high> specified for reg2reg path_group
[05/14 01:32:59    151s] All LLGs are deleted
[05/14 01:32:59    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1702.3M, EPOCH TIME: 1747200779.729869
[05/14 01:32:59    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:1702.3M, EPOCH TIME: 1747200779.733200
[05/14 01:32:59    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1702.3M, EPOCH TIME: 1747200779.733942
[05/14 01:32:59    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1702.3M, EPOCH TIME: 1747200779.737771
[05/14 01:32:59    151s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1702.3M, EPOCH TIME: 1747200779.764127
[05/14 01:32:59    151s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1702.3M, EPOCH TIME: 1747200779.764638
[05/14 01:32:59    151s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1702.3M, EPOCH TIME: 1747200779.769843
[05/14 01:32:59    151s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1702.3M, EPOCH TIME: 1747200779.772124
[05/14 01:32:59    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:1702.3M, EPOCH TIME: 1747200779.776426
[05/14 01:32:59    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.046, MEM:1702.3M, EPOCH TIME: 1747200779.779475
[05/14 01:32:59    151s] All LLGs are deleted
[05/14 01:32:59    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1702.3M, EPOCH TIME: 1747200779.785437
[05/14 01:32:59    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1702.3M, EPOCH TIME: 1747200779.785912
[05/14 01:33:02    152s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.664  | 44.372  | 34.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:02    152s] Density: 26.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:33:02    152s] Total CPU time: 0.8 sec
[05/14 01:33:02    152s] Total Real time: 3.0 sec
[05/14 01:33:02    152s] Total Memory Usage: 1700.433594 Mbytes
[05/14 01:33:02    152s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:33:02    152s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.8/0:00:02.8 (0.3), totSession cpu/real = 0:02:32.3/0:05:15.8 (0.5), mem = 1700.4M
[05/14 01:33:02    152s] 
[05/14 01:33:02    152s] =============================================================================================
[05/14 01:33:02    152s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/14 01:33:02    152s] =============================================================================================
[05/14 01:33:02    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:02    152s] ---------------------------------------------------------------------------------------------
[05/14 01:33:02    152s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:02    152s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:02.5 /  0:00:00.7    0.3
[05/14 01:33:02    152s] [ DrvReport              ]      1   0:00:01.9  (  69.4 % )     0:00:01.9 /  0:00:00.1    0.1
[05/14 01:33:02    152s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:02    152s] [ TimingReport           ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:02    152s] [ GenerateReports        ]      1   0:00:00.4  (  13.3 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 01:33:02    152s] [ MISC                   ]          0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 01:33:02    152s] ---------------------------------------------------------------------------------------------
[05/14 01:33:02    152s]  timeDesign #5 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:00.8    0.3
[05/14 01:33:02    152s] ---------------------------------------------------------------------------------------------
[05/14 01:33:02    152s] 
[05/14 01:33:02    152s] # timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/14 01:33:02    152s] *** timeDesign #6 [begin] : totSession cpu/real = 0:02:32.3/0:05:15.8 (0.5), mem = 1700.4M
[05/14 01:33:02    152s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1664.4M, EPOCH TIME: 1747200782.449712
[05/14 01:33:02    152s] All LLGs are deleted
[05/14 01:33:02    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1664.4M, EPOCH TIME: 1747200782.449895
[05/14 01:33:02    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1747200782.449995
[05/14 01:33:02    152s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1664.4M, EPOCH TIME: 1747200782.450216
[05/14 01:33:02    152s] Start to check current routing status for nets...
[05/14 01:33:02    152s] All nets are already routed correctly.
[05/14 01:33:02    152s] End to check current routing status for nets (mem=1664.4M)
[05/14 01:33:02    152s] Effort level <high> specified for reg2reg path_group
[05/14 01:33:02    152s] All LLGs are deleted
[05/14 01:33:02    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1676.7M, EPOCH TIME: 1747200782.716769
[05/14 01:33:02    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1676.7M, EPOCH TIME: 1747200782.717274
[05/14 01:33:02    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1676.7M, EPOCH TIME: 1747200782.717950
[05/14 01:33:02    152s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1676.7M, EPOCH TIME: 1747200782.719370
[05/14 01:33:02    152s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1676.7M, EPOCH TIME: 1747200782.767284
[05/14 01:33:02    152s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1676.7M, EPOCH TIME: 1747200782.767988
[05/14 01:33:02    152s] Fast DP-INIT is on for default
[05/14 01:33:02    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.057, MEM:1676.7M, EPOCH TIME: 1747200782.776563
[05/14 01:33:02    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.062, MEM:1676.7M, EPOCH TIME: 1747200782.779485
[05/14 01:33:02    152s] All LLGs are deleted
[05/14 01:33:02    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1676.7M, EPOCH TIME: 1747200782.786420
[05/14 01:33:02    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1676.7M, EPOCH TIME: 1747200782.787092
[05/14 01:33:02    152s] Starting delay calculation for Hold views
[05/14 01:33:02    152s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:02    152s] #################################################################################
[05/14 01:33:02    152s] # Design Stage: PreRoute
[05/14 01:33:02    152s] # Design Name: mcs4
[05/14 01:33:02    152s] # Design Mode: 45nm
[05/14 01:33:02    152s] # Analysis Mode: MMMC OCV 
[05/14 01:33:02    152s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:02    152s] # Signoff Settings: SI Off 
[05/14 01:33:02    152s] #################################################################################
[05/14 01:33:02    152s] Calculate late delays in OCV mode...
[05/14 01:33:02    152s] Calculate early delays in OCV mode...
[05/14 01:33:02    152s] Calculate late delays in OCV mode...
[05/14 01:33:02    152s] Calculate early delays in OCV mode...
[05/14 01:33:02    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 1674.7M, InitMEM = 1674.7M)
[05/14 01:33:02    152s] Start delay calculation (fullDC) (1 T). (MEM=1674.72)
[05/14 01:33:02    152s] End AAE Lib Interpolated Model. (MEM=1694.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:03    153s] Total number of fetched objects 2168
[05/14 01:33:03    153s] Total number of fetched objects 2168
[05/14 01:33:03    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:03    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:03    153s] End delay calculation. (MEM=1715.68 CPU=0:00:00.8 REAL=0:00:00.0)
[05/14 01:33:03    153s] End delay calculation (fullDC). (MEM=1715.68 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 01:33:03    153s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1715.7M) ***
[05/14 01:33:04    153s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:02:34 mem=1715.7M)
[05/14 01:33:04    154s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.958  | -0.958  |  2.361  |
|           TNS (ns):| -1585.4 | -1585.4 |  0.000  |
|    Violating Paths:|  1793   |  1793   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:04    154s] Density: 26.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:33:04    154s] Total CPU time: 1.85 sec
[05/14 01:33:04    154s] Total Real time: 2.0 sec
[05/14 01:33:04    154s] Total Memory Usage: 1634.664062 Mbytes
[05/14 01:33:04    154s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.8/0:00:02.1 (0.9), totSession cpu/real = 0:02:34.1/0:05:17.9 (0.5), mem = 1634.7M
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] =============================================================================================
[05/14 01:33:04    154s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/14 01:33:04    154s] =============================================================================================
[05/14 01:33:04    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:04    154s] ---------------------------------------------------------------------------------------------
[05/14 01:33:04    154s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:04    154s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.9 % )     0:00:01.7 /  0:00:01.5    0.9
[05/14 01:33:04    154s] [ TimingUpdate           ]      1   0:00:00.1  (   5.5 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 01:33:04    154s] [ FullDelayCalc          ]      1   0:00:01.2  (  54.3 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 01:33:04    154s] [ TimingReport           ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:04    154s] [ GenerateReports        ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:33:04    154s] [ MISC                   ]          0:00:00.4  (  20.4 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:33:04    154s] ---------------------------------------------------------------------------------------------
[05/14 01:33:04    154s]  timeDesign #6 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.8    0.9
[05/14 01:33:04    154s] ---------------------------------------------------------------------------------------------
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] # puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
[05/14 01:33:04    154s] # optDesign -postCTS
<CMD> optDesign -postCTS
[05/14 01:33:04    154s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1369.7M, totSessionCpu=0:02:34 **
[05/14 01:33:04    154s] Info: 1 threads available for lower-level modules during optimization.
[05/14 01:33:04    154s] GigaOpt running with 1 threads.
[05/14 01:33:04    154s] **INFO: User settings:
[05/14 01:33:04    154s] setDesignMode -process                              45
[05/14 01:33:04    154s] setExtractRCMode -coupling_c_th                     0.1
[05/14 01:33:04    154s] setExtractRCMode -engine                            preRoute
[05/14 01:33:04    154s] setExtractRCMode -relative_c_th                     1
[05/14 01:33:04    154s] setExtractRCMode -total_c_th                        0
[05/14 01:33:04    154s] setUsefulSkewMode -ecoRoute                         false
[05/14 01:33:04    154s] setDelayCalMode -enable_high_fanout                 true
[05/14 01:33:04    154s] setDelayCalMode -engine                             aae
[05/14 01:33:04    154s] setDelayCalMode -ignoreNetLoad                      false
[05/14 01:33:04    154s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 01:33:04    154s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 01:33:04    154s] setOptMode -addInstancePrefix                       postCTSsetup
[05/14 01:33:04    154s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 01:33:04    154s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 01:33:04    154s] setOptMode -drcMargin                               0
[05/14 01:33:04    154s] setOptMode -fixDrc                                  true
[05/14 01:33:04    154s] setOptMode -fixFanoutLoad                           true
[05/14 01:33:04    154s] setOptMode -preserveAllSequential                   false
[05/14 01:33:04    154s] setOptMode -setupTargetSlack                        0
[05/14 01:33:04    154s] setPlaceMode -honorSoftBlockage                     true
[05/14 01:33:04    154s] setPlaceMode -place_design_floorplan_mode           false
[05/14 01:33:04    154s] setPlaceMode -place_detail_check_route              true
[05/14 01:33:04    154s] setPlaceMode -place_detail_preserve_routing         true
[05/14 01:33:04    154s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 01:33:04    154s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 01:33:04    154s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 01:33:04    154s] setPlaceMode -place_global_cong_effort              high
[05/14 01:33:04    154s] setPlaceMode -place_global_ignore_scan              true
[05/14 01:33:04    154s] setPlaceMode -place_global_ignore_spare             false
[05/14 01:33:04    154s] setPlaceMode -place_global_module_aware_spare       false
[05/14 01:33:04    154s] setPlaceMode -place_global_place_io_pins            true
[05/14 01:33:04    154s] setPlaceMode -place_global_reorder_scan             true
[05/14 01:33:04    154s] setPlaceMode -powerDriven                           false
[05/14 01:33:04    154s] setPlaceMode -timingDriven                          true
[05/14 01:33:04    154s] setAnalysisMode -analysisType                       onChipVariation
[05/14 01:33:04    154s] setAnalysisMode -checkType                          setup
[05/14 01:33:04    154s] setAnalysisMode -clkSrcPath                         true
[05/14 01:33:04    154s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 01:33:04    154s] setAnalysisMode -skew                               true
[05/14 01:33:04    154s] setAnalysisMode -virtualIPO                         false
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:04    154s] Summary for sequential cells identification: 
[05/14 01:33:04    154s]   Identified SBFF number: 104
[05/14 01:33:04    154s]   Identified MBFF number: 16
[05/14 01:33:04    154s]   Identified SB Latch number: 0
[05/14 01:33:04    154s]   Identified MB Latch number: 0
[05/14 01:33:04    154s]   Not identified SBFF number: 16
[05/14 01:33:04    154s]   Not identified MBFF number: 0
[05/14 01:33:04    154s]   Not identified SB Latch number: 0
[05/14 01:33:04    154s]   Not identified MB Latch number: 0
[05/14 01:33:04    154s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:04    154s]  Visiting view : AnalysisView_WC
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:04    154s]  Visiting view : AnalysisView_BC
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:04    154s]  Visiting view : AnalysisView_WC
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:04    154s]  Visiting view : AnalysisView_BC
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:04    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:04    154s] TLC MultiMap info (StdDelay):
[05/14 01:33:04    154s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:04    154s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:04    154s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:04    154s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:04    154s]  Setting StdDelay to: 38ps
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:04    154s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 01:33:04    154s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:34.3/0:05:18.1 (0.5), mem = 1649.0M
[05/14 01:33:04    154s] *** InitOpt #3 [begin] : totSession cpu/real = 0:02:34.3/0:05:18.1 (0.5), mem = 1649.0M
[05/14 01:33:04    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:1649.0M, EPOCH TIME: 1747200784.679408
[05/14 01:33:04    154s] z: 2, totalTracks: 1
[05/14 01:33:04    154s] z: 4, totalTracks: 1
[05/14 01:33:04    154s] z: 6, totalTracks: 1
[05/14 01:33:04    154s] z: 8, totalTracks: 1
[05/14 01:33:04    154s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:04    154s] All LLGs are deleted
[05/14 01:33:04    154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.0M, EPOCH TIME: 1747200784.683964
[05/14 01:33:04    154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1649.0M, EPOCH TIME: 1747200784.684441
[05/14 01:33:04    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1649.0M, EPOCH TIME: 1747200784.685257
[05/14 01:33:04    154s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1649.0M, EPOCH TIME: 1747200784.689739
[05/14 01:33:04    154s] Core basic site is CoreSite
[05/14 01:33:04    154s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1649.0M, EPOCH TIME: 1747200784.723921
[05/14 01:33:04    154s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.016, MEM:1649.0M, EPOCH TIME: 1747200784.739839
[05/14 01:33:04    154s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:33:04    154s] SiteArray: use 405,504 bytes
[05/14 01:33:04    154s] SiteArray: current memory after site array memory allocation 1649.0M
[05/14 01:33:04    154s] SiteArray: FP blocked sites are writable
[05/14 01:33:04    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:33:04    154s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1649.0M, EPOCH TIME: 1747200784.749055
[05/14 01:33:04    154s] Process 46034 wires and vias for routing blockage and capacity analysis
[05/14 01:33:04    154s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.032, MEM:1649.0M, EPOCH TIME: 1747200784.780596
[05/14 01:33:04    154s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.095, MEM:1649.0M, EPOCH TIME: 1747200784.785117
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:04    154s] OPERPROF:     Starting CMU at level 3, MEM:1649.0M, EPOCH TIME: 1747200784.789100
[05/14 01:33:04    154s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1649.0M, EPOCH TIME: 1747200784.793059
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:33:04    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.111, MEM:1649.0M, EPOCH TIME: 1747200784.795941
[05/14 01:33:04    154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1649.0M, EPOCH TIME: 1747200784.796035
[05/14 01:33:04    154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1649.0M, EPOCH TIME: 1747200784.796103
[05/14 01:33:04    154s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1649.0MB).
[05/14 01:33:04    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.121, MEM:1649.0M, EPOCH TIME: 1747200784.800425
[05/14 01:33:04    154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1649.0M, EPOCH TIME: 1747200784.800746
[05/14 01:33:04    154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1645.0M, EPOCH TIME: 1747200784.812313
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] Creating Lib Analyzer ...
[05/14 01:33:04    154s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:33:04    154s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:33:04    154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:04    154s] 
[05/14 01:33:04    154s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:05    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=1669.0M
[05/14 01:33:05    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=1669.0M
[05/14 01:33:05    155s] Creating Lib Analyzer, finished. 
[05/14 01:33:05    155s] Effort level <high> specified for reg2reg path_group
[05/14 01:33:05    155s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1401.9M, totSessionCpu=0:02:35 **
[05/14 01:33:05    155s] *** optDesign -postCTS ***
[05/14 01:33:05    155s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 01:33:05    155s] Hold Target Slack: user slack 0
[05/14 01:33:05    155s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 01:33:05    155s] setUsefulSkewMode -ecoRoute false
[05/14 01:33:05    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1671.0M, EPOCH TIME: 1747200785.887811
[05/14 01:33:05    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.044, MEM:1671.0M, EPOCH TIME: 1747200785.931959
[05/14 01:33:05    155s] Multi-VT timing optimization disabled based on library information.
[05/14 01:33:05    155s] 
[05/14 01:33:05    155s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:05    155s] Deleting Lib Analyzer.
[05/14 01:33:05    155s] 
[05/14 01:33:05    155s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:05    155s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:33:05    155s] 
[05/14 01:33:05    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:05    155s] Summary for sequential cells identification: 
[05/14 01:33:05    155s]   Identified SBFF number: 104
[05/14 01:33:05    155s]   Identified MBFF number: 16
[05/14 01:33:05    155s]   Identified SB Latch number: 0
[05/14 01:33:05    155s]   Identified MB Latch number: 0
[05/14 01:33:05    155s]   Not identified SBFF number: 16
[05/14 01:33:05    155s]   Not identified MBFF number: 0
[05/14 01:33:05    155s]   Not identified SB Latch number: 0
[05/14 01:33:05    155s]   Not identified MB Latch number: 0
[05/14 01:33:05    155s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:05    155s]  Visiting view : AnalysisView_WC
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:05    155s]  Visiting view : AnalysisView_BC
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:05    155s]  Visiting view : AnalysisView_WC
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:05    155s]  Visiting view : AnalysisView_BC
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:05    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:05    155s] TLC MultiMap info (StdDelay):
[05/14 01:33:05    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:05    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:05    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:05    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:05    155s]  Setting StdDelay to: 38ps
[05/14 01:33:05    155s] 
[05/14 01:33:05    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:06    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1671.0M, EPOCH TIME: 1747200786.059439
[05/14 01:33:06    155s] All LLGs are deleted
[05/14 01:33:06    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1671.0M, EPOCH TIME: 1747200786.059763
[05/14 01:33:06    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1671.0M, EPOCH TIME: 1747200786.059919
[05/14 01:33:06    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1663.0M, EPOCH TIME: 1747200786.061061
[05/14 01:33:06    155s] Start to check current routing status for nets...
[05/14 01:33:06    155s] All nets are already routed correctly.
[05/14 01:33:06    155s] End to check current routing status for nets (mem=1663.0M)
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] Creating Lib Analyzer ...
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:06    155s] Summary for sequential cells identification: 
[05/14 01:33:06    155s]   Identified SBFF number: 104
[05/14 01:33:06    155s]   Identified MBFF number: 16
[05/14 01:33:06    155s]   Identified SB Latch number: 0
[05/14 01:33:06    155s]   Identified MB Latch number: 0
[05/14 01:33:06    155s]   Not identified SBFF number: 16
[05/14 01:33:06    155s]   Not identified MBFF number: 0
[05/14 01:33:06    155s]   Not identified SB Latch number: 0
[05/14 01:33:06    155s]   Not identified MB Latch number: 0
[05/14 01:33:06    155s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:06    155s]  Visiting view : AnalysisView_WC
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:06    155s]  Visiting view : AnalysisView_BC
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:06    155s]  Visiting view : AnalysisView_WC
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:06    155s]  Visiting view : AnalysisView_BC
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:33:06    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:06    155s] TLC MultiMap info (StdDelay):
[05/14 01:33:06    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:06    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 01:33:06    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:06    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 01:33:06    155s]  Setting StdDelay to: 41.7ps
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:06    155s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:33:06    155s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:33:06    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:06    155s] 
[05/14 01:33:06    155s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:07    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=1673.0M
[05/14 01:33:07    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=1673.0M
[05/14 01:33:07    156s] Creating Lib Analyzer, finished. 
[05/14 01:33:07    156s] #optDebug: Start CG creation (mem=1701.6M)
[05/14 01:33:07    156s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/14 01:33:07    156s] (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgPrt (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgEgp (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgPbk (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgNrb(cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgObs (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgCon (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s]  ...processing cgPdm (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1893.8M)
[05/14 01:33:07    156s] Compute RC Scale Done ...
[05/14 01:33:07    156s] All LLGs are deleted
[05/14 01:33:07    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1884.3M, EPOCH TIME: 1747200787.415219
[05/14 01:33:07    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1884.3M, EPOCH TIME: 1747200787.415658
[05/14 01:33:07    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1884.3M, EPOCH TIME: 1747200787.416263
[05/14 01:33:07    156s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1884.3M, EPOCH TIME: 1747200787.420086
[05/14 01:33:07    156s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1884.3M, EPOCH TIME: 1747200787.461529
[05/14 01:33:07    156s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1884.3M, EPOCH TIME: 1747200787.462287
[05/14 01:33:07    156s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1884.3M, EPOCH TIME: 1747200787.468007
[05/14 01:33:07    156s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1884.3M, EPOCH TIME: 1747200787.469982
[05/14 01:33:07    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.054, MEM:1884.3M, EPOCH TIME: 1747200787.474056
[05/14 01:33:07    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.062, MEM:1884.3M, EPOCH TIME: 1747200787.478717
[05/14 01:33:07    156s] Starting delay calculation for Setup views
[05/14 01:33:07    156s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:07    156s] #################################################################################
[05/14 01:33:07    156s] # Design Stage: PreRoute
[05/14 01:33:07    156s] # Design Name: mcs4
[05/14 01:33:07    156s] # Design Mode: 45nm
[05/14 01:33:07    156s] # Analysis Mode: MMMC OCV 
[05/14 01:33:07    156s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:07    156s] # Signoff Settings: SI Off 
[05/14 01:33:07    156s] #################################################################################
[05/14 01:33:07    156s] Calculate early delays in OCV mode...
[05/14 01:33:07    156s] Calculate late delays in OCV mode...
[05/14 01:33:07    156s] Calculate early delays in OCV mode...
[05/14 01:33:07    156s] Calculate late delays in OCV mode...
[05/14 01:33:07    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 1882.3M, InitMEM = 1882.3M)
[05/14 01:33:07    156s] Start delay calculation (fullDC) (1 T). (MEM=1882.27)
[05/14 01:33:07    156s] End AAE Lib Interpolated Model. (MEM=1902.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:08    157s] Total number of fetched objects 2168
[05/14 01:33:08    157s] Total number of fetched objects 2168
[05/14 01:33:08    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:08    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:08    157s] End delay calculation. (MEM=1882.27 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 01:33:08    157s] End delay calculation (fullDC). (MEM=1882.27 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:08    157s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1882.3M) ***
[05/14 01:33:08    157s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:38 mem=1882.3M)
[05/14 01:33:08    158s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.664  | 44.372  | 34.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.923%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1539.8M, totSessionCpu=0:02:38 **
[05/14 01:33:08    158s] *** InitOpt #3 [finish] : cpu/real = 0:00:03.8/0:00:04.1 (0.9), totSession cpu/real = 0:02:38.1/0:05:22.2 (0.5), mem = 1798.5M
[05/14 01:33:08    158s] 
[05/14 01:33:08    158s] =============================================================================================
[05/14 01:33:08    158s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/14 01:33:08    158s] =============================================================================================
[05/14 01:33:08    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:08    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:08    158s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:08    158s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:01.4 /  0:00:01.3    0.9
[05/14 01:33:08    158s] [ DrvReport              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:08    158s] [ CellServerInit         ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 01:33:08    158s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  47.9 % )     0:00:02.0 /  0:00:01.8    0.9
[05/14 01:33:08    158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:08    158s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:33:08    158s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:08    158s] [ TimingUpdate           ]      1   0:00:00.1  (   1.9 % )     0:00:01.1 /  0:00:01.1    0.9
[05/14 01:33:08    158s] [ FullDelayCalc          ]      1   0:00:01.1  (  25.7 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 01:33:08    158s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:08    158s] [ MISC                   ]          0:00:00.5  (  12.5 % )     0:00:00.5 /  0:00:00.5    0.9
[05/14 01:33:08    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:08    158s]  InitOpt #3 TOTAL                   0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.8    0.9
[05/14 01:33:08    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:08    158s] 
[05/14 01:33:08    158s] ** INFO : this run is activating low effort ccoptDesign flow
[05/14 01:33:08    158s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:08    158s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:08    158s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.5M, EPOCH TIME: 1747200788.781056
[05/14 01:33:08    158s] z: 2, totalTracks: 1
[05/14 01:33:08    158s] z: 4, totalTracks: 1
[05/14 01:33:08    158s] z: 6, totalTracks: 1
[05/14 01:33:08    158s] z: 8, totalTracks: 1
[05/14 01:33:08    158s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:08    158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.5M, EPOCH TIME: 1747200788.788733
[05/14 01:33:08    158s] 
[05/14 01:33:08    158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:08    158s] 
[05/14 01:33:08    158s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:08    158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1798.5M, EPOCH TIME: 1747200788.820975
[05/14 01:33:08    158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.5M, EPOCH TIME: 1747200788.821114
[05/14 01:33:08    158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.5M, EPOCH TIME: 1747200788.821185
[05/14 01:33:08    158s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.5MB).
[05/14 01:33:08    158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.041, MEM:1798.5M, EPOCH TIME: 1747200788.821773
[05/14 01:33:08    158s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:08    158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:08    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1798.5M, EPOCH TIME: 1747200788.826603
[05/14 01:33:08    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1798.5M, EPOCH TIME: 1747200788.844289
[05/14 01:33:08    158s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:33:08    158s] OPTC: m1 20.0 20.0
[05/14 01:33:08    158s] #optDebug: fT-E <X 2 0 0 1>
[05/14 01:33:08    158s] -congRepairInPostCTS false                 # bool, default=false, private
[05/14 01:33:09    158s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/14 01:33:09    158s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 01:33:09    158s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:02:38.3/0:05:22.5 (0.5), mem = 1798.5M
[05/14 01:33:09    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.14
[05/14 01:33:09    158s] ### Creating RouteCongInterface, started
[05/14 01:33:09    158s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] #optDebug: {0, 1.000}
[05/14 01:33:09    158s] ### Creating RouteCongInterface, finished
[05/14 01:33:09    158s] Updated routing constraints on 0 nets.
[05/14 01:33:09    158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.14
[05/14 01:33:09    158s] Bottom Preferred Layer:
[05/14 01:33:09    158s] +---------------+------------+----------+
[05/14 01:33:09    158s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:09    158s] +---------------+------------+----------+
[05/14 01:33:09    158s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:09    158s] +---------------+------------+----------+
[05/14 01:33:09    158s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:02:38.3/0:05:22.5 (0.5), mem = 1798.5M
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] =============================================================================================
[05/14 01:33:09    158s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/14 01:33:09    158s] =============================================================================================
[05/14 01:33:09    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.9 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 01:33:09    158s] [ MISC                   ]          0:00:00.0  (  23.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s]  CongRefineRouteType #3 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] End: GigaOpt Route Type Constraints Refinement
[05/14 01:33:09    158s] *** Starting optimizing excluded clock nets MEM= 1798.5M) ***
[05/14 01:33:09    158s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1798.5M) ***
[05/14 01:33:09    158s] *** Starting optimizing excluded clock nets MEM= 1798.5M) ***
[05/14 01:33:09    158s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1798.5M) ***
[05/14 01:33:09    158s] Info: Done creating the CCOpt slew target map.
[05/14 01:33:09    158s] Begin: GigaOpt high fanout net optimization
[05/14 01:33:09    158s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 01:33:09    158s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 01:33:09    158s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:02:38.4/0:05:22.6 (0.5), mem = 1798.5M
[05/14 01:33:09    158s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:09    158s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:09    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.15
[05/14 01:33:09    158s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:09    158s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:09    158s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.5M, EPOCH TIME: 1747200789.134110
[05/14 01:33:09    158s] z: 2, totalTracks: 1
[05/14 01:33:09    158s] z: 4, totalTracks: 1
[05/14 01:33:09    158s] z: 6, totalTracks: 1
[05/14 01:33:09    158s] z: 8, totalTracks: 1
[05/14 01:33:09    158s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:09    158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.5M, EPOCH TIME: 1747200789.139477
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:09    158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.049, MEM:1798.5M, EPOCH TIME: 1747200789.188727
[05/14 01:33:09    158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.5M, EPOCH TIME: 1747200789.188872
[05/14 01:33:09    158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.5M, EPOCH TIME: 1747200789.188967
[05/14 01:33:09    158s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1798.5MB).
[05/14 01:33:09    158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1798.5M, EPOCH TIME: 1747200789.189916
[05/14 01:33:09    158s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:09    158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] ### Creating RouteCongInterface, started
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] #optDebug: {0, 1.000}
[05/14 01:33:09    158s] ### Creating RouteCongInterface, finished
[05/14 01:33:09    158s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:09    158s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1798.5M
[05/14 01:33:09    158s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:09    158s] Total-nets :: 2143, Stn-nets :: 6, ratio :: 0.279981 %, Total-len 38349.5, Stn-len 611.08
[05/14 01:33:09    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1836.7M, EPOCH TIME: 1747200789.618172
[05/14 01:33:09    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1798.7M, EPOCH TIME: 1747200789.633201
[05/14 01:33:09    158s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:33:09    158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.15
[05/14 01:33:09    158s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:02:38.8/0:05:23.1 (0.5), mem = 1798.7M
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] =============================================================================================
[05/14 01:33:09    158s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/14 01:33:09    158s] =============================================================================================
[05/14 01:33:09    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:09    158s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:09    158s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 01:33:09    158s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:09    158s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:09    158s] [ MISC                   ]          0:00:00.4  (  76.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s]  DrvOpt #9 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    0.9
[05/14 01:33:09    158s] ---------------------------------------------------------------------------------------------
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 01:33:09    158s] End: GigaOpt high fanout net optimization
[05/14 01:33:09    158s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:09    158s] Deleting Lib Analyzer.
[05/14 01:33:09    158s] Begin: GigaOpt DRV Optimization
[05/14 01:33:09    158s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/14 01:33:09    158s] *** DrvOpt #10 [begin] : totSession cpu/real = 0:02:38.9/0:05:23.2 (0.5), mem = 1814.7M
[05/14 01:33:09    158s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:09    158s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:09    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.16
[05/14 01:33:09    158s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:09    158s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1814.7M
[05/14 01:33:09    158s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:09    158s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.7M, EPOCH TIME: 1747200789.731302
[05/14 01:33:09    158s] z: 2, totalTracks: 1
[05/14 01:33:09    158s] z: 4, totalTracks: 1
[05/14 01:33:09    158s] z: 6, totalTracks: 1
[05/14 01:33:09    158s] z: 8, totalTracks: 1
[05/14 01:33:09    158s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:09    158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.7M, EPOCH TIME: 1747200789.739076
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:09    158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1814.7M, EPOCH TIME: 1747200789.767752
[05/14 01:33:09    158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1814.7M, EPOCH TIME: 1747200789.767865
[05/14 01:33:09    158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1814.7M, EPOCH TIME: 1747200789.767931
[05/14 01:33:09    158s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1814.7MB).
[05/14 01:33:09    158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:1814.7M, EPOCH TIME: 1747200789.768465
[05/14 01:33:09    158s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:09    158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1814.7M
[05/14 01:33:09    158s] ### Creating RouteCongInterface, started
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] Creating Lib Analyzer ...
[05/14 01:33:09    158s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:33:09    158s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:33:09    158s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:09    158s] 
[05/14 01:33:09    158s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:10    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=1814.7M
[05/14 01:33:10    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=1814.7M
[05/14 01:33:10    159s] Creating Lib Analyzer, finished. 
[05/14 01:33:10    159s] 
[05/14 01:33:10    159s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:33:10    159s] 
[05/14 01:33:10    159s] #optDebug: {0, 1.000}
[05/14 01:33:10    159s] ### Creating RouteCongInterface, finished
[05/14 01:33:10    159s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:10    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1814.7M
[05/14 01:33:10    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1814.7M
[05/14 01:33:10    160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1871.9M, EPOCH TIME: 1747200790.923210
[05/14 01:33:10    160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1871.9M, EPOCH TIME: 1747200790.923494
[05/14 01:33:10    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:10    160s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:33:10    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:10    160s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:33:10    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:10    160s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:10    160s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%|          |         |
[05/14 01:33:11    160s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:11    160s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%| 0:00:01.0|  1897.5M|
[05/14 01:33:11    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] ###############################################################################
[05/14 01:33:11    160s] #
[05/14 01:33:11    160s] #  Large fanout net report:  
[05/14 01:33:11    160s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:33:11    160s] #     - current density: 26.92
[05/14 01:33:11    160s] #
[05/14 01:33:11    160s] #  List of high fanout nets:
[05/14 01:33:11    160s] #
[05/14 01:33:11    160s] ###############################################################################
[05/14 01:33:11    160s] Bottom Preferred Layer:
[05/14 01:33:11    160s] +---------------+------------+----------+
[05/14 01:33:11    160s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:11    160s] +---------------+------------+----------+
[05/14 01:33:11    160s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:11    160s] +---------------+------------+----------+
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] =======================================================================
[05/14 01:33:11    160s]                 Reasons for remaining drv violations
[05/14 01:33:11    160s] =======================================================================
[05/14 01:33:11    160s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] MultiBuffering failure reasons
[05/14 01:33:11    160s] ------------------------------------------------
[05/14 01:33:11    160s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1897.5M) ***
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] Total-nets :: 2143, Stn-nets :: 6, ratio :: 0.279981 %, Total-len 38349.5, Stn-len 611.08
[05/14 01:33:11    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.5M, EPOCH TIME: 1747200791.033494
[05/14 01:33:11    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1817.5M, EPOCH TIME: 1747200791.045815
[05/14 01:33:11    160s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:33:11    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.16
[05/14 01:33:11    160s] *** DrvOpt #10 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:40.2/0:05:24.5 (0.5), mem = 1817.5M
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] =============================================================================================
[05/14 01:33:11    160s]  Step TAT Report for DrvOpt #10                                                 21.12-s106_1
[05/14 01:33:11    160s] =============================================================================================
[05/14 01:33:11    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:11    160s] ---------------------------------------------------------------------------------------------
[05/14 01:33:11    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:11    160s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  55.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 01:33:11    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:11    160s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:11    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:33:11    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:11    160s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:11    160s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:11    160s] [ OptEval                ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/14 01:33:11    160s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:11    160s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:33:11    160s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:11    160s] [ MISC                   ]          0:00:00.4  (  32.6 % )     0:00:00.4 /  0:00:00.4    0.9
[05/14 01:33:11    160s] ---------------------------------------------------------------------------------------------
[05/14 01:33:11    160s]  DrvOpt #10 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/14 01:33:11    160s] ---------------------------------------------------------------------------------------------
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] End: GigaOpt DRV Optimization
[05/14 01:33:11    160s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 01:33:11    160s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1541.0M, totSessionCpu=0:02:40 **
[05/14 01:33:11    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:11    160s] Deleting Lib Analyzer.
[05/14 01:33:11    160s] Begin: GigaOpt Global Optimization
[05/14 01:33:11    160s] *info: use new DP (enabled)
[05/14 01:33:11    160s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/14 01:33:11    160s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:11    160s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:11    160s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:40.3/0:05:24.6 (0.5), mem = 1855.6M
[05/14 01:33:11    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.17
[05/14 01:33:11    160s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:11    160s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=1855.6M
[05/14 01:33:11    160s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:11    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.6M, EPOCH TIME: 1747200791.129277
[05/14 01:33:11    160s] z: 2, totalTracks: 1
[05/14 01:33:11    160s] z: 4, totalTracks: 1
[05/14 01:33:11    160s] z: 6, totalTracks: 1
[05/14 01:33:11    160s] z: 8, totalTracks: 1
[05/14 01:33:11    160s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:11    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.6M, EPOCH TIME: 1747200791.134497
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:11    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.046, MEM:1855.6M, EPOCH TIME: 1747200791.180076
[05/14 01:33:11    160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1855.6M, EPOCH TIME: 1747200791.180295
[05/14 01:33:11    160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1855.6M, EPOCH TIME: 1747200791.180405
[05/14 01:33:11    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1855.6MB).
[05/14 01:33:11    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.052, MEM:1855.6M, EPOCH TIME: 1747200791.181342
[05/14 01:33:11    160s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:11    160s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=1855.6M
[05/14 01:33:11    160s] ### Creating RouteCongInterface, started
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] Creating Lib Analyzer ...
[05/14 01:33:11    160s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:33:11    160s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:33:11    160s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:11    160s] 
[05/14 01:33:11    160s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:11    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=1855.6M
[05/14 01:33:11    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=1855.6M
[05/14 01:33:11    161s] Creating Lib Analyzer, finished. 
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] #optDebug: {0, 1.000}
[05/14 01:33:12    161s] ### Creating RouteCongInterface, finished
[05/14 01:33:12    161s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:12    161s] ### Creating LA Mngr. totSessionCpu=0:02:41 mem=1855.6M
[05/14 01:33:12    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=1855.6M
[05/14 01:33:12    161s] *info: 69 clock nets excluded
[05/14 01:33:12    161s] *info: 10 multi-driver nets excluded.
[05/14 01:33:12    161s] *info: 18 no-driver nets excluded.
[05/14 01:33:12    161s] *info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:12    161s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1893.8M, EPOCH TIME: 1747200792.573021
[05/14 01:33:12    161s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1893.8M, EPOCH TIME: 1747200792.573298
[05/14 01:33:12    161s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/14 01:33:12    161s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:33:12    161s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/14 01:33:12    161s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:33:12    161s] |   0.000|   0.000|   26.92%|   0:00:00.0| 1893.8M|AnalysisView_WC|       NA| NA                                           |
[05/14 01:33:12    161s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1893.8M) ***
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1893.8M) ***
[05/14 01:33:12    161s] Bottom Preferred Layer:
[05/14 01:33:12    161s] +---------------+------------+----------+
[05/14 01:33:12    161s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:12    161s] +---------------+------------+----------+
[05/14 01:33:12    161s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:12    161s] +---------------+------------+----------+
[05/14 01:33:12    161s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/14 01:33:12    161s] Total-nets :: 2143, Stn-nets :: 6, ratio :: 0.279981 %, Total-len 38349.5, Stn-len 611.08
[05/14 01:33:12    161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1874.7M, EPOCH TIME: 1747200792.768421
[05/14 01:33:12    161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.010, MEM:1818.7M, EPOCH TIME: 1747200792.778723
[05/14 01:33:12    161s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:33:12    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.17
[05/14 01:33:12    161s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:02:41.8/0:05:26.3 (0.5), mem = 1818.7M
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] =============================================================================================
[05/14 01:33:12    161s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/14 01:33:12    161s] =============================================================================================
[05/14 01:33:12    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:12    161s] ---------------------------------------------------------------------------------------------
[05/14 01:33:12    161s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:12    161s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  46.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:33:12    161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:12    161s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/14 01:33:12    161s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:33:12    161s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:12    161s] [ TransformInit          ]      1   0:00:00.5  (  31.2 % )     0:00:00.5 /  0:00:00.5    0.9
[05/14 01:33:12    161s] [ MISC                   ]          0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 01:33:12    161s] ---------------------------------------------------------------------------------------------
[05/14 01:33:12    161s]  GlobalOpt #2 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[05/14 01:33:12    161s] ---------------------------------------------------------------------------------------------
[05/14 01:33:12    161s] 
[05/14 01:33:12    161s] End: GigaOpt Global Optimization
[05/14 01:33:12    161s] *** Timing Is met
[05/14 01:33:12    161s] *** Check timing (0:00:00.0)
[05/14 01:33:12    161s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:12    161s] Deleting Lib Analyzer.
[05/14 01:33:12    161s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/14 01:33:12    161s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:12    161s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:12    161s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1818.7M
[05/14 01:33:12    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1818.7M
[05/14 01:33:12    161s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/14 01:33:12    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1818.7M, EPOCH TIME: 1747200792.843699
[05/14 01:33:12    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.035, MEM:1818.7M, EPOCH TIME: 1747200792.878523
[05/14 01:33:12    161s] Begin: GigaOpt DRV Optimization
[05/14 01:33:12    161s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/14 01:33:12    161s] *** DrvOpt #11 [begin] : totSession cpu/real = 0:02:41.9/0:05:26.4 (0.5), mem = 1814.7M
[05/14 01:33:12    161s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:12    161s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:12    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.18
[05/14 01:33:12    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:12    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1814.7M
[05/14 01:33:12    161s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:12    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.7M, EPOCH TIME: 1747200792.973822
[05/14 01:33:12    161s] z: 2, totalTracks: 1
[05/14 01:33:12    161s] z: 4, totalTracks: 1
[05/14 01:33:12    161s] z: 6, totalTracks: 1
[05/14 01:33:12    161s] z: 8, totalTracks: 1
[05/14 01:33:12    161s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:12    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.7M, EPOCH TIME: 1747200792.979325
[05/14 01:33:13    161s] 
[05/14 01:33:13    161s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:13    161s] 
[05/14 01:33:13    161s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:13    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.043, MEM:1814.7M, EPOCH TIME: 1747200793.022408
[05/14 01:33:13    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1814.7M, EPOCH TIME: 1747200793.022622
[05/14 01:33:13    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1814.7M, EPOCH TIME: 1747200793.022735
[05/14 01:33:13    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1814.7MB).
[05/14 01:33:13    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.050, MEM:1814.7M, EPOCH TIME: 1747200793.023899
[05/14 01:33:13    161s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:13    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1814.7M
[05/14 01:33:13    161s] ### Creating RouteCongInterface, started
[05/14 01:33:13    161s] 
[05/14 01:33:13    161s] Creating Lib Analyzer ...
[05/14 01:33:13    161s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:33:13    161s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:33:13    161s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:13    161s] 
[05/14 01:33:13    161s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:13    162s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:43 mem=1820.7M
[05/14 01:33:13    162s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:43 mem=1820.7M
[05/14 01:33:13    162s] Creating Lib Analyzer, finished. 
[05/14 01:33:13    162s] 
[05/14 01:33:13    162s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:33:13    162s] 
[05/14 01:33:13    162s] #optDebug: {0, 1.000}
[05/14 01:33:13    162s] ### Creating RouteCongInterface, finished
[05/14 01:33:13    162s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:13    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1820.7M
[05/14 01:33:13    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1820.7M
[05/14 01:33:14    162s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1877.9M, EPOCH TIME: 1747200794.107263
[05/14 01:33:14    162s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1877.9M, EPOCH TIME: 1747200794.107492
[05/14 01:33:14    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:14    163s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:33:14    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:14    163s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:33:14    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:14    163s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:14    163s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%|          |         |
[05/14 01:33:14    163s] Info: violation cost 25.793549 (cap = 4.169442, tran = 21.624107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:14    163s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.92%| 0:00:00.0|  1904.6M|
[05/14 01:33:14    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] ###############################################################################
[05/14 01:33:14    163s] #
[05/14 01:33:14    163s] #  Large fanout net report:  
[05/14 01:33:14    163s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:33:14    163s] #     - current density: 26.92
[05/14 01:33:14    163s] #
[05/14 01:33:14    163s] #  List of high fanout nets:
[05/14 01:33:14    163s] #
[05/14 01:33:14    163s] ###############################################################################
[05/14 01:33:14    163s] Bottom Preferred Layer:
[05/14 01:33:14    163s] +---------------+------------+----------+
[05/14 01:33:14    163s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:14    163s] +---------------+------------+----------+
[05/14 01:33:14    163s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:14    163s] +---------------+------------+----------+
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] =======================================================================
[05/14 01:33:14    163s]                 Reasons for remaining drv violations
[05/14 01:33:14    163s] =======================================================================
[05/14 01:33:14    163s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] MultiBuffering failure reasons
[05/14 01:33:14    163s] ------------------------------------------------
[05/14 01:33:14    163s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1904.6M) ***
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] Total-nets :: 2143, Stn-nets :: 6, ratio :: 0.279981 %, Total-len 38349.5, Stn-len 611.08
[05/14 01:33:14    163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1885.5M, EPOCH TIME: 1747200794.191519
[05/14 01:33:14    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1824.5M, EPOCH TIME: 1747200794.204869
[05/14 01:33:14    163s] TotalInstCnt at PhyDesignMc Destruction: 2,132
[05/14 01:33:14    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.18
[05/14 01:33:14    163s] *** DrvOpt #11 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (0.9), totSession cpu/real = 0:02:43.1/0:05:27.7 (0.5), mem = 1824.5M
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] =============================================================================================
[05/14 01:33:14    163s]  Step TAT Report for DrvOpt #11                                                 21.12-s106_1
[05/14 01:33:14    163s] =============================================================================================
[05/14 01:33:14    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:14    163s] ---------------------------------------------------------------------------------------------
[05/14 01:33:14    163s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:14    163s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  55.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 01:33:14    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:33:14    163s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 01:33:14    163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:33:14    163s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:33:14    163s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:14    163s] [ MISC                   ]          0:00:00.4  (  31.8 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 01:33:14    163s] ---------------------------------------------------------------------------------------------
[05/14 01:33:14    163s]  DrvOpt #11 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    0.9
[05/14 01:33:14    163s] ---------------------------------------------------------------------------------------------
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] End: GigaOpt DRV Optimization
[05/14 01:33:14    163s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 01:33:14    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.5M, EPOCH TIME: 1747200794.213436
[05/14 01:33:14    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:1824.5M, EPOCH TIME: 1747200794.249743
[05/14 01:33:14    163s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=1824.5M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.664  | 44.372  | 34.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:14    163s] Density: 26.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1546.6M, totSessionCpu=0:02:43 **
[05/14 01:33:14    163s] Deleting Lib Analyzer.
[05/14 01:33:14    163s] **INFO: Flow update: Design timing is met.
[05/14 01:33:14    163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:14    163s] **INFO: Flow update: Design timing is met.
[05/14 01:33:14    163s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:14    163s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:14    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1818.9M
[05/14 01:33:14    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1818.9M
[05/14 01:33:14    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:14    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=1876.1M
[05/14 01:33:14    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1876.1M, EPOCH TIME: 1747200794.630213
[05/14 01:33:14    163s] z: 2, totalTracks: 1
[05/14 01:33:14    163s] z: 4, totalTracks: 1
[05/14 01:33:14    163s] z: 6, totalTracks: 1
[05/14 01:33:14    163s] z: 8, totalTracks: 1
[05/14 01:33:14    163s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:14    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1876.1M, EPOCH TIME: 1747200794.635679
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:14    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1876.1M, EPOCH TIME: 1747200794.669292
[05/14 01:33:14    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1876.1M, EPOCH TIME: 1747200794.669407
[05/14 01:33:14    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1876.1M, EPOCH TIME: 1747200794.669899
[05/14 01:33:14    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1876.1MB).
[05/14 01:33:14    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1876.1M, EPOCH TIME: 1747200794.670463
[05/14 01:33:14    163s] TotalInstCnt at PhyDesignMc Initialization: 2,132
[05/14 01:33:14    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=1876.1M
[05/14 01:33:14    163s] Begin: Area Reclaim Optimization
[05/14 01:33:14    163s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:02:43.5/0:05:28.2 (0.5), mem = 1876.1M
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] Creating Lib Analyzer ...
[05/14 01:33:14    163s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 01:33:14    163s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 01:33:14    163s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:14    163s] 
[05/14 01:33:14    163s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:15    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=1882.1M
[05/14 01:33:15    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=1882.1M
[05/14 01:33:15    164s] Creating Lib Analyzer, finished. 
[05/14 01:33:15    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.19
[05/14 01:33:15    164s] ### Creating RouteCongInterface, started
[05/14 01:33:15    164s] 
[05/14 01:33:15    164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/14 01:33:15    164s] 
[05/14 01:33:15    164s] #optDebug: {0, 1.000}
[05/14 01:33:15    164s] ### Creating RouteCongInterface, finished
[05/14 01:33:15    164s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:15    164s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=1882.1M
[05/14 01:33:15    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=1882.1M
[05/14 01:33:15    164s] Usable buffer cells for single buffer setup transform:
[05/14 01:33:15    164s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 01:33:15    164s] Number of usable buffer cells above: 10
[05/14 01:33:15    164s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1882.1M, EPOCH TIME: 1747200795.809323
[05/14 01:33:15    164s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1882.1M, EPOCH TIME: 1747200795.809605
[05/14 01:33:15    164s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 26.92
[05/14 01:33:15    164s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:15    164s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 01:33:15    164s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:15    164s] |   26.92%|        -|   0.000|   0.000|   0:00:00.0| 1882.1M|
[05/14 01:33:15    164s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:33:18    167s] |   26.89%|       10|   0.000|   0.000|   0:00:03.0| 1963.5M|
[05/14 01:33:18    167s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:33:18    167s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:18    167s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 26.89
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/14 01:33:18    167s] --------------------------------------------------------------
[05/14 01:33:18    167s] |                                   | Total     | Sequential |
[05/14 01:33:18    167s] --------------------------------------------------------------
[05/14 01:33:18    167s] | Num insts resized                 |       0  |       0    |
[05/14 01:33:18    167s] | Num insts undone                  |       0  |       0    |
[05/14 01:33:18    167s] | Num insts Downsized               |       0  |       0    |
[05/14 01:33:18    167s] | Num insts Samesized               |       0  |       0    |
[05/14 01:33:18    167s] | Num insts Upsized                 |       0  |       0    |
[05/14 01:33:18    167s] | Num multiple commits+uncommits    |       0  |       -    |
[05/14 01:33:18    167s] --------------------------------------------------------------
[05/14 01:33:18    167s] Bottom Preferred Layer:
[05/14 01:33:18    167s] +---------------+------------+----------+
[05/14 01:33:18    167s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:18    167s] +---------------+------------+----------+
[05/14 01:33:18    167s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:18    167s] +---------------+------------+----------+
[05/14 01:33:18    167s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[05/14 01:33:18    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.19
[05/14 01:33:18    167s] *** AreaOpt #3 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:02:47.3/0:05:32.0 (0.5), mem = 1963.5M
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s] =============================================================================================
[05/14 01:33:18    167s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/14 01:33:18    167s] =============================================================================================
[05/14 01:33:18    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:18    167s] ---------------------------------------------------------------------------------------------
[05/14 01:33:18    167s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/14 01:33:18    167s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 01:33:18    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:18    167s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:33:18    167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:18    167s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:02.7 /  0:00:02.6    1.0
[05/14 01:33:18    167s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:18    167s] [ OptEval                ]     19   0:00:02.4  (  63.3 % )     0:00:02.4 /  0:00:02.4    1.0
[05/14 01:33:18    167s] [ OptCommit              ]     19   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:33:18    167s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.1
[05/14 01:33:18    167s] [ IncrDelayCalc          ]     32   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 01:33:18    167s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 01:33:18    167s] [ MISC                   ]          0:00:00.4  (   9.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 01:33:18    167s] ---------------------------------------------------------------------------------------------
[05/14 01:33:18    167s]  AreaOpt #3 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[05/14 01:33:18    167s] ---------------------------------------------------------------------------------------------
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1944.4M, EPOCH TIME: 1747200798.533479
[05/14 01:33:18    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1837.4M, EPOCH TIME: 1747200798.548266
[05/14 01:33:18    167s] TotalInstCnt at PhyDesignMc Destruction: 2,127
[05/14 01:33:18    167s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1837.42M, totSessionCpu=0:02:47).
[05/14 01:33:18    167s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/14 01:33:18    167s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:18    167s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:18    167s] ### Creating LA Mngr. totSessionCpu=0:02:47 mem=1837.4M
[05/14 01:33:18    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1837.4M
[05/14 01:33:18    167s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:18    167s] ### Creating PhyDesignMc. totSessionCpu=0:02:47 mem=1894.7M
[05/14 01:33:18    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.7M, EPOCH TIME: 1747200798.570634
[05/14 01:33:18    167s] z: 2, totalTracks: 1
[05/14 01:33:18    167s] z: 4, totalTracks: 1
[05/14 01:33:18    167s] z: 6, totalTracks: 1
[05/14 01:33:18    167s] z: 8, totalTracks: 1
[05/14 01:33:18    167s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:18    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.7M, EPOCH TIME: 1747200798.575810
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:18    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1894.7M, EPOCH TIME: 1747200798.613494
[05/14 01:33:18    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.7M, EPOCH TIME: 1747200798.613751
[05/14 01:33:18    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.7M, EPOCH TIME: 1747200798.613884
[05/14 01:33:18    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.7MB).
[05/14 01:33:18    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.044, MEM:1894.7M, EPOCH TIME: 1747200798.615036
[05/14 01:33:18    167s] TotalInstCnt at PhyDesignMc Initialization: 2,127
[05/14 01:33:18    167s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=1894.7M
[05/14 01:33:18    167s] Begin: Area Reclaim Optimization
[05/14 01:33:18    167s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:02:47.4/0:05:32.1 (0.5), mem = 1894.7M
[05/14 01:33:18    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.20
[05/14 01:33:18    167s] ### Creating RouteCongInterface, started
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:33:18    167s] 
[05/14 01:33:18    167s] #optDebug: {0, 1.000}
[05/14 01:33:18    167s] ### Creating RouteCongInterface, finished
[05/14 01:33:18    167s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:18    167s] ### Creating LA Mngr. totSessionCpu=0:02:47 mem=1894.7M
[05/14 01:33:18    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1894.7M
[05/14 01:33:18    167s] Usable buffer cells for single buffer setup transform:
[05/14 01:33:18    167s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 01:33:18    167s] Number of usable buffer cells above: 10
[05/14 01:33:19    167s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1894.7M, EPOCH TIME: 1747200799.047900
[05/14 01:33:19    167s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1894.7M, EPOCH TIME: 1747200799.048281
[05/14 01:33:19    167s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 26.89
[05/14 01:33:19    167s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:19    167s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 01:33:19    167s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:19    167s] |   26.89%|        -|   0.083|   0.000|   0:00:00.0| 1894.7M|
[05/14 01:33:19    167s] |   26.89%|        0|   0.083|   0.000|   0:00:00.0| 1894.7M|
[05/14 01:33:19    167s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:33:19    167s] |   26.89%|        0|   0.083|   0.000|   0:00:00.0| 1894.7M|
[05/14 01:33:19    168s] |   26.88%|        2|   0.083|   0.000|   0:00:00.0| 1918.3M|
[05/14 01:33:19    168s] |   26.87%|        6|   0.083|   0.000|   0:00:00.0| 1926.3M|
[05/14 01:33:19    168s] |   26.86%|        1|   0.083|   0.000|   0:00:00.0| 1926.3M|
[05/14 01:33:19    168s] |   26.86%|        0|   0.083|   0.000|   0:00:00.0| 1926.3M|
[05/14 01:33:19    168s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 01:33:19    168s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/14 01:33:19    168s] |   26.86%|        0|   0.083|   0.000|   0:00:00.0| 1926.3M|
[05/14 01:33:19    168s] +---------+---------+--------+--------+------------+--------+
[05/14 01:33:19    168s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.86
[05/14 01:33:19    168s] 
[05/14 01:33:19    168s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 7 **
[05/14 01:33:19    168s] --------------------------------------------------------------
[05/14 01:33:19    168s] |                                   | Total     | Sequential |
[05/14 01:33:19    168s] --------------------------------------------------------------
[05/14 01:33:19    168s] | Num insts resized                 |       6  |       0    |
[05/14 01:33:19    168s] | Num insts undone                  |       0  |       0    |
[05/14 01:33:19    168s] | Num insts Downsized               |       6  |       0    |
[05/14 01:33:19    168s] | Num insts Samesized               |       0  |       0    |
[05/14 01:33:19    168s] | Num insts Upsized                 |       0  |       0    |
[05/14 01:33:19    168s] | Num multiple commits+uncommits    |       1  |       -    |
[05/14 01:33:19    168s] --------------------------------------------------------------
[05/14 01:33:19    168s] Bottom Preferred Layer:
[05/14 01:33:19    168s] +---------------+------------+----------+
[05/14 01:33:19    168s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:19    168s] +---------------+------------+----------+
[05/14 01:33:19    168s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:19    168s] +---------------+------------+----------+
[05/14 01:33:19    168s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[05/14 01:33:19    168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1926.3M, EPOCH TIME: 1747200799.616870
[05/14 01:33:19    168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1926.3M, EPOCH TIME: 1747200799.627965
[05/14 01:33:19    168s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1926.3M, EPOCH TIME: 1747200799.632164
[05/14 01:33:19    168s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1926.3M, EPOCH TIME: 1747200799.632350
[05/14 01:33:19    168s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1926.3M, EPOCH TIME: 1747200799.637822
[05/14 01:33:19    168s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.078, MEM:1926.3M, EPOCH TIME: 1747200799.715348
[05/14 01:33:19    168s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1926.3M, EPOCH TIME: 1747200799.715525
[05/14 01:33:19    168s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1926.3M, EPOCH TIME: 1747200799.715600
[05/14 01:33:19    168s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1926.3M, EPOCH TIME: 1747200799.723511
[05/14 01:33:19    168s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1926.3M, EPOCH TIME: 1747200799.723719
[05/14 01:33:19    168s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.091, MEM:1926.3M, EPOCH TIME: 1747200799.723835
[05/14 01:33:19    168s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.092, MEM:1926.3M, EPOCH TIME: 1747200799.723891
[05/14 01:33:19    168s] TDRefine: refinePlace mode is spiral
[05/14 01:33:19    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.11
[05/14 01:33:19    168s] OPERPROF: Starting RefinePlace at level 1, MEM:1926.3M, EPOCH TIME: 1747200799.723969
[05/14 01:33:19    168s] *** Starting refinePlace (0:02:48 mem=1926.3M) ***
[05/14 01:33:19    168s] Total net bbox length = 3.134e+04 (1.513e+04 1.621e+04) (ext = 1.651e+02)
[05/14 01:33:19    168s] 
[05/14 01:33:19    168s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:19    168s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1926.3M, EPOCH TIME: 1747200799.726179
[05/14 01:33:19    168s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:33:19    168s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1926.3M, EPOCH TIME: 1747200799.728038
[05/14 01:33:19    168s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:33:19    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:19    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:19    168s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1926.3M, EPOCH TIME: 1747200799.753630
[05/14 01:33:19    168s] Starting refinePlace ...
[05/14 01:33:19    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:19    168s] One DDP V2 for no tweak run.
[05/14 01:33:19    168s] 
[05/14 01:33:19    168s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:33:19    168s] Move report: legalization moves 14 insts, mean move: 1.11 um, max move: 3.42 um spiral
[05/14 01:33:19    168s] 	Max move on inst (postCTSsetupFE_OFC152_n_1727): (151.00, 93.29) --> (151.00, 96.71)
[05/14 01:33:19    168s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:19    168s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:19    168s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1929.3MB) @(0:02:48 - 0:02:48).
[05/14 01:33:19    168s] Move report: Detail placement moves 14 insts, mean move: 1.11 um, max move: 3.42 um 
[05/14 01:33:19    168s] 	Max move on inst (postCTSsetupFE_OFC152_n_1727): (151.00, 93.29) --> (151.00, 96.71)
[05/14 01:33:19    168s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1929.3MB
[05/14 01:33:19    168s] Statistics of distance of Instance movement in refine placement:
[05/14 01:33:19    168s]   maximum (X+Y) =         3.42 um
[05/14 01:33:19    168s]   inst (postCTSsetupFE_OFC152_n_1727) with max move: (151, 93.29) -> (151, 96.71)
[05/14 01:33:19    168s]   mean    (X+Y) =         1.11 um
[05/14 01:33:19    168s] Summary Report:
[05/14 01:33:19    168s] Instances move: 14 (out of 2057 movable)
[05/14 01:33:19    168s] Instances flipped: 0
[05/14 01:33:19    168s] Mean displacement: 1.11 um
[05/14 01:33:19    168s] Max displacement: 3.42 um (Instance: postCTSsetupFE_OFC152_n_1727) (151, 93.29) -> (151, 96.71)
[05/14 01:33:19    168s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:33:19    168s] Total instances moved : 14
[05/14 01:33:19    168s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.173, MEM:1929.3M, EPOCH TIME: 1747200799.927052
[05/14 01:33:19    168s] Total net bbox length = 3.135e+04 (1.514e+04 1.621e+04) (ext = 1.651e+02)
[05/14 01:33:19    168s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1929.3MB
[05/14 01:33:19    168s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1929.3MB) @(0:02:48 - 0:02:48).
[05/14 01:33:19    168s] *** Finished refinePlace (0:02:48 mem=1929.3M) ***
[05/14 01:33:19    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.11
[05/14 01:33:19    168s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.206, MEM:1929.3M, EPOCH TIME: 1747200799.930404
[05/14 01:33:19    168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1929.3M, EPOCH TIME: 1747200799.941209
[05/14 01:33:19    168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1926.3M, EPOCH TIME: 1747200799.950610
[05/14 01:33:19    168s] *** maximum move = 3.42 um ***
[05/14 01:33:19    168s] *** Finished re-routing un-routed nets (1926.3M) ***
[05/14 01:33:19    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:1926.3M, EPOCH TIME: 1747200799.972944
[05/14 01:33:19    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1926.3M, EPOCH TIME: 1747200799.978134
[05/14 01:33:20    168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1926.3M, EPOCH TIME: 1747200800.019482
[05/14 01:33:20    168s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1926.3M, EPOCH TIME: 1747200800.019647
[05/14 01:33:20    168s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1926.3M, EPOCH TIME: 1747200800.019719
[05/14 01:33:20    168s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1926.3M, EPOCH TIME: 1747200800.020309
[05/14 01:33:20    168s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.003, MEM:1926.3M, EPOCH TIME: 1747200800.023444
[05/14 01:33:20    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.051, MEM:1926.3M, EPOCH TIME: 1747200800.023662
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1926.3M) ***
[05/14 01:33:20    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.20
[05/14 01:33:20    168s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.1/0:00:01.4 (0.8), totSession cpu/real = 0:02:48.5/0:05:33.5 (0.5), mem = 1926.3M
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s] =============================================================================================
[05/14 01:33:20    168s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/14 01:33:20    168s] =============================================================================================
[05/14 01:33:20    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:20    168s] ---------------------------------------------------------------------------------------------
[05/14 01:33:20    168s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:33:20    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:20    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:33:20    168s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:20    168s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.2 % )     0:00:00.5 /  0:00:00.4    0.8
[05/14 01:33:20    168s] [ OptGetWeight           ]     95   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:20    168s] [ OptEval                ]     95   0:00:00.3  (  20.5 % )     0:00:00.3 /  0:00:00.2    0.8
[05/14 01:33:20    168s] [ OptCommit              ]     95   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:20    168s] [ PostCommitDelayUpdate  ]     95   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:33:20    168s] [ IncrDelayCalc          ]     24   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.0    0.6
[05/14 01:33:20    168s] [ RefinePlace            ]      1   0:00:00.4  (  30.5 % )     0:00:00.4 /  0:00:00.3    0.6
[05/14 01:33:20    168s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:33:20    168s] [ MISC                   ]          0:00:00.5  (  33.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 01:33:20    168s] ---------------------------------------------------------------------------------------------
[05/14 01:33:20    168s]  AreaOpt #4 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.1    0.8
[05/14 01:33:20    168s] ---------------------------------------------------------------------------------------------
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.2M, EPOCH TIME: 1747200800.049219
[05/14 01:33:20    168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1845.2M, EPOCH TIME: 1747200800.065409
[05/14 01:33:20    168s] TotalInstCnt at PhyDesignMc Destruction: 2,125
[05/14 01:33:20    168s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1845.23M, totSessionCpu=0:02:49).
[05/14 01:33:20    168s] postCtsLateCongRepair #1 0
[05/14 01:33:20    168s] postCtsLateCongRepair #1 0
[05/14 01:33:20    168s] postCtsLateCongRepair #1 0
[05/14 01:33:20    168s] postCtsLateCongRepair #1 0
[05/14 01:33:20    168s] Starting local wire reclaim
[05/14 01:33:20    168s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1845.2M, EPOCH TIME: 1747200800.134813
[05/14 01:33:20    168s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1845.2M, EPOCH TIME: 1747200800.134936
[05/14 01:33:20    168s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1845.2M, EPOCH TIME: 1747200800.135039
[05/14 01:33:20    168s] z: 2, totalTracks: 1
[05/14 01:33:20    168s] z: 4, totalTracks: 1
[05/14 01:33:20    168s] z: 6, totalTracks: 1
[05/14 01:33:20    168s] z: 8, totalTracks: 1
[05/14 01:33:20    168s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:33:20    168s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1845.2M, EPOCH TIME: 1747200800.139969
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:20    168s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.070, MEM:1845.2M, EPOCH TIME: 1747200800.210171
[05/14 01:33:20    168s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1845.2M, EPOCH TIME: 1747200800.210304
[05/14 01:33:20    168s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1845.2M, EPOCH TIME: 1747200800.210399
[05/14 01:33:20    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.2MB).
[05/14 01:33:20    168s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.082, MEM:1845.2M, EPOCH TIME: 1747200800.217144
[05/14 01:33:20    168s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.082, MEM:1845.2M, EPOCH TIME: 1747200800.217252
[05/14 01:33:20    168s] TDRefine: refinePlace mode is spiral
[05/14 01:33:20    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.12
[05/14 01:33:20    168s] OPERPROF:   Starting RefinePlace at level 2, MEM:1845.2M, EPOCH TIME: 1747200800.217331
[05/14 01:33:20    168s] *** Starting refinePlace (0:02:49 mem=1845.2M) ***
[05/14 01:33:20    168s] Total net bbox length = 3.135e+04 (1.514e+04 1.621e+04) (ext = 1.651e+02)
[05/14 01:33:20    168s] 
[05/14 01:33:20    168s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:20    168s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1845.2M, EPOCH TIME: 1747200800.222126
[05/14 01:33:20    168s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:33:20    168s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.003, MEM:1845.2M, EPOCH TIME: 1747200800.224789
[05/14 01:33:20    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:20    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:20    168s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1845.2M, EPOCH TIME: 1747200800.234960
[05/14 01:33:20    168s] Starting refinePlace ...
[05/14 01:33:20    168s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:20    168s] One DDP V2 for no tweak run.
[05/14 01:33:20    168s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1845.2M, EPOCH TIME: 1747200800.238565
[05/14 01:33:20    168s] OPERPROF:         Starting spMPad at level 5, MEM:1845.2M, EPOCH TIME: 1747200800.246713
[05/14 01:33:20    168s] OPERPROF:           Starting spContextMPad at level 6, MEM:1845.2M, EPOCH TIME: 1747200800.248150
[05/14 01:33:20    168s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1845.2M, EPOCH TIME: 1747200800.248302
[05/14 01:33:20    168s] MP Top (2057): mp=1.050. U=0.265.
[05/14 01:33:20    168s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.003, MEM:1845.2M, EPOCH TIME: 1747200800.249758
[05/14 01:33:20    168s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1845.2M, EPOCH TIME: 1747200800.250379
[05/14 01:33:20    168s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1845.2M, EPOCH TIME: 1747200800.250496
[05/14 01:33:20    168s] OPERPROF:             Starting InitSKP at level 7, MEM:1845.2M, EPOCH TIME: 1747200800.251039
[05/14 01:33:20    168s] no activity file in design. spp won't run.
[05/14 01:33:20    168s] no activity file in design. spp won't run.
[05/14 01:33:20    168s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[05/14 01:33:20    168s] OPERPROF:             Finished InitSKP at level 7, CPU:0.250, REAL:0.311, MEM:1845.2M, EPOCH TIME: 1747200800.562408
[05/14 01:33:20    168s] Timing cost in AAE based: 155.9405581416503992
[05/14 01:33:20    168s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.290, REAL:0.352, MEM:1845.2M, EPOCH TIME: 1747200800.602690
[05/14 01:33:20    168s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.290, REAL:0.353, MEM:1845.2M, EPOCH TIME: 1747200800.603336
[05/14 01:33:20    168s] SKP cleared!
[05/14 01:33:20    168s] AAE Timing clean up.
[05/14 01:33:20    168s] Tweakage: fix icg 1, fix clk 0.
[05/14 01:33:20    168s] Tweakage: density cost 1, scale 0.4.
[05/14 01:33:20    168s] Tweakage: activity cost 0, scale 1.0.
[05/14 01:33:20    168s] Tweakage: timing cost on, scale 1.0.
[05/14 01:33:20    168s] OPERPROF:         Starting CoreOperation at level 5, MEM:1845.2M, EPOCH TIME: 1747200800.604584
[05/14 01:33:20    169s] Tweakage swap 128 pairs.
[05/14 01:33:20    169s] Tweakage swap 33 pairs.
[05/14 01:33:20    169s] Tweakage swap 9 pairs.
[05/14 01:33:21    169s] Tweakage swap 0 pairs.
[05/14 01:33:21    169s] Tweakage swap 0 pairs.
[05/14 01:33:21    169s] Tweakage swap 0 pairs.
[05/14 01:33:21    169s] Tweakage swap 0 pairs.
[05/14 01:33:21    169s] Tweakage swap 0 pairs.
[05/14 01:33:21    169s] Tweakage swap 51 pairs.
[05/14 01:33:21    169s] Tweakage swap 7 pairs.
[05/14 01:33:21    169s] Tweakage swap 1 pairs.
[05/14 01:33:21    170s] Tweakage swap 0 pairs.
[05/14 01:33:21    170s] Tweakage swap 1 pairs.
[05/14 01:33:21    170s] Tweakage swap 0 pairs.
[05/14 01:33:21    170s] Tweakage swap 0 pairs.
[05/14 01:33:21    170s] Tweakage swap 0 pairs.
[05/14 01:33:22    170s] Tweakage swap 0 pairs.
[05/14 01:33:22    170s] Tweakage swap 0 pairs.
[05/14 01:33:22    170s] Tweakage swap 0 pairs.
[05/14 01:33:22    170s] Tweakage swap 0 pairs.
[05/14 01:33:22    170s] Tweakage move 141 insts.
[05/14 01:33:22    170s] Tweakage move 54 insts.
[05/14 01:33:22    170s] Tweakage move 9 insts.
[05/14 01:33:22    170s] Tweakage move 2 insts.
[05/14 01:33:22    170s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.600, REAL:1.639, MEM:1845.2M, EPOCH TIME: 1747200802.243996
[05/14 01:33:22    170s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.890, REAL:2.009, MEM:1845.2M, EPOCH TIME: 1747200802.247964
[05/14 01:33:22    170s] Move report: Congestion aware Tweak moves 374 insts, mean move: 3.02 um, max move: 31.54 um 
[05/14 01:33:22    170s] 	Max move on inst (postCTSdrvFE_OFC136_n_224): (158.20, 41.99) --> (150.60, 65.93)
[05/14 01:33:22    170s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.9, real=0:00:02.0, mem=1845.2mb) @(0:02:49 - 0:02:51).
[05/14 01:33:22    170s] 
[05/14 01:33:22    170s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:33:22    170s] Move report: legalization moves 23 insts, mean move: 1.80 um, max move: 5.31 um spiral
[05/14 01:33:22    170s] 	Max move on inst (postCTSdrvFE_OFC131_FE_DBTN2_n_1727): (157.60, 57.38) --> (161.20, 55.67)
[05/14 01:33:22    170s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:22    170s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:22    170s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1848.3MB) @(0:02:51 - 0:02:51).
[05/14 01:33:22    170s] Move report: Detail placement moves 379 insts, mean move: 2.99 um, max move: 31.54 um 
[05/14 01:33:22    170s] 	Max move on inst (postCTSdrvFE_OFC136_n_224): (158.20, 41.99) --> (150.60, 65.93)
[05/14 01:33:22    170s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1848.3MB
[05/14 01:33:22    170s] Statistics of distance of Instance movement in refine placement:
[05/14 01:33:22    170s]   maximum (X+Y) =        31.54 um
[05/14 01:33:22    170s]   inst (postCTSdrvFE_OFC136_n_224) with max move: (158.2, 41.99) -> (150.6, 65.93)
[05/14 01:33:22    170s]   mean    (X+Y) =         2.99 um
[05/14 01:33:22    170s] Summary Report:
[05/14 01:33:22    170s] Instances move: 379 (out of 2057 movable)
[05/14 01:33:22    170s] Instances flipped: 0
[05/14 01:33:22    170s] Mean displacement: 2.99 um
[05/14 01:33:22    170s] Max displacement: 31.54 um (Instance: postCTSdrvFE_OFC136_n_224) (158.2, 41.99) -> (150.6, 65.93)
[05/14 01:33:22    170s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 01:33:22    170s] Total instances moved : 379
[05/14 01:33:22    170s] Ripped up 725 affected routes.
[05/14 01:33:22    170s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.010, REAL:2.144, MEM:1848.3M, EPOCH TIME: 1747200802.378701
[05/14 01:33:22    170s] Total net bbox length = 3.118e+04 (1.506e+04 1.611e+04) (ext = 1.650e+02)
[05/14 01:33:22    170s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1848.3MB
[05/14 01:33:22    170s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1848.3MB) @(0:02:49 - 0:02:51).
[05/14 01:33:22    170s] *** Finished refinePlace (0:02:51 mem=1848.3M) ***
[05/14 01:33:22    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.12
[05/14 01:33:22    170s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.020, REAL:2.163, MEM:1848.3M, EPOCH TIME: 1747200802.379990
[05/14 01:33:22    170s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1848.3M, EPOCH TIME: 1747200802.380052
[05/14 01:33:22    170s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1845.3M, EPOCH TIME: 1747200802.388877
[05/14 01:33:22    170s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.080, REAL:2.255, MEM:1845.3M, EPOCH TIME: 1747200802.389524
[05/14 01:33:22    170s] eGR doReRoute: optGuide
[05/14 01:33:22    170s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1845.3M, EPOCH TIME: 1747200802.438374
[05/14 01:33:22    170s] All LLGs are deleted
[05/14 01:33:22    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1845.3M, EPOCH TIME: 1747200802.438521
[05/14 01:33:22    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1845.3M, EPOCH TIME: 1747200802.439225
[05/14 01:33:22    170s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1845.3M, EPOCH TIME: 1747200802.439380
[05/14 01:33:22    170s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=1845.3M
[05/14 01:33:22    170s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=1845.3M
[05/14 01:33:22    170s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      ==================== Layers =====================
[05/14 01:33:22    170s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:22    170s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:33:22    170s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:22    170s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:33:22    170s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:33:22    170s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:22    170s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:33:22    170s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:33:22    170s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:33:22    170s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:33:22    170s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:33:22    170s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:33:22    170s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:33:22    170s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:33:22    170s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:33:22    170s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:33:22    170s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:33:22    170s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:33:22    170s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:33:22    170s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:33:22    170s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:22    170s] (I)      Started Import and model ( Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:22    170s] (I)      == Non-default Options ==
[05/14 01:33:22    170s] (I)      Maximum routing layer                              : 11
[05/14 01:33:22    170s] (I)      Number of threads                                  : 1
[05/14 01:33:22    170s] (I)      Method to set GCell size                           : row
[05/14 01:33:22    170s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:33:22    170s] (I)      Use row-based GCell size
[05/14 01:33:22    170s] (I)      Use row-based GCell align
[05/14 01:33:22    170s] (I)      layer 0 area = 80000
[05/14 01:33:22    170s] (I)      layer 1 area = 80000
[05/14 01:33:22    170s] (I)      layer 2 area = 80000
[05/14 01:33:22    170s] (I)      layer 3 area = 80000
[05/14 01:33:22    170s] (I)      layer 4 area = 80000
[05/14 01:33:22    170s] (I)      layer 5 area = 80000
[05/14 01:33:22    170s] (I)      layer 6 area = 80000
[05/14 01:33:22    170s] (I)      layer 7 area = 80000
[05/14 01:33:22    170s] (I)      layer 8 area = 80000
[05/14 01:33:22    170s] (I)      layer 9 area = 400000
[05/14 01:33:22    170s] (I)      layer 10 area = 400000
[05/14 01:33:22    170s] (I)      GCell unit size   : 3420
[05/14 01:33:22    170s] (I)      GCell multiplier  : 1
[05/14 01:33:22    170s] (I)      GCell row height  : 3420
[05/14 01:33:22    170s] (I)      Actual row height : 3420
[05/14 01:33:22    170s] (I)      GCell align ref   : 5200 5320
[05/14 01:33:22    170s] [NR-eGR] Track table information for default rule: 
[05/14 01:33:22    170s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:33:22    170s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:33:22    170s] (I)      ================== Default via ===================
[05/14 01:33:22    170s] (I)      +----+------------------+------------------------+
[05/14 01:33:22    170s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:33:22    170s] (I)      +----+------------------+------------------------+
[05/14 01:33:22    170s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:33:22    170s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:33:22    170s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:33:22    170s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:33:22    170s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:33:22    170s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:33:22    170s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:33:22    170s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:33:22    170s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:33:22    170s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:33:22    170s] (I)      +----+------------------+------------------------+
[05/14 01:33:22    170s] [NR-eGR] Read 902 PG shapes
[05/14 01:33:22    170s] [NR-eGR] Read 0 clock shapes
[05/14 01:33:22    170s] [NR-eGR] Read 0 other shapes
[05/14 01:33:22    170s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:33:22    170s] [NR-eGR] #Instance Blockages : 0
[05/14 01:33:22    170s] [NR-eGR] #PG Blockages       : 902
[05/14 01:33:22    170s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:33:22    170s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:33:22    170s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:33:22    170s] [NR-eGR] #Other Blockages    : 0
[05/14 01:33:22    170s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:33:22    170s] [NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 794
[05/14 01:33:22    170s] [NR-eGR] Read 2136 nets ( ignored 63 )
[05/14 01:33:22    170s] (I)      early_global_route_priority property id does not exist.
[05/14 01:33:22    170s] (I)      Read Num Blocks=902  Num Prerouted Wires=794  Num CS=0
[05/14 01:33:22    170s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 349
[05/14 01:33:22    170s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 356
[05/14 01:33:22    170s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 87
[05/14 01:33:22    170s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:33:22    170s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:33:22    170s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:22    170s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:33:22    170s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:22    170s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:33:22    170s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:22    170s] (I)      Number of ignored nets                =     63
[05/14 01:33:22    170s] (I)      Number of connected nets              =      0
[05/14 01:33:22    170s] (I)      Number of fixed nets                  =     63.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:33:22    170s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:33:22    170s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:33:22    170s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:33:22    170s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/14 01:33:22    170s] (I)      Ndr track 0 does not exist
[05/14 01:33:22    170s] (I)      Ndr track 0 does not exist
[05/14 01:33:22    170s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:33:22    170s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:33:22    170s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:33:22    170s] (I)      Site width          :   400  (dbu)
[05/14 01:33:22    170s] (I)      Row height          :  3420  (dbu)
[05/14 01:33:22    170s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:33:22    170s] (I)      GCell width         :  3420  (dbu)
[05/14 01:33:22    170s] (I)      GCell height        :  3420  (dbu)
[05/14 01:33:22    170s] (I)      Grid                :   102   103    11
[05/14 01:33:22    170s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:33:22    170s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:33:22    170s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:33:22    170s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:33:22    170s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:33:22    170s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:33:22    170s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:33:22    170s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:33:22    170s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:33:22    170s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:33:22    170s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:33:22    170s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:33:22    170s] (I)      --------------------------------------------------------
[05/14 01:33:22    170s] 
[05/14 01:33:22    170s] [NR-eGR] ============ Routing rule table ============
[05/14 01:33:22    170s] [NR-eGR] Rule id: 0  Nets: 2067
[05/14 01:33:22    170s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:33:22    170s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:33:22    170s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:33:22    170s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:33:22    170s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:33:22    170s] [NR-eGR] Rule id: 1  Nets: 6
[05/14 01:33:22    170s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:33:22    170s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:33:22    170s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:33:22    170s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:33:22    170s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:33:22    170s] [NR-eGR] ========================================
[05/14 01:33:22    170s] [NR-eGR] 
[05/14 01:33:22    170s] (I)      =============== Blocked Tracks ===============
[05/14 01:33:22    170s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:22    170s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:33:22    170s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:22    170s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:33:22    170s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:33:22    170s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:33:22    170s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:33:22    170s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:33:22    170s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:33:22    170s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:22    170s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      Reset routing kernel
[05/14 01:33:22    170s] (I)      Started Global Routing ( Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      totalPins=8046  totalGlobalPin=7923 (98.47%)
[05/14 01:33:22    170s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:33:22    170s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1a Route ============
[05/14 01:33:22    170s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1b Route ============
[05/14 01:33:22    170s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:33:22    170s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1c Route ============
[05/14 01:33:22    170s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1d Route ============
[05/14 01:33:22    170s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1e Route ============
[05/14 01:33:22    170s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:33:22    170s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1l Route ============
[05/14 01:33:22    170s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:33:22    170s] [NR-eGR] Layer group 2: route 2067 net(s) in layer range [2, 11]
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1a Route ============
[05/14 01:33:22    170s] (I)      Usage: 18570 = (9265 H, 9305 V) = (2.24% H, 2.35% V) = (1.584e+04um H, 1.591e+04um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1b Route ============
[05/14 01:33:22    170s] (I)      Usage: 18570 = (9265 H, 9305 V) = (2.24% H, 2.35% V) = (1.584e+04um H, 1.591e+04um V)
[05/14 01:33:22    170s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.175470e+04um
[05/14 01:33:22    170s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:33:22    170s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1c Route ============
[05/14 01:33:22    170s] (I)      Usage: 18570 = (9265 H, 9305 V) = (2.24% H, 2.35% V) = (1.584e+04um H, 1.591e+04um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1d Route ============
[05/14 01:33:22    170s] (I)      Usage: 18570 = (9265 H, 9305 V) = (2.24% H, 2.35% V) = (1.584e+04um H, 1.591e+04um V)
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1e Route ============
[05/14 01:33:22    170s] (I)      Usage: 18570 = (9265 H, 9305 V) = (2.24% H, 2.35% V) = (1.584e+04um H, 1.591e+04um V)
[05/14 01:33:22    170s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.175470e+04um
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] (I)      ============  Phase 1l Route ============
[05/14 01:33:22    170s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:33:22    170s] (I)      Layer  2:      89136     11070         0           0       88954    ( 0.00%) 
[05/14 01:33:22    170s] (I)      Layer  3:      93064     13156         0         873       92754    ( 0.93%) 
[05/14 01:33:22    170s] (I)      Layer  4:      89136      6379         0           0       88954    ( 0.00%) 
[05/14 01:33:22    170s] (I)      Layer  5:      93059       657         0         909       92718    ( 0.97%) 
[05/14 01:33:22    170s] (I)      Layer  6:      88554        16         0           0       88954    ( 0.00%) 
[05/14 01:33:22    170s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:33:22    170s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:33:22    170s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:33:22    170s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:33:22    170s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:33:22    170s] (I)      Total:        801614     31278         0        3963      799392    ( 0.49%) 
[05/14 01:33:22    170s] (I)      
[05/14 01:33:22    170s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:33:22    170s] [NR-eGR]                        OverCon            
[05/14 01:33:22    170s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:33:22    170s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:33:22    170s] [NR-eGR] ----------------------------------------------
[05/14 01:33:22    170s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR] ----------------------------------------------
[05/14 01:33:22    170s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:33:22    170s] [NR-eGR] 
[05/14 01:33:22    170s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:33:22    170s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:33:22    170s] (I)      ============= Track Assignment ============
[05/14 01:33:22    170s] (I)      Started Track Assignment (1T) ( Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:33:22    170s] (I)      Run Multi-thread track assignment
[05/14 01:33:22    170s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] (I)      Started Export ( Curr Mem: 1845.29 MB )
[05/14 01:33:22    170s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:33:22    170s] [NR-eGR] ------------------------------------
[05/14 01:33:22    170s] [NR-eGR]  Metal1   (1H)             0   8256 
[05/14 01:33:22    170s] [NR-eGR]  Metal2   (2V)         14839  11642 
[05/14 01:33:22    170s] [NR-eGR]  Metal3   (3H)         17483   1469 
[05/14 01:33:22    170s] [NR-eGR]  Metal4   (4V)          4934    189 
[05/14 01:33:22    170s] [NR-eGR]  Metal5   (5H)           887      6 
[05/14 01:33:22    170s] [NR-eGR]  Metal6   (6V)            28      0 
[05/14 01:33:22    170s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:33:22    170s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:33:22    170s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:33:22    170s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:33:22    170s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:33:22    170s] [NR-eGR] ------------------------------------
[05/14 01:33:22    170s] [NR-eGR]           Total        38171  21562 
[05/14 01:33:22    170s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:22    170s] [NR-eGR] Total half perimeter of net bounding box: 31178um
[05/14 01:33:22    170s] [NR-eGR] Total length: 38171um, number of vias: 21562
[05/14 01:33:22    170s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:22    170s] [NR-eGR] Total eGR-routed clock nets wire length: 2250um, number of vias: 2006
[05/14 01:33:22    170s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:22    170s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1827.28 MB )
[05/14 01:33:22    170s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.34 sec, Curr Mem: 1811.28 MB )
[05/14 01:33:22    170s] (I)      ====================================== Runtime Summary ======================================
[05/14 01:33:22    170s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 01:33:22    170s] (I)      ---------------------------------------------------------------------------------------------
[05/14 01:33:22    170s] (I)       Early Global Route kernel               100.00%  141.68 sec  142.03 sec  0.34 sec  0.22 sec 
[05/14 01:33:22    170s] (I)       +-Import and model                       13.62%  141.69 sec  141.74 sec  0.05 sec  0.04 sec 
[05/14 01:33:22    170s] (I)       | +-Create place DB                       2.35%  141.69 sec  141.70 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | +-Import place data                   2.31%  141.69 sec  141.70 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read instances and placement      0.67%  141.69 sec  141.69 sec  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read nets                         1.51%  141.69 sec  141.70 sec  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Create route DB                       7.36%  141.70 sec  141.72 sec  0.03 sec  0.02 sec 
[05/14 01:33:22    170s] (I)       | | +-Import route data (1T)              7.25%  141.70 sec  141.72 sec  0.02 sec  0.02 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.57%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read routing blockages          0.00%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read instance blockages         0.17%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read PG blockages               0.05%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read clock blockages            0.01%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read other blockages            0.02%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read halo blockages             0.02%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Read boundary cut boxes         0.00%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read blackboxes                   0.01%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read prerouted                    0.47%  141.71 sec  141.71 sec  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read unlegalized nets             0.10%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Read nets                         0.29%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Set up via pillars                0.01%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Initialize 3D grid graph          0.05%  141.71 sec  141.71 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Model blockage capacity           3.07%  141.71 sec  141.72 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Initialize 3D capacity          2.88%  141.71 sec  141.72 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | +-Read aux data                         0.00%  141.72 sec  141.72 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Others data preparation               0.92%  141.72 sec  141.73 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Create route kernel                   2.62%  141.73 sec  141.74 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       +-Global Routing                         29.73%  141.74 sec  141.84 sec  0.10 sec  0.05 sec 
[05/14 01:33:22    170s] (I)       | +-Initialization                        0.22%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Net group 1                           2.31%  141.74 sec  141.75 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | +-Generate topology                   0.12%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1a                            0.71%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Pattern routing (1T)              0.33%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1b                            0.02%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1c                            0.01%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1d                            0.01%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1e                            0.48%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Route legalization                0.09%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Legalize Blockage Violations    0.04%  141.74 sec  141.74 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1l                            0.46%  141.74 sec  141.75 sec  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Layer assignment (1T)             0.36%  141.75 sec  141.75 sec  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | +-Net group 2                          25.14%  141.75 sec  141.83 sec  0.09 sec  0.03 sec 
[05/14 01:33:22    170s] (I)       | | +-Generate topology                   0.78%  141.75 sec  141.75 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1a                            3.64%  141.75 sec  141.77 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Pattern routing (1T)              3.28%  141.75 sec  141.77 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | | +-Add via demand to 2D              0.21%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1b                            0.03%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1c                            0.01%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1d                            0.01%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1e                            0.54%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | +-Route legalization                0.23%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | | | +-Legalize Blockage Violations    0.18%  141.77 sec  141.77 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | | +-Phase 1l                           18.37%  141.77 sec  141.83 sec  0.06 sec  0.02 sec 
[05/14 01:33:22    170s] (I)       | | | +-Layer assignment (1T)            17.97%  141.77 sec  141.83 sec  0.06 sec  0.02 sec 
[05/14 01:33:22    170s] (I)       | +-Clean cong LA                         0.00%  141.83 sec  141.83 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       +-Export 3D cong map                      3.22%  141.84 sec  141.85 sec  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Export 2D cong map                    0.10%  141.85 sec  141.85 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       +-Extract Global 3D Wires                 0.17%  141.85 sec  141.85 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       +-Track Assignment (1T)                  27.44%  141.85 sec  141.95 sec  0.09 sec  0.05 sec 
[05/14 01:33:22    170s] (I)       | +-Initialization                        0.04%  141.85 sec  141.86 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Track Assignment Kernel              27.09%  141.86 sec  141.95 sec  0.09 sec  0.05 sec 
[05/14 01:33:22    170s] (I)       | +-Free Memory                           0.00%  141.95 sec  141.95 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       +-Export                                 20.57%  141.95 sec  142.02 sec  0.07 sec  0.07 sec 
[05/14 01:33:22    170s] (I)       | +-Export DB wires                       4.89%  141.95 sec  141.97 sec  0.02 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | +-Export all nets                     3.58%  141.95 sec  141.96 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | | +-Set wire vias                       0.99%  141.96 sec  141.97 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Report wirelength                     3.84%  141.97 sec  141.98 sec  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)       | +-Update net boxes                      1.79%  141.98 sec  141.99 sec  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)       | +-Update timing                         9.82%  141.99 sec  142.02 sec  0.03 sec  0.05 sec 
[05/14 01:33:22    170s] (I)       +-Postprocess design                      1.35%  142.02 sec  142.02 sec  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)      ===================== Summary by functions =====================
[05/14 01:33:22    170s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:33:22    170s] (I)      ----------------------------------------------------------------
[05/14 01:33:22    170s] (I)        0  Early Global Route kernel      100.00%  0.34 sec  0.22 sec 
[05/14 01:33:22    170s] (I)        1  Global Routing                  29.73%  0.10 sec  0.05 sec 
[05/14 01:33:22    170s] (I)        1  Track Assignment (1T)           27.44%  0.09 sec  0.05 sec 
[05/14 01:33:22    170s] (I)        1  Export                          20.57%  0.07 sec  0.07 sec 
[05/14 01:33:22    170s] (I)        1  Import and model                13.62%  0.05 sec  0.04 sec 
[05/14 01:33:22    170s] (I)        1  Export 3D cong map               3.22%  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        1  Postprocess design               1.35%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        1  Extract Global 3D Wires          0.17%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Track Assignment Kernel         27.09%  0.09 sec  0.05 sec 
[05/14 01:33:22    170s] (I)        2  Net group 2                     25.14%  0.09 sec  0.03 sec 
[05/14 01:33:22    170s] (I)        2  Update timing                    9.82%  0.03 sec  0.05 sec 
[05/14 01:33:22    170s] (I)        2  Create route DB                  7.36%  0.03 sec  0.02 sec 
[05/14 01:33:22    170s] (I)        2  Export DB wires                  4.89%  0.02 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        2  Report wirelength                3.84%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        2  Create route kernel              2.62%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        2  Create place DB                  2.35%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        2  Net group 1                      2.31%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        2  Update net boxes                 1.79%  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Others data preparation          0.92%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Initialization                   0.26%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1l                        18.83%  0.06 sec  0.03 sec 
[05/14 01:33:22    170s] (I)        3  Import route data (1T)           7.25%  0.02 sec  0.02 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1a                         4.36%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        3  Export all nets                  3.58%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        3  Import place data                2.31%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1e                         1.02%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Set wire vias                    0.99%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Generate topology                0.90%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Layer assignment (1T)           18.32%  0.06 sec  0.03 sec 
[05/14 01:33:22    170s] (I)        4  Pattern routing (1T)             3.61%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        4  Model blockage capacity          3.07%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        4  Read nets                        1.80%  0.01 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Read instances and placement     0.67%  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        4  Read blockages ( Layer 2-11 )    0.57%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Read prerouted                   0.47%  0.00 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        4  Route legalization               0.32%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Add via demand to 2D             0.21%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Read unlegalized nets            0.10%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Initialize 3D capacity           2.88%  0.01 sec  0.01 sec 
[05/14 01:33:22    170s] (I)        5  Legalize Blockage Violations     0.22%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read instance blockages          0.17%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:33:22    170s] Extraction called for design 'mcs4' of instances=2125 and nets=2184 using extraction engine 'preRoute' .
[05/14 01:33:22    170s] PreRoute RC Extraction called for design mcs4.
[05/14 01:33:22    170s] RC Extraction called in multi-corner(2) mode.
[05/14 01:33:22    170s] RCMode: PreRoute
[05/14 01:33:22    170s]       RC Corner Indexes            0       1   
[05/14 01:33:22    170s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:33:22    170s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:22    170s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:22    170s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:22    170s] Shrink Factor                : 1.00000
[05/14 01:33:22    170s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:33:22    170s] Using Quantus QRC technology file ...
[05/14 01:33:22    170s] 
[05/14 01:33:22    170s] Trim Metal Layers:
[05/14 01:33:22    170s] LayerId::1 widthSet size::1
[05/14 01:33:22    170s] LayerId::2 widthSet size::1
[05/14 01:33:22    170s] LayerId::3 widthSet size::1
[05/14 01:33:22    170s] LayerId::4 widthSet size::1
[05/14 01:33:22    170s] LayerId::5 widthSet size::1
[05/14 01:33:22    170s] LayerId::6 widthSet size::1
[05/14 01:33:22    170s] LayerId::7 widthSet size::1
[05/14 01:33:22    170s] LayerId::8 widthSet size::1
[05/14 01:33:22    170s] LayerId::9 widthSet size::1
[05/14 01:33:22    170s] LayerId::10 widthSet size::1
[05/14 01:33:22    170s] LayerId::11 widthSet size::1
[05/14 01:33:22    170s] Updating RC grid for preRoute extraction ...
[05/14 01:33:22    170s] eee: pegSigSF::1.070000
[05/14 01:33:22    170s] Initializing multi-corner resistance tables ...
[05/14 01:33:22    170s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:33:22    170s] eee: l::2 avDens::0.126362 usedTrk::896.729885 availTrk::7096.500000 sigTrk::896.729885
[05/14 01:33:22    170s] eee: l::3 avDens::0.122710 usedTrk::1038.130000 availTrk::8460.000000 sigTrk::1038.130000
[05/14 01:33:22    170s] eee: l::4 avDens::0.038601 usedTrk::290.437397 availTrk::7524.000000 sigTrk::290.437397
[05/14 01:33:22    170s] eee: l::5 avDens::0.014413 usedTrk::51.886549 availTrk::3600.000000 sigTrk::51.886549
[05/14 01:33:22    170s] eee: l::6 avDens::0.017969 usedTrk::21.508772 availTrk::1197.000000 sigTrk::21.508772
[05/14 01:33:22    170s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:22    170s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:22    170s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:22    170s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:22    170s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:22    170s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:22    170s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.064729 ; aWlH: 0.000000 ; Pmax: 0.806400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:33:22    170s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1811.277M)
[05/14 01:33:22    171s] Compute RC Scale Done ...
[05/14 01:33:22    171s] OPERPROF: Starting HotSpotCal at level 1, MEM:1830.4M, EPOCH TIME: 1747200802.959911
[05/14 01:33:22    171s] [hotspot] +------------+---------------+---------------+
[05/14 01:33:22    171s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:33:22    171s] [hotspot] +------------+---------------+---------------+
[05/14 01:33:22    171s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:33:22    171s] [hotspot] +------------+---------------+---------------+
[05/14 01:33:22    171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:33:22    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:33:22    171s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1830.4M, EPOCH TIME: 1747200802.967984
[05/14 01:33:22    171s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/14 01:33:22    171s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 01:33:22    171s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:02:51.0/0:05:36.4 (0.5), mem = 1830.4M
[05/14 01:33:22    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.21
[05/14 01:33:22    171s] ### Creating RouteCongInterface, started
[05/14 01:33:23    171s] 
[05/14 01:33:23    171s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:33:23    171s] 
[05/14 01:33:23    171s] #optDebug: {0, 1.000}
[05/14 01:33:23    171s] ### Creating RouteCongInterface, finished
[05/14 01:33:23    171s] Updated routing constraints on 0 nets.
[05/14 01:33:23    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.21
[05/14 01:33:23    171s] Bottom Preferred Layer:
[05/14 01:33:23    171s] +---------------+------------+----------+
[05/14 01:33:23    171s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:23    171s] +---------------+------------+----------+
[05/14 01:33:23    171s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:23    171s] +---------------+------------+----------+
[05/14 01:33:23    171s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:51.1/0:05:36.5 (0.5), mem = 1830.4M
[05/14 01:33:23    171s] 
[05/14 01:33:23    171s] =============================================================================================
[05/14 01:33:23    171s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/14 01:33:23    171s] =============================================================================================
[05/14 01:33:23    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:23    171s] ---------------------------------------------------------------------------------------------
[05/14 01:33:23    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  67.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:33:23    171s] [ MISC                   ]          0:00:00.0  (  32.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:33:23    171s] ---------------------------------------------------------------------------------------------
[05/14 01:33:23    171s]  CongRefineRouteType #4 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:33:23    171s] ---------------------------------------------------------------------------------------------
[05/14 01:33:23    171s] 
[05/14 01:33:23    171s] End: GigaOpt Route Type Constraints Refinement
[05/14 01:33:23    171s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:23    171s] #################################################################################
[05/14 01:33:23    171s] # Design Stage: PreRoute
[05/14 01:33:23    171s] # Design Name: mcs4
[05/14 01:33:23    171s] # Design Mode: 45nm
[05/14 01:33:23    171s] # Analysis Mode: MMMC OCV 
[05/14 01:33:23    171s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:23    171s] # Signoff Settings: SI Off 
[05/14 01:33:23    171s] #################################################################################
[05/14 01:33:23    171s] Calculate early delays in OCV mode...
[05/14 01:33:23    171s] Calculate late delays in OCV mode...
[05/14 01:33:23    171s] Calculate early delays in OCV mode...
[05/14 01:33:23    171s] Calculate late delays in OCV mode...
[05/14 01:33:23    171s] Topological Sorting (REAL = 0:00:00.0, MEM = 1820.4M, InitMEM = 1820.4M)
[05/14 01:33:23    171s] Start delay calculation (fullDC) (1 T). (MEM=1820.36)
[05/14 01:33:23    171s] End AAE Lib Interpolated Model. (MEM=1840.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:23    171s] Total number of fetched objects 2161
[05/14 01:33:24    172s] Total number of fetched objects 2161
[05/14 01:33:24    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:24    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:24    172s] End delay calculation. (MEM=1856.79 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:33:24    172s] End delay calculation (fullDC). (MEM=1856.79 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:24    172s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1856.8M) ***
[05/14 01:33:24    172s] Begin: GigaOpt postEco DRV Optimization
[05/14 01:33:24    172s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/14 01:33:24    172s] *** DrvOpt #12 [begin] : totSession cpu/real = 0:02:52.3/0:05:37.8 (0.5), mem = 1856.8M
[05/14 01:33:24    172s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:24    172s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:24    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.22
[05/14 01:33:24    172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:24    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=1856.8M
[05/14 01:33:24    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.8M, EPOCH TIME: 1747200804.340158
[05/14 01:33:24    172s] z: 2, totalTracks: 1
[05/14 01:33:24    172s] z: 4, totalTracks: 1
[05/14 01:33:24    172s] z: 6, totalTracks: 1
[05/14 01:33:24    172s] z: 8, totalTracks: 1
[05/14 01:33:24    172s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:33:24    172s] All LLGs are deleted
[05/14 01:33:24    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1856.8M, EPOCH TIME: 1747200804.344903
[05/14 01:33:24    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1856.8M, EPOCH TIME: 1747200804.345377
[05/14 01:33:24    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.8M, EPOCH TIME: 1747200804.345990
[05/14 01:33:24    172s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1856.8M, EPOCH TIME: 1747200804.347978
[05/14 01:33:24    172s] Core basic site is CoreSite
[05/14 01:33:24    172s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1856.8M, EPOCH TIME: 1747200804.378194
[05/14 01:33:24    172s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.083, MEM:1856.8M, EPOCH TIME: 1747200804.461232
[05/14 01:33:24    172s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:33:24    172s] SiteArray: use 405,504 bytes
[05/14 01:33:24    172s] SiteArray: current memory after site array memory allocation 1856.8M
[05/14 01:33:24    172s] SiteArray: FP blocked sites are writable
[05/14 01:33:24    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:33:24    172s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1856.8M, EPOCH TIME: 1747200804.475569
[05/14 01:33:24    172s] Process 45903 wires and vias for routing blockage and capacity analysis
[05/14 01:33:24    172s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.029, MEM:1856.8M, EPOCH TIME: 1747200804.504742
[05/14 01:33:24    172s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.159, MEM:1856.8M, EPOCH TIME: 1747200804.506587
[05/14 01:33:24    172s] 
[05/14 01:33:24    172s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:24    172s] 
[05/14 01:33:24    172s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:24    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.181, MEM:1856.8M, EPOCH TIME: 1747200804.527113
[05/14 01:33:24    172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1856.8M, EPOCH TIME: 1747200804.527281
[05/14 01:33:24    172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1856.8M, EPOCH TIME: 1747200804.527386
[05/14 01:33:24    172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1856.8MB).
[05/14 01:33:24    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.188, MEM:1856.8M, EPOCH TIME: 1747200804.528505
[05/14 01:33:24    172s] TotalInstCnt at PhyDesignMc Initialization: 2,125
[05/14 01:33:24    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=1856.8M
[05/14 01:33:24    172s] ### Creating RouteCongInterface, started
[05/14 01:33:24    172s] 
[05/14 01:33:24    172s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 01:33:24    172s] 
[05/14 01:33:24    172s] #optDebug: {0, 1.000}
[05/14 01:33:24    172s] ### Creating RouteCongInterface, finished
[05/14 01:33:24    172s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 01:33:24    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1856.8M
[05/14 01:33:24    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1856.8M
[05/14 01:33:25    172s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1891.1M, EPOCH TIME: 1747200805.003195
[05/14 01:33:25    172s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1891.1M, EPOCH TIME: 1747200805.003487
[05/14 01:33:25    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:25    172s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 01:33:25    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:25    172s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 01:33:25    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:25    173s] Info: violation cost 26.565924 (cap = 4.166814, tran = 22.399109, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:25    173s] |     2|    22|    -1.03|     4|     8|    -0.00|     0|     0|     0|     0|    34.66|     0.00|       0|       0|       0| 26.86%|          |         |
[05/14 01:33:25    173s] Info: violation cost 25.915924 (cap = 4.166814, tran = 21.749109, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:25    173s] |     1|     6|    -1.03|     4|     8|    -0.00|     0|     0|     0|     0|    34.67|     0.00|       0|       0|       1| 26.87%| 0:00:00.0|  1926.2M|
[05/14 01:33:25    173s] Info: violation cost 25.915924 (cap = 4.166814, tran = 21.749109, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 01:33:25    173s] |     1|     6|    -1.03|     4|     8|    -0.00|     0|     0|     0|     0|    34.67|     0.00|       0|       0|       0| 26.87%| 0:00:00.0|  1926.2M|
[05/14 01:33:25    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] ###############################################################################
[05/14 01:33:25    173s] #
[05/14 01:33:25    173s] #  Large fanout net report:  
[05/14 01:33:25    173s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 01:33:25    173s] #     - current density: 26.87
[05/14 01:33:25    173s] #
[05/14 01:33:25    173s] #  List of high fanout nets:
[05/14 01:33:25    173s] #
[05/14 01:33:25    173s] ###############################################################################
[05/14 01:33:25    173s] Bottom Preferred Layer:
[05/14 01:33:25    173s] +---------------+------------+----------+
[05/14 01:33:25    173s] |     Layer     |    CLK     |   Rule   |
[05/14 01:33:25    173s] +---------------+------------+----------+
[05/14 01:33:25    173s] | Metal3 (z=3)  |         69 | default  |
[05/14 01:33:25    173s] +---------------+------------+----------+
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] =======================================================================
[05/14 01:33:25    173s]                 Reasons for remaining drv violations
[05/14 01:33:25    173s] =======================================================================
[05/14 01:33:25    173s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] MultiBuffering failure reasons
[05/14 01:33:25    173s] ------------------------------------------------
[05/14 01:33:25    173s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1926.2M) ***
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Total-nets :: 2136, Stn-nets :: 6, ratio :: 0.280899 %, Total-len 38170.9, Stn-len 611.08
[05/14 01:33:25    173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.1M, EPOCH TIME: 1747200805.289197
[05/14 01:33:25    173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1843.1M, EPOCH TIME: 1747200805.298743
[05/14 01:33:25    173s] TotalInstCnt at PhyDesignMc Destruction: 2,125
[05/14 01:33:25    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.22
[05/14 01:33:25    173s] *** DrvOpt #12 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:02:53.1/0:05:38.8 (0.5), mem = 1843.1M
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] =============================================================================================
[05/14 01:33:25    173s]  Step TAT Report for DrvOpt #12                                                 21.12-s106_1
[05/14 01:33:25    173s] =============================================================================================
[05/14 01:33:25    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:25    173s] ---------------------------------------------------------------------------------------------
[05/14 01:33:25    173s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:25    173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  21.8 % )     0:00:00.2 /  0:00:00.1    0.6
[05/14 01:33:25    173s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:33:25    173s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:33:25    173s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ OptEval                ]      2   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:33:25    173s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 01:33:25    173s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.4
[05/14 01:33:25    173s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:25    173s] [ MISC                   ]          0:00:00.5  (  50.9 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 01:33:25    173s] ---------------------------------------------------------------------------------------------
[05/14 01:33:25    173s]  DrvOpt #12 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.8    0.8
[05/14 01:33:25    173s] ---------------------------------------------------------------------------------------------
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] End: GigaOpt postEco DRV Optimization
[05/14 01:33:25    173s] **INFO: Flow update: Design timing is met.
[05/14 01:33:25    173s] Running refinePlace -preserveRouting true -hardFence false
[05/14 01:33:25    173s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1843.1M, EPOCH TIME: 1747200805.307901
[05/14 01:33:25    173s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1843.1M, EPOCH TIME: 1747200805.308000
[05/14 01:33:25    173s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1843.1M, EPOCH TIME: 1747200805.308103
[05/14 01:33:25    173s] z: 2, totalTracks: 1
[05/14 01:33:25    173s] z: 4, totalTracks: 1
[05/14 01:33:25    173s] z: 6, totalTracks: 1
[05/14 01:33:25    173s] z: 8, totalTracks: 1
[05/14 01:33:25    173s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:33:25    173s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1843.1M, EPOCH TIME: 1747200805.315417
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:25    173s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.039, MEM:1843.1M, EPOCH TIME: 1747200805.354557
[05/14 01:33:25    173s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1843.1M, EPOCH TIME: 1747200805.354686
[05/14 01:33:25    173s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1843.1M, EPOCH TIME: 1747200805.354755
[05/14 01:33:25    173s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1843.1MB).
[05/14 01:33:25    173s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.047, MEM:1843.1M, EPOCH TIME: 1747200805.355301
[05/14 01:33:25    173s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.047, MEM:1843.1M, EPOCH TIME: 1747200805.355359
[05/14 01:33:25    173s] TDRefine: refinePlace mode is spiral
[05/14 01:33:25    173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.13
[05/14 01:33:25    173s] OPERPROF:   Starting RefinePlace at level 2, MEM:1843.1M, EPOCH TIME: 1747200805.355432
[05/14 01:33:25    173s] *** Starting refinePlace (0:02:53 mem=1843.1M) ***
[05/14 01:33:25    173s] Total net bbox length = 3.118e+04 (1.506e+04 1.611e+04) (ext = 1.650e+02)
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:25    173s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1843.1M, EPOCH TIME: 1747200805.357676
[05/14 01:33:25    173s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:33:25    173s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1843.1M, EPOCH TIME: 1747200805.359964
[05/14 01:33:25    173s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:25    173s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Starting Small incrNP...
[05/14 01:33:25    173s] User Input Parameters:
[05/14 01:33:25    173s] - Congestion Driven    : Off
[05/14 01:33:25    173s] - Timing Driven        : Off
[05/14 01:33:25    173s] - Area-Violation Based : Off
[05/14 01:33:25    173s] - Start Rollback Level : -5
[05/14 01:33:25    173s] - Legalized            : On
[05/14 01:33:25    173s] - Window Based         : Off
[05/14 01:33:25    173s] - eDen incr mode       : Off
[05/14 01:33:25    173s] - Small incr mode      : On
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1843.1M, EPOCH TIME: 1747200805.366908
[05/14 01:33:25    173s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1843.1M, EPOCH TIME: 1747200805.367496
[05/14 01:33:25    173s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:1843.1M, EPOCH TIME: 1747200805.368336
[05/14 01:33:25    173s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 01:33:25    173s] Density distribution unevenness ratio = 44.158%
[05/14 01:33:25    173s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:1843.1M, EPOCH TIME: 1747200805.368461
[05/14 01:33:25    173s] cost 0.641587, thresh 1.000000
[05/14 01:33:25    173s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1843.1M)
[05/14 01:33:25    173s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:25    173s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1843.1M, EPOCH TIME: 1747200805.368709
[05/14 01:33:25    173s] Starting refinePlace ...
[05/14 01:33:25    173s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:25    173s] One DDP V2 for no tweak run.
[05/14 01:33:25    173s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:25    173s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 01:33:25    173s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1843.1MB) @(0:02:53 - 0:02:53).
[05/14 01:33:25    173s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:33:25    173s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:33:25    173s] Move report: legalization moves 4 insts, mean move: 0.73 um, max move: 1.71 um spiral
[05/14 01:33:25    173s] 	Max move on inst (postCTSdrvFE_OFC125_FE_DBTN0_n_232): (154.20, 67.64) --> (154.20, 65.93)
[05/14 01:33:25    173s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 01:33:25    173s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:33:25    173s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1846.2MB) @(0:02:53 - 0:02:53).
[05/14 01:33:25    173s] Move report: Detail placement moves 4 insts, mean move: 0.73 um, max move: 1.71 um 
[05/14 01:33:25    173s] 	Max move on inst (postCTSdrvFE_OFC125_FE_DBTN0_n_232): (154.20, 67.64) --> (154.20, 65.93)
[05/14 01:33:25    173s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1846.2MB
[05/14 01:33:25    173s] Statistics of distance of Instance movement in refine placement:
[05/14 01:33:25    173s]   maximum (X+Y) =         1.71 um
[05/14 01:33:25    173s]   inst (postCTSdrvFE_OFC125_FE_DBTN0_n_232) with max move: (154.2, 67.64) -> (154.2, 65.93)
[05/14 01:33:25    173s]   mean    (X+Y) =         0.73 um
[05/14 01:33:25    173s] Summary Report:
[05/14 01:33:25    173s] Instances move: 4 (out of 2057 movable)
[05/14 01:33:25    173s] Instances flipped: 0
[05/14 01:33:25    173s] Mean displacement: 0.73 um
[05/14 01:33:25    173s] Max displacement: 1.71 um (Instance: postCTSdrvFE_OFC125_FE_DBTN0_n_232) (154.2, 67.64) -> (154.2, 65.93)
[05/14 01:33:25    173s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[05/14 01:33:25    173s] Total instances moved : 4
[05/14 01:33:25    173s] Ripped up 8 affected routes.
[05/14 01:33:25    173s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.342, MEM:1846.2M, EPOCH TIME: 1747200805.710246
[05/14 01:33:25    173s] Total net bbox length = 3.118e+04 (1.506e+04 1.611e+04) (ext = 1.650e+02)
[05/14 01:33:25    173s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1846.2MB
[05/14 01:33:25    173s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1846.2MB) @(0:02:53 - 0:02:53).
[05/14 01:33:25    173s] *** Finished refinePlace (0:02:53 mem=1846.2M) ***
[05/14 01:33:25    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.13
[05/14 01:33:25    173s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.356, MEM:1846.2M, EPOCH TIME: 1747200805.711543
[05/14 01:33:25    173s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1846.2M, EPOCH TIME: 1747200805.711612
[05/14 01:33:25    173s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.011, MEM:1843.2M, EPOCH TIME: 1747200805.723037
[05/14 01:33:25    173s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.220, REAL:0.415, MEM:1843.2M, EPOCH TIME: 1747200805.723174
[05/14 01:33:25    173s] **INFO: Flow update: Design timing is met.
[05/14 01:33:25    173s] **INFO: Flow update: Design timing is met.
[05/14 01:33:25    173s] **INFO: Flow update: Design timing is met.
[05/14 01:33:25    173s] #optDebug: fT-D <X 1 0 0 0>
[05/14 01:33:25    173s] Register exp ratio and priority group on 0 nets on 2157 nets : 
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Active setup views:
[05/14 01:33:25    173s]  AnalysisView_BC
[05/14 01:33:25    173s]   Dominating endpoints: 0
[05/14 01:33:25    173s]   Dominating TNS: -0.000
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s]  AnalysisView_WC
[05/14 01:33:25    173s]   Dominating endpoints: 0
[05/14 01:33:25    173s]   Dominating TNS: -0.000
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Extraction called for design 'mcs4' of instances=2125 and nets=2184 using extraction engine 'preRoute' .
[05/14 01:33:25    173s] PreRoute RC Extraction called for design mcs4.
[05/14 01:33:25    173s] RC Extraction called in multi-corner(2) mode.
[05/14 01:33:25    173s] RCMode: PreRoute
[05/14 01:33:25    173s]       RC Corner Indexes            0       1   
[05/14 01:33:25    173s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:33:25    173s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:25    173s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:25    173s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:25    173s] Shrink Factor                : 1.00000
[05/14 01:33:25    173s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:33:25    173s] Using Quantus QRC technology file ...
[05/14 01:33:25    173s] 
[05/14 01:33:25    173s] Trim Metal Layers:
[05/14 01:33:25    173s] LayerId::1 widthSet size::1
[05/14 01:33:25    173s] LayerId::2 widthSet size::1
[05/14 01:33:25    173s] LayerId::3 widthSet size::1
[05/14 01:33:25    173s] LayerId::4 widthSet size::1
[05/14 01:33:25    173s] LayerId::5 widthSet size::1
[05/14 01:33:25    173s] LayerId::6 widthSet size::1
[05/14 01:33:25    173s] LayerId::7 widthSet size::1
[05/14 01:33:25    173s] LayerId::8 widthSet size::1
[05/14 01:33:25    173s] LayerId::9 widthSet size::1
[05/14 01:33:25    173s] LayerId::10 widthSet size::1
[05/14 01:33:25    173s] LayerId::11 widthSet size::1
[05/14 01:33:25    173s] Updating RC grid for preRoute extraction ...
[05/14 01:33:25    173s] eee: pegSigSF::1.070000
[05/14 01:33:25    173s] Initializing multi-corner resistance tables ...
[05/14 01:33:25    173s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:33:25    173s] eee: l::2 avDens::0.125351 usedTrk::889.550970 availTrk::7096.500000 sigTrk::889.550970
[05/14 01:33:25    173s] eee: l::3 avDens::0.121068 usedTrk::1024.239355 availTrk::8460.000000 sigTrk::1024.239355
[05/14 01:33:25    173s] eee: l::4 avDens::0.037780 usedTrk::284.254064 availTrk::7524.000000 sigTrk::284.254064
[05/14 01:33:25    173s] eee: l::5 avDens::0.012869 usedTrk::45.171930 availTrk::3510.000000 sigTrk::45.171930
[05/14 01:33:25    173s] eee: l::6 avDens::0.017969 usedTrk::21.508772 availTrk::1197.000000 sigTrk::21.508772
[05/14 01:33:25    173s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:25    173s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:25    173s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:25    173s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:25    173s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:25    173s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:25    173s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.058723 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:33:26    173s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1807.340M)
[05/14 01:33:26    173s] Starting delay calculation for Setup views
[05/14 01:33:26    173s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:26    173s] #################################################################################
[05/14 01:33:26    173s] # Design Stage: PreRoute
[05/14 01:33:26    173s] # Design Name: mcs4
[05/14 01:33:26    173s] # Design Mode: 45nm
[05/14 01:33:26    173s] # Analysis Mode: MMMC OCV 
[05/14 01:33:26    173s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:26    173s] # Signoff Settings: SI Off 
[05/14 01:33:26    173s] #################################################################################
[05/14 01:33:26    173s] Calculate early delays in OCV mode...
[05/14 01:33:26    173s] Calculate late delays in OCV mode...
[05/14 01:33:26    173s] Calculate early delays in OCV mode...
[05/14 01:33:26    173s] Calculate late delays in OCV mode...
[05/14 01:33:26    173s] Topological Sorting (REAL = 0:00:00.0, MEM = 1815.6M, InitMEM = 1815.6M)
[05/14 01:33:26    173s] Start delay calculation (fullDC) (1 T). (MEM=1815.63)
[05/14 01:33:26    173s] End AAE Lib Interpolated Model. (MEM=1835.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:26    174s] Total number of fetched objects 2161
[05/14 01:33:27    174s] Total number of fetched objects 2161
[05/14 01:33:27    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:27    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:27    174s] End delay calculation. (MEM=1856.59 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:33:27    174s] End delay calculation (fullDC). (MEM=1856.59 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:27    174s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1856.6M) ***
[05/14 01:33:27    174s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:55 mem=1856.6M)
[05/14 01:33:27    174s] Reported timing to dir ./timingReports
[05/14 01:33:27    174s] **optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1559.0M, totSessionCpu=0:02:55 **
[05/14 01:33:27    174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1815.6M, EPOCH TIME: 1747200807.284612
[05/14 01:33:27    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.043, MEM:1815.6M, EPOCH TIME: 1747200807.327962
[05/14 01:33:29    175s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.670  | 44.377  | 34.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.865%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:25, mem = 1559.7M, totSessionCpu=0:02:55 **
[05/14 01:33:29    175s] 
[05/14 01:33:29    175s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:29    175s] Deleting Lib Analyzer.
[05/14 01:33:29    175s] 
[05/14 01:33:29    175s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:29    175s] *** Finished optDesign ***
[05/14 01:33:29    175s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:29    175s] Info: Destroy the CCOpt slew target map.
[05/14 01:33:29    175s] clean pInstBBox. size 0
[05/14 01:33:29    175s] All LLGs are deleted
[05/14 01:33:29    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1831.0M, EPOCH TIME: 1747200809.768265
[05/14 01:33:29    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1831.0M, EPOCH TIME: 1747200809.768418
[05/14 01:33:29    175s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:33:29    175s] *** optDesign #2 [finish] : cpu/real = 0:00:21.2/0:00:25.1 (0.8), totSession cpu/real = 0:02:55.5/0:05:43.2 (0.5), mem = 1831.0M
[05/14 01:33:29    175s] 
[05/14 01:33:29    175s] =============================================================================================
[05/14 01:33:29    175s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/14 01:33:29    175s] =============================================================================================
[05/14 01:33:29    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:29    175s] ---------------------------------------------------------------------------------------------
[05/14 01:33:29    175s] [ InitOpt                ]      1   0:00:02.7  (  10.9 % )     0:00:04.1 /  0:00:03.8    0.9
[05/14 01:33:29    175s] [ GlobalOpt              ]      1   0:00:01.7  (   6.7 % )     0:00:01.7 /  0:00:01.5    0.9
[05/14 01:33:29    175s] [ DrvOpt                 ]      4   0:00:04.1  (  16.2 % )     0:00:04.1 /  0:00:03.7    0.9
[05/14 01:33:29    175s] [ AreaOpt                ]      2   0:00:04.8  (  19.2 % )     0:00:05.2 /  0:00:04.9    0.9
[05/14 01:33:29    175s] [ ViewPruning            ]      8   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:33:29    175s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.8 % )     0:00:04.0 /  0:00:02.1    0.5
[05/14 01:33:29    175s] [ DrvReport              ]      3   0:00:01.9  (   7.5 % )     0:00:01.9 /  0:00:00.2    0.1
[05/14 01:33:29    175s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:29    175s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:33:29    175s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:29    175s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 01:33:29    175s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:29    175s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:33:29    175s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 01:33:29    175s] [ RefinePlace            ]      2   0:00:00.8  (   3.4 % )     0:00:00.8 /  0:00:00.5    0.6
[05/14 01:33:29    175s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.2    0.6
[05/14 01:33:29    175s] [ ExtractRC              ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.8
[05/14 01:33:29    175s] [ TimingUpdate           ]      5   0:00:00.3  (   1.2 % )     0:00:02.5 /  0:00:02.4    0.9
[05/14 01:33:29    175s] [ FullDelayCalc          ]      3   0:00:03.2  (  12.7 % )     0:00:03.2 /  0:00:03.1    1.0
[05/14 01:33:29    175s] [ TimingReport           ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/14 01:33:29    175s] [ GenerateReports        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:33:29    175s] [ MISC                   ]          0:00:03.6  (  14.3 % )     0:00:03.6 /  0:00:03.2    0.9
[05/14 01:33:29    175s] ---------------------------------------------------------------------------------------------
[05/14 01:33:29    175s]  optDesign #2 TOTAL                 0:00:25.1  ( 100.0 % )     0:00:25.1 /  0:00:21.2    0.8
[05/14 01:33:29    175s] ---------------------------------------------------------------------------------------------
[05/14 01:33:29    175s] 
[05/14 01:33:29    175s] # timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/14 01:33:29    175s] *** timeDesign #7 [begin] : totSession cpu/real = 0:02:55.5/0:05:43.2 (0.5), mem = 1831.0M
[05/14 01:33:29    175s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1732.0M, EPOCH TIME: 1747200809.811666
[05/14 01:33:29    175s] All LLGs are deleted
[05/14 01:33:29    175s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1732.0M, EPOCH TIME: 1747200809.811770
[05/14 01:33:29    175s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1732.0M, EPOCH TIME: 1747200809.811836
[05/14 01:33:29    175s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1732.0M, EPOCH TIME: 1747200809.811933
[05/14 01:33:29    175s] Start to check current routing status for nets...
[05/14 01:33:29    175s] Net FE_OFN5859_n is not routed.
[05/14 01:33:29    175s] Early Global Route is going to be called for routing.
[05/14 01:33:29    175s] End to check current routing status for nets (mem=1732.0M)
[05/14 01:33:29    175s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=1732.0M
[05/14 01:33:29    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=1732.0M
[05/14 01:33:29    175s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1732.02 MB )
[05/14 01:33:29    175s] (I)      ==================== Layers =====================
[05/14 01:33:29    175s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:29    175s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:33:29    175s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:29    175s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:33:29    175s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:33:29    175s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:29    175s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:33:29    175s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:33:29    175s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:33:29    175s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:33:29    175s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:33:29    175s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:33:29    175s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:33:29    175s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:33:29    175s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:33:29    175s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:33:29    175s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:33:29    175s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:33:29    175s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:33:29    175s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:33:29    175s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:33:29    175s] (I)      Started Import and model ( Curr Mem: 1732.02 MB )
[05/14 01:33:29    175s] (I)      Default pattern map key = mcs4_default.
[05/14 01:33:29    175s] (I)      == Non-default Options ==
[05/14 01:33:29    175s] (I)      Route open nets only                               : true
[05/14 01:33:29    175s] (I)      Maximum routing layer                              : 11
[05/14 01:33:29    175s] (I)      Number of threads                                  : 1
[05/14 01:33:29    175s] (I)      Method to set GCell size                           : row
[05/14 01:33:29    175s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:33:29    175s] (I)      Use row-based GCell size
[05/14 01:33:29    175s] (I)      Use row-based GCell align
[05/14 01:33:29    175s] (I)      layer 0 area = 80000
[05/14 01:33:29    175s] (I)      layer 1 area = 80000
[05/14 01:33:29    175s] (I)      layer 2 area = 80000
[05/14 01:33:29    175s] (I)      layer 3 area = 80000
[05/14 01:33:29    175s] (I)      layer 4 area = 80000
[05/14 01:33:29    175s] (I)      layer 5 area = 80000
[05/14 01:33:29    175s] (I)      layer 6 area = 80000
[05/14 01:33:29    175s] (I)      layer 7 area = 80000
[05/14 01:33:29    175s] (I)      layer 8 area = 80000
[05/14 01:33:29    175s] (I)      layer 9 area = 400000
[05/14 01:33:29    175s] (I)      layer 10 area = 400000
[05/14 01:33:29    175s] (I)      GCell unit size   : 3420
[05/14 01:33:29    175s] (I)      GCell multiplier  : 1
[05/14 01:33:29    175s] (I)      GCell row height  : 3420
[05/14 01:33:29    175s] (I)      Actual row height : 3420
[05/14 01:33:29    175s] (I)      GCell align ref   : 5200 5320
[05/14 01:33:29    175s] [NR-eGR] Track table information for default rule: 
[05/14 01:33:29    175s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:33:29    175s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:33:29    175s] (I)      ================== Default via ===================
[05/14 01:33:29    175s] (I)      +----+------------------+------------------------+
[05/14 01:33:29    175s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:33:29    175s] (I)      +----+------------------+------------------------+
[05/14 01:33:29    175s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:33:29    175s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:33:29    175s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:33:29    175s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:33:29    175s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:33:29    175s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:33:29    175s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:33:29    175s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:33:29    175s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:33:29    175s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:33:29    175s] (I)      +----+------------------+------------------------+
[05/14 01:33:29    175s] [NR-eGR] Read 902 PG shapes
[05/14 01:33:29    175s] [NR-eGR] Read 0 clock shapes
[05/14 01:33:29    175s] [NR-eGR] Read 0 other shapes
[05/14 01:33:29    175s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:33:29    175s] [NR-eGR] #Instance Blockages : 0
[05/14 01:33:29    175s] [NR-eGR] #PG Blockages       : 902
[05/14 01:33:29    175s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:33:29    175s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:33:29    175s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:33:29    175s] [NR-eGR] #Other Blockages    : 0
[05/14 01:33:29    175s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:33:29    175s] (I)      Number of open nets threshold = 21
[05/14 01:33:29    175s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/14 01:33:29    175s] [NR-eGR] Num Prerouted Nets = 2128  Num Prerouted Wires = 26351
[05/14 01:33:29    175s] [NR-eGR] Read 2136 nets ( ignored 2128 )
[05/14 01:33:29    175s] (I)      early_global_route_priority property id does not exist.
[05/14 01:33:29    175s] (I)      Read Num Blocks=902  Num Prerouted Wires=26351  Num CS=0
[05/14 01:33:29    175s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 18860
[05/14 01:33:29    175s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 6587
[05/14 01:33:29    175s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 822
[05/14 01:33:29    175s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 79
[05/14 01:33:29    175s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 3
[05/14 01:33:29    175s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:29    175s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:33:29    175s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:29    175s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:33:29    175s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:33:29    175s] (I)      Number of ignored nets                =   2128
[05/14 01:33:29    175s] (I)      Number of connected nets              =   2128
[05/14 01:33:29    175s] (I)      Number of fixed nets                  =     63.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:33:29    175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:33:29    175s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:33:29    175s] (I)      Ndr track 0 does not exist
[05/14 01:33:29    175s] (I)      Ndr track 0 does not exist
[05/14 01:33:29    175s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:33:29    175s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:33:29    175s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:33:29    175s] (I)      Site width          :   400  (dbu)
[05/14 01:33:29    175s] (I)      Row height          :  3420  (dbu)
[05/14 01:33:29    175s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:33:29    175s] (I)      GCell width         :  3420  (dbu)
[05/14 01:33:29    175s] (I)      GCell height        :  3420  (dbu)
[05/14 01:33:29    175s] (I)      Grid                :   102   103    11
[05/14 01:33:29    175s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:33:29    175s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:33:29    175s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:33:29    175s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:33:29    175s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:33:29    175s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:33:29    175s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:33:29    175s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:33:29    175s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:33:29    175s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:33:29    175s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:33:29    175s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:33:29    175s] (I)      --------------------------------------------------------
[05/14 01:33:29    175s] 
[05/14 01:33:29    175s] [NR-eGR] ============ Routing rule table ============
[05/14 01:33:29    175s] [NR-eGR] Rule id: 0  Nets: 8
[05/14 01:33:29    175s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:33:29    175s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:33:29    175s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:33:29    175s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:33:29    175s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:33:29    175s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 01:33:29    175s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:33:29    175s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:33:29    175s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:33:29    175s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:33:29    175s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:33:29    175s] [NR-eGR] ========================================
[05/14 01:33:29    175s] [NR-eGR] 
[05/14 01:33:29    175s] (I)      =============== Blocked Tracks ===============
[05/14 01:33:29    175s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:29    175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:33:29    175s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:29    175s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:33:29    175s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:33:29    175s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:33:29    175s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:33:29    175s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:33:29    175s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:33:29    175s] (I)      +-------+---------+----------+---------------+
[05/14 01:33:29    175s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1732.02 MB )
[05/14 01:33:29    175s] (I)      Reset routing kernel
[05/14 01:33:29    175s] (I)      Started Global Routing ( Curr Mem: 1732.02 MB )
[05/14 01:33:29    175s] (I)      totalPins=62  totalGlobalPin=59 (95.16%)
[05/14 01:33:29    175s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:33:29    175s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 11]
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1a Route ============
[05/14 01:33:29    175s] (I)      Usage: 322 = (198 H, 124 V) = (0.05% H, 0.03% V) = (3.386e+02um H, 2.120e+02um V)
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1b Route ============
[05/14 01:33:29    175s] (I)      Usage: 322 = (198 H, 124 V) = (0.05% H, 0.03% V) = (3.386e+02um H, 2.120e+02um V)
[05/14 01:33:29    175s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.506200e+02um
[05/14 01:33:29    175s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:33:29    175s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1c Route ============
[05/14 01:33:29    175s] (I)      Usage: 322 = (198 H, 124 V) = (0.05% H, 0.03% V) = (3.386e+02um H, 2.120e+02um V)
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1d Route ============
[05/14 01:33:29    175s] (I)      Usage: 322 = (198 H, 124 V) = (0.05% H, 0.03% V) = (3.386e+02um H, 2.120e+02um V)
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1e Route ============
[05/14 01:33:29    175s] (I)      Usage: 322 = (198 H, 124 V) = (0.05% H, 0.03% V) = (3.386e+02um H, 2.120e+02um V)
[05/14 01:33:29    175s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.506200e+02um
[05/14 01:33:29    175s] (I)      
[05/14 01:33:29    175s] (I)      ============  Phase 1l Route ============
[05/14 01:33:29    175s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:33:29    175s] (I)      Layer  2:      89136      9675         0           0       88954    ( 0.00%) 
[05/14 01:33:29    175s] (I)      Layer  3:      93059     13242         0         909       92718    ( 0.97%) 
[05/14 01:33:29    175s] (I)      Layer  4:      89136      6855         0           0       88954    ( 0.00%) 
[05/14 01:33:29    175s] (I)      Layer  5:      93059       649         0         909       92718    ( 0.97%) 
[05/14 01:33:29    175s] (I)      Layer  6:      88554        16         0           0       88954    ( 0.00%) 
[05/14 01:33:29    175s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:33:29    175s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 01:33:29    175s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:33:29    175s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:33:29    175s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:33:29    175s] (I)      Total:        801609     30437         0        3999      799356    ( 0.50%) 
[05/14 01:33:30    175s] (I)      
[05/14 01:33:30    175s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:33:30    175s] [NR-eGR]                        OverCon            
[05/14 01:33:30    175s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:33:30    175s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 01:33:30    175s] [NR-eGR] ----------------------------------------------
[05/14 01:33:30    175s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR] ----------------------------------------------
[05/14 01:33:30    175s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 01:33:30    175s] [NR-eGR] 
[05/14 01:33:30    175s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1732.02 MB )
[05/14 01:33:30    175s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 01:33:30    175s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:33:30    175s] (I)      ============= Track Assignment ============
[05/14 01:33:30    175s] (I)      Started Track Assignment (1T) ( Curr Mem: 1732.02 MB )
[05/14 01:33:30    175s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 01:33:30    175s] (I)      Run Multi-thread track assignment
[05/14 01:33:30    175s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1732.02 MB )
[05/14 01:33:30    175s] (I)      Started Export ( Curr Mem: 1732.02 MB )
[05/14 01:33:30    175s] [NR-eGR]                  Length (um)   Vias 
[05/14 01:33:30    175s] [NR-eGR] ------------------------------------
[05/14 01:33:30    175s] [NR-eGR]  Metal1   (1H)             0   8256 
[05/14 01:33:30    175s] [NR-eGR]  Metal2   (2V)         14908  11639 
[05/14 01:33:30    175s] [NR-eGR]  Metal3   (3H)         17517   1462 
[05/14 01:33:30    175s] [NR-eGR]  Metal4   (4V)          4865    188 
[05/14 01:33:30    175s] [NR-eGR]  Metal5   (5H)           851      6 
[05/14 01:33:30    175s] [NR-eGR]  Metal6   (6V)            28      0 
[05/14 01:33:30    175s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 01:33:30    175s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 01:33:30    175s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 01:33:30    175s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 01:33:30    175s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 01:33:30    175s] [NR-eGR] ------------------------------------
[05/14 01:33:30    175s] [NR-eGR]           Total        38168  21551 
[05/14 01:33:30    175s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:30    175s] [NR-eGR] Total half perimeter of net bounding box: 31178um
[05/14 01:33:30    175s] [NR-eGR] Total length: 38168um, number of vias: 21551
[05/14 01:33:30    175s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:30    175s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 01:33:30    175s] [NR-eGR] --------------------------------------------------------------------------
[05/14 01:33:30    175s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.11 sec, Curr Mem: 1714.01 MB )
[05/14 01:33:30    175s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.29 sec, Curr Mem: 1714.01 MB )
[05/14 01:33:30    175s] (I)      ====================================== Runtime Summary ======================================
[05/14 01:33:30    175s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 01:33:30    175s] (I)      ---------------------------------------------------------------------------------------------
[05/14 01:33:30    175s] (I)       Early Global Route kernel               100.00%  149.11 sec  149.40 sec  0.29 sec  0.15 sec 
[05/14 01:33:30    175s] (I)       +-Import and model                       31.12%  149.11 sec  149.21 sec  0.09 sec  0.05 sec 
[05/14 01:33:30    175s] (I)       | +-Create place DB                       2.73%  149.11 sec  149.12 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Import place data                   2.68%  149.11 sec  149.12 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read instances and placement      0.76%  149.11 sec  149.12 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read nets                         1.73%  149.12 sec  149.12 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Create route DB                      25.97%  149.12 sec  149.20 sec  0.08 sec  0.04 sec 
[05/14 01:33:30    175s] (I)       | | +-Import route data (1T)             24.85%  149.13 sec  149.20 sec  0.07 sec  0.04 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.65%  149.15 sec  149.15 sec  0.00 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read routing blockages          0.00%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read instance blockages         0.19%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read PG blockages               0.06%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read clock blockages            0.01%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read other blockages            0.01%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read halo blockages             0.02%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Read boundary cut boxes         0.00%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read blackboxes                   0.01%  149.15 sec  149.15 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read prerouted                    7.77%  149.15 sec  149.17 sec  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read unlegalized nets             0.01%  149.17 sec  149.17 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Read nets                         0.02%  149.17 sec  149.17 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Set up via pillars                0.00%  149.17 sec  149.17 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Initialize 3D grid graph          0.04%  149.17 sec  149.17 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Model blockage capacity           8.44%  149.17 sec  149.20 sec  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Initialize 3D capacity          8.22%  149.17 sec  149.20 sec  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Read aux data                         0.00%  149.20 sec  149.20 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Others data preparation               0.02%  149.20 sec  149.20 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Create route kernel                   1.87%  149.20 sec  149.20 sec  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       +-Global Routing                         16.82%  149.21 sec  149.26 sec  0.05 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Initialization                        0.03%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Net group 1                          10.24%  149.21 sec  149.24 sec  0.03 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Generate topology                   0.02%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1a                            1.55%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Pattern routing (1T)              0.22%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Add via demand to 2D              0.07%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1b                            0.03%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1c                            0.01%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1d                            0.01%  149.21 sec  149.21 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1e                            4.26%  149.21 sec  149.23 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Route legalization                0.05%  149.22 sec  149.22 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | | +-Legalize Blockage Violations    0.00%  149.22 sec  149.22 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Phase 1l                            2.95%  149.23 sec  149.24 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | | +-Layer assignment (1T)             2.51%  149.23 sec  149.24 sec  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Clean cong LA                         0.00%  149.24 sec  149.24 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       +-Export 3D cong map                      3.25%  149.26 sec  149.27 sec  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Export 2D cong map                    1.22%  149.26 sec  149.27 sec  0.00 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       +-Extract Global 3D Wires                 0.01%  149.27 sec  149.27 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       +-Track Assignment (1T)                   2.40%  149.27 sec  149.27 sec  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Initialization                        0.01%  149.27 sec  149.27 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Track Assignment Kernel               2.15%  149.27 sec  149.27 sec  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Free Memory                           0.00%  149.27 sec  149.27 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       +-Export                                 35.88%  149.30 sec  149.40 sec  0.11 sec  0.07 sec 
[05/14 01:33:30    175s] (I)       | +-Export DB wires                       0.15%  149.30 sec  149.30 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Export all nets                     0.05%  149.30 sec  149.30 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | | +-Set wire vias                       0.01%  149.30 sec  149.30 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)       | +-Report wirelength                    11.06%  149.30 sec  149.33 sec  0.03 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Update net boxes                      4.34%  149.33 sec  149.34 sec  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)       | +-Update timing                        20.01%  149.34 sec  149.40 sec  0.06 sec  0.05 sec 
[05/14 01:33:30    175s] (I)       +-Postprocess design                      0.00%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)      ===================== Summary by functions =====================
[05/14 01:33:30    175s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:33:30    175s] (I)      ----------------------------------------------------------------
[05/14 01:33:30    175s] (I)        0  Early Global Route kernel      100.00%  0.29 sec  0.15 sec 
[05/14 01:33:30    175s] (I)        1  Export                          35.88%  0.11 sec  0.07 sec 
[05/14 01:33:30    175s] (I)        1  Import and model                31.12%  0.09 sec  0.05 sec 
[05/14 01:33:30    175s] (I)        1  Global Routing                  16.82%  0.05 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        1  Export 3D cong map               3.25%  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        1  Track Assignment (1T)            2.40%  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Create route DB                 25.97%  0.08 sec  0.04 sec 
[05/14 01:33:30    175s] (I)        2  Update timing                   20.01%  0.06 sec  0.05 sec 
[05/14 01:33:30    175s] (I)        2  Report wirelength               11.06%  0.03 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        2  Net group 1                     10.24%  0.03 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Update net boxes                 4.34%  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        2  Create place DB                  2.73%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Track Assignment Kernel          2.15%  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        2  Create route kernel              1.87%  0.01 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        2  Export 2D cong map               1.22%  0.00 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        2  Export DB wires                  0.15%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Import route data (1T)          24.85%  0.07 sec  0.04 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1e                         4.26%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1l                         2.95%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Import place data                2.68%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1a                         1.55%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Generate topology                0.02%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Model blockage capacity          8.44%  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        4  Read prerouted                   7.77%  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        4  Layer assignment (1T)            2.51%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Read nets                        1.74%  0.01 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Read instances and placement     0.76%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Read blockages ( Layer 2-11 )    0.65%  0.00 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        4  Pattern routing (1T)             0.22%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Route legalization               0.05%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Initialize 3D capacity           8.22%  0.02 sec  0.01 sec 
[05/14 01:33:30    175s] (I)        5  Read instance blockages          0.19%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read PG blockages                0.06%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:33:30    175s] Extraction called for design 'mcs4' of instances=2125 and nets=2184 using extraction engine 'preRoute' .
[05/14 01:33:30    175s] PreRoute RC Extraction called for design mcs4.
[05/14 01:33:30    175s] RC Extraction called in multi-corner(2) mode.
[05/14 01:33:30    175s] RCMode: PreRoute
[05/14 01:33:30    175s]       RC Corner Indexes            0       1   
[05/14 01:33:30    175s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:33:30    175s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:30    175s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:30    175s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:33:30    175s] Shrink Factor                : 1.00000
[05/14 01:33:30    175s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:33:30    175s] Using Quantus QRC technology file ...
[05/14 01:33:30    175s] 
[05/14 01:33:30    175s] Trim Metal Layers:
[05/14 01:33:30    175s] LayerId::1 widthSet size::1
[05/14 01:33:30    175s] LayerId::2 widthSet size::1
[05/14 01:33:30    175s] LayerId::3 widthSet size::1
[05/14 01:33:30    175s] LayerId::4 widthSet size::1
[05/14 01:33:30    175s] LayerId::5 widthSet size::1
[05/14 01:33:30    175s] LayerId::6 widthSet size::1
[05/14 01:33:30    175s] LayerId::7 widthSet size::1
[05/14 01:33:30    175s] LayerId::8 widthSet size::1
[05/14 01:33:30    175s] LayerId::9 widthSet size::1
[05/14 01:33:30    175s] LayerId::10 widthSet size::1
[05/14 01:33:30    175s] LayerId::11 widthSet size::1
[05/14 01:33:30    175s] Updating RC grid for preRoute extraction ...
[05/14 01:33:30    175s] eee: pegSigSF::1.070000
[05/14 01:33:30    175s] Initializing multi-corner resistance tables ...
[05/14 01:33:30    175s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 01:33:30    175s] eee: l::2 avDens::0.126928 usedTrk::900.744770 availTrk::7096.500000 sigTrk::900.744770
[05/14 01:33:30    175s] eee: l::3 avDens::0.122945 usedTrk::1040.118304 availTrk::8460.000000 sigTrk::1040.118304
[05/14 01:33:30    175s] eee: l::4 avDens::0.038060 usedTrk::286.362543 availTrk::7524.000000 sigTrk::286.362543
[05/14 01:33:30    175s] eee: l::5 avDens::0.013831 usedTrk::49.792983 availTrk::3600.000000 sigTrk::49.792983
[05/14 01:33:30    175s] eee: l::6 avDens::0.017969 usedTrk::21.508772 availTrk::1197.000000 sigTrk::21.508772
[05/14 01:33:30    175s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:30    175s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:30    175s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:30    175s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:30    175s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:33:30    175s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:30    175s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.061348 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 01:33:30    175s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1698.008M)
[05/14 01:33:30    175s] Effort level <high> specified for reg2reg path_group
[05/14 01:33:30    175s] All LLGs are deleted
[05/14 01:33:30    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1710.3M, EPOCH TIME: 1747200810.641344
[05/14 01:33:30    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1710.3M, EPOCH TIME: 1747200810.645039
[05/14 01:33:30    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1710.3M, EPOCH TIME: 1747200810.645934
[05/14 01:33:30    175s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1710.3M, EPOCH TIME: 1747200810.649674
[05/14 01:33:30    176s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1710.3M, EPOCH TIME: 1747200810.676189
[05/14 01:33:30    176s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1710.3M, EPOCH TIME: 1747200810.676662
[05/14 01:33:30    176s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1710.3M, EPOCH TIME: 1747200810.682429
[05/14 01:33:30    176s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1710.3M, EPOCH TIME: 1747200810.684847
[05/14 01:33:30    176s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1710.3M, EPOCH TIME: 1747200810.688887
[05/14 01:33:30    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.047, MEM:1710.3M, EPOCH TIME: 1747200810.692441
[05/14 01:33:30    176s] All LLGs are deleted
[05/14 01:33:30    176s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1710.3M, EPOCH TIME: 1747200810.698772
[05/14 01:33:30    176s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1710.3M, EPOCH TIME: 1747200810.699234
[05/14 01:33:30    176s] Starting delay calculation for Setup views
[05/14 01:33:30    176s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:30    176s] #################################################################################
[05/14 01:33:30    176s] # Design Stage: PreRoute
[05/14 01:33:30    176s] # Design Name: mcs4
[05/14 01:33:30    176s] # Design Mode: 45nm
[05/14 01:33:30    176s] # Analysis Mode: MMMC OCV 
[05/14 01:33:30    176s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:30    176s] # Signoff Settings: SI Off 
[05/14 01:33:30    176s] #################################################################################
[05/14 01:33:30    176s] Calculate early delays in OCV mode...
[05/14 01:33:30    176s] Calculate late delays in OCV mode...
[05/14 01:33:30    176s] Calculate early delays in OCV mode...
[05/14 01:33:30    176s] Calculate late delays in OCV mode...
[05/14 01:33:30    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 1708.3M, InitMEM = 1708.3M)
[05/14 01:33:30    176s] Start delay calculation (fullDC) (1 T). (MEM=1708.3)
[05/14 01:33:30    176s] End AAE Lib Interpolated Model. (MEM=1728.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:31    176s] Total number of fetched objects 2161
[05/14 01:33:31    176s] Total number of fetched objects 2161
[05/14 01:33:31    176s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:31    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:31    177s] End delay calculation. (MEM=1765.27 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 01:33:31    177s] End delay calculation (fullDC). (MEM=1765.27 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:31    177s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1765.3M) ***
[05/14 01:33:31    177s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:57 mem=1765.3M)
[05/14 01:33:33    177s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.670  | 44.376  | 34.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:33    177s] Density: 26.865%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:33:33    177s] Total CPU time: 2.04 sec
[05/14 01:33:33    177s] Total Real time: 4.0 sec
[05/14 01:33:33    177s] Total Memory Usage: 1731.679688 Mbytes
[05/14 01:33:33    177s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:33:33    177s] *** timeDesign #7 [finish] : cpu/real = 0:00:02.0/0:00:04.2 (0.5), totSession cpu/real = 0:02:57.5/0:05:47.4 (0.5), mem = 1731.7M
[05/14 01:33:33    177s] 
[05/14 01:33:33    177s] =============================================================================================
[05/14 01:33:33    177s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/14 01:33:33    177s] =============================================================================================
[05/14 01:33:33    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:33    177s] ---------------------------------------------------------------------------------------------
[05/14 01:33:33    177s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:33    177s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:03.3 /  0:00:01.5    0.5
[05/14 01:33:33    177s] [ DrvReport              ]      1   0:00:01.7  (  40.8 % )     0:00:01.7 /  0:00:00.1    0.1
[05/14 01:33:33    177s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   7.5 % )     0:00:00.3 /  0:00:00.2    0.5
[05/14 01:33:33    177s] [ ExtractRC              ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.1    0.5
[05/14 01:33:33    177s] [ TimingUpdate           ]      1   0:00:00.1  (   2.7 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 01:33:33    177s] [ FullDelayCalc          ]      1   0:00:01.0  (  24.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/14 01:33:33    177s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:33    177s] [ GenerateReports        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.2    0.9
[05/14 01:33:33    177s] [ MISC                   ]          0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.2    0.6
[05/14 01:33:33    177s] ---------------------------------------------------------------------------------------------
[05/14 01:33:33    177s]  timeDesign #7 TOTAL                0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:02.0    0.5
[05/14 01:33:33    177s] ---------------------------------------------------------------------------------------------
[05/14 01:33:33    177s] 
[05/14 01:33:33    177s] # timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/14 01:33:33    177s] *** timeDesign #8 [begin] : totSession cpu/real = 0:02:57.6/0:05:47.4 (0.5), mem = 1731.7M
[05/14 01:33:34    177s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1697.7M, EPOCH TIME: 1747200814.048602
[05/14 01:33:34    177s] All LLGs are deleted
[05/14 01:33:34    177s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1697.7M, EPOCH TIME: 1747200814.048732
[05/14 01:33:34    177s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1697.7M, EPOCH TIME: 1747200814.048803
[05/14 01:33:34    177s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1697.7M, EPOCH TIME: 1747200814.051883
[05/14 01:33:34    177s] Start to check current routing status for nets...
[05/14 01:33:34    177s] All nets are already routed correctly.
[05/14 01:33:34    177s] End to check current routing status for nets (mem=1697.7M)
[05/14 01:33:34    177s] Effort level <high> specified for reg2reg path_group
[05/14 01:33:34    177s] All LLGs are deleted
[05/14 01:33:34    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1710.0M, EPOCH TIME: 1747200814.183423
[05/14 01:33:34    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1710.0M, EPOCH TIME: 1747200814.183903
[05/14 01:33:34    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1710.0M, EPOCH TIME: 1747200814.184594
[05/14 01:33:34    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1710.0M, EPOCH TIME: 1747200814.186401
[05/14 01:33:34    177s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1710.0M, EPOCH TIME: 1747200814.210735
[05/14 01:33:34    177s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1710.0M, EPOCH TIME: 1747200814.211677
[05/14 01:33:34    177s] Fast DP-INIT is on for default
[05/14 01:33:34    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.029, MEM:1710.0M, EPOCH TIME: 1747200814.215011
[05/14 01:33:34    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1710.0M, EPOCH TIME: 1747200814.216051
[05/14 01:33:34    177s] All LLGs are deleted
[05/14 01:33:34    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1710.0M, EPOCH TIME: 1747200814.218259
[05/14 01:33:34    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1710.0M, EPOCH TIME: 1747200814.218678
[05/14 01:33:34    177s] Starting delay calculation for Hold views
[05/14 01:33:34    177s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:34    177s] #################################################################################
[05/14 01:33:34    177s] # Design Stage: PreRoute
[05/14 01:33:34    177s] # Design Name: mcs4
[05/14 01:33:34    177s] # Design Mode: 45nm
[05/14 01:33:34    177s] # Analysis Mode: MMMC OCV 
[05/14 01:33:34    177s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:34    177s] # Signoff Settings: SI Off 
[05/14 01:33:34    177s] #################################################################################
[05/14 01:33:34    177s] Calculate late delays in OCV mode...
[05/14 01:33:34    177s] Calculate early delays in OCV mode...
[05/14 01:33:34    177s] Calculate late delays in OCV mode...
[05/14 01:33:34    177s] Calculate early delays in OCV mode...
[05/14 01:33:34    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 1708.0M, InitMEM = 1708.0M)
[05/14 01:33:34    177s] Start delay calculation (fullDC) (1 T). (MEM=1707.97)
[05/14 01:33:34    177s] End AAE Lib Interpolated Model. (MEM=1727.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:35    178s] Total number of fetched objects 2161
[05/14 01:33:35    178s] Total number of fetched objects 2161
[05/14 01:33:35    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:35    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:35    178s] End delay calculation. (MEM=1764.93 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:33:35    178s] End delay calculation (fullDC). (MEM=1764.93 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 01:33:35    178s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1764.9M) ***
[05/14 01:33:35    178s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:59 mem=1764.9M)
[05/14 01:33:35    179s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.958  | -0.958  |  2.357  |
|           TNS (ns):| -1585.9 | -1585.9 |  0.000  |
|    Violating Paths:|  1793   |  1793   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:33:35    179s] Density: 26.865%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:33:36    179s] Total CPU time: 1.81 sec
[05/14 01:33:36    179s] Total Real time: 3.0 sec
[05/14 01:33:36    179s] Total Memory Usage: 1685.914062 Mbytes
[05/14 01:33:36    179s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:02:59.4/0:05:49.6 (0.5), mem = 1685.9M
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] =============================================================================================
[05/14 01:33:36    179s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/14 01:33:36    179s] =============================================================================================
[05/14 01:33:36    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:36    179s] ---------------------------------------------------------------------------------------------
[05/14 01:33:36    179s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:36    179s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:01.8 /  0:00:01.5    0.9
[05/14 01:33:36    179s] [ TimingUpdate           ]      1   0:00:00.1  (   3.4 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 01:33:36    179s] [ FullDelayCalc          ]      1   0:00:01.2  (  57.5 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 01:33:36    179s] [ TimingReport           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:36    179s] [ GenerateReports        ]      1   0:00:00.3  (  16.4 % )     0:00:00.3 /  0:00:00.3    0.8
[05/14 01:33:36    179s] [ MISC                   ]          0:00:00.4  (  16.7 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 01:33:36    179s] ---------------------------------------------------------------------------------------------
[05/14 01:33:36    179s]  timeDesign #8 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.8    0.8
[05/14 01:33:36    179s] ---------------------------------------------------------------------------------------------
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] # puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
[05/14 01:33:36    179s] # optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
[05/14 01:33:36    179s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1396.6M, totSessionCpu=0:02:59 **
[05/14 01:33:36    179s] Info: 1 threads available for lower-level modules during optimization.
[05/14 01:33:36    179s] GigaOpt running with 1 threads.
[05/14 01:33:36    179s] **INFO: User settings:
[05/14 01:33:36    179s] setDesignMode -process                              45
[05/14 01:33:36    179s] setExtractRCMode -coupling_c_th                     0.1
[05/14 01:33:36    179s] setExtractRCMode -engine                            preRoute
[05/14 01:33:36    179s] setExtractRCMode -relative_c_th                     1
[05/14 01:33:36    179s] setExtractRCMode -total_c_th                        0
[05/14 01:33:36    179s] setUsefulSkewMode -ecoRoute                         false
[05/14 01:33:36    179s] setDelayCalMode -enable_high_fanout                 true
[05/14 01:33:36    179s] setDelayCalMode -engine                             aae
[05/14 01:33:36    179s] setDelayCalMode -ignoreNetLoad                      false
[05/14 01:33:36    179s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 01:33:36    179s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 01:33:36    179s] setOptMode -addInstancePrefix                       postCTShold
[05/14 01:33:36    179s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 01:33:36    179s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 01:33:36    179s] setOptMode -drcMargin                               0
[05/14 01:33:36    179s] setOptMode -fixDrc                                  true
[05/14 01:33:36    179s] setOptMode -fixFanoutLoad                           true
[05/14 01:33:36    179s] setOptMode -preserveAllSequential                   false
[05/14 01:33:36    179s] setOptMode -setupTargetSlack                        0
[05/14 01:33:36    179s] setPlaceMode -honorSoftBlockage                     true
[05/14 01:33:36    179s] setPlaceMode -place_design_floorplan_mode           false
[05/14 01:33:36    179s] setPlaceMode -place_detail_check_route              true
[05/14 01:33:36    179s] setPlaceMode -place_detail_preserve_routing         true
[05/14 01:33:36    179s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 01:33:36    179s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 01:33:36    179s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 01:33:36    179s] setPlaceMode -place_global_cong_effort              high
[05/14 01:33:36    179s] setPlaceMode -place_global_ignore_scan              true
[05/14 01:33:36    179s] setPlaceMode -place_global_ignore_spare             false
[05/14 01:33:36    179s] setPlaceMode -place_global_module_aware_spare       false
[05/14 01:33:36    179s] setPlaceMode -place_global_place_io_pins            true
[05/14 01:33:36    179s] setPlaceMode -place_global_reorder_scan             true
[05/14 01:33:36    179s] setPlaceMode -powerDriven                           false
[05/14 01:33:36    179s] setPlaceMode -timingDriven                          true
[05/14 01:33:36    179s] setAnalysisMode -analysisType                       onChipVariation
[05/14 01:33:36    179s] setAnalysisMode -checkType                          setup
[05/14 01:33:36    179s] setAnalysisMode -clkSrcPath                         true
[05/14 01:33:36    179s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 01:33:36    179s] setAnalysisMode -skew                               true
[05/14 01:33:36    179s] setAnalysisMode -virtualIPO                         false
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:36    179s] Summary for sequential cells identification: 
[05/14 01:33:36    179s]   Identified SBFF number: 104
[05/14 01:33:36    179s]   Identified MBFF number: 16
[05/14 01:33:36    179s]   Identified SB Latch number: 0
[05/14 01:33:36    179s]   Identified MB Latch number: 0
[05/14 01:33:36    179s]   Not identified SBFF number: 16
[05/14 01:33:36    179s]   Not identified MBFF number: 0
[05/14 01:33:36    179s]   Not identified SB Latch number: 0
[05/14 01:33:36    179s]   Not identified MB Latch number: 0
[05/14 01:33:36    179s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:36    179s]  Visiting view : AnalysisView_WC
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:36    179s]  Visiting view : AnalysisView_BC
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:36    179s]  Visiting view : AnalysisView_WC
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:36    179s]  Visiting view : AnalysisView_BC
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:36    179s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:36    179s] TLC MultiMap info (StdDelay):
[05/14 01:33:36    179s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:36    179s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:36    179s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:36    179s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:36    179s]  Setting StdDelay to: 38ps
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:36    179s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 01:33:36    179s] *** optDesign #3 [begin] : totSession cpu/real = 0:02:59.6/0:05:50.0 (0.5), mem = 1702.0M
[05/14 01:33:36    179s] *** InitOpt #4 [begin] : totSession cpu/real = 0:02:59.6/0:05:50.0 (0.5), mem = 1702.0M
[05/14 01:33:36    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1702.0M, EPOCH TIME: 1747200816.499664
[05/14 01:33:36    179s] z: 2, totalTracks: 1
[05/14 01:33:36    179s] z: 4, totalTracks: 1
[05/14 01:33:36    179s] z: 6, totalTracks: 1
[05/14 01:33:36    179s] z: 8, totalTracks: 1
[05/14 01:33:36    179s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:36    179s] All LLGs are deleted
[05/14 01:33:36    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.0M, EPOCH TIME: 1747200816.511558
[05/14 01:33:36    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1702.0M, EPOCH TIME: 1747200816.512399
[05/14 01:33:36    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1702.0M, EPOCH TIME: 1747200816.513441
[05/14 01:33:36    179s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1702.0M, EPOCH TIME: 1747200816.516134
[05/14 01:33:36    179s] Core basic site is CoreSite
[05/14 01:33:36    179s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1702.0M, EPOCH TIME: 1747200816.692805
[05/14 01:33:36    179s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:1702.0M, EPOCH TIME: 1747200816.713336
[05/14 01:33:36    179s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:33:36    179s] SiteArray: use 405,504 bytes
[05/14 01:33:36    179s] SiteArray: current memory after site array memory allocation 1702.0M
[05/14 01:33:36    179s] SiteArray: FP blocked sites are writable
[05/14 01:33:36    179s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:33:36    179s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1702.0M, EPOCH TIME: 1747200816.726013
[05/14 01:33:36    179s] Process 45886 wires and vias for routing blockage and capacity analysis
[05/14 01:33:36    179s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.030, MEM:1702.0M, EPOCH TIME: 1747200816.755710
[05/14 01:33:36    179s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.242, MEM:1702.0M, EPOCH TIME: 1747200816.757801
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:36    179s] OPERPROF:     Starting CMU at level 3, MEM:1702.0M, EPOCH TIME: 1747200816.759092
[05/14 01:33:36    179s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1702.0M, EPOCH TIME: 1747200816.760528
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 01:33:36    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.248, MEM:1702.0M, EPOCH TIME: 1747200816.761241
[05/14 01:33:36    179s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1702.0M, EPOCH TIME: 1747200816.761341
[05/14 01:33:36    179s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1702.0M, EPOCH TIME: 1747200816.761431
[05/14 01:33:36    179s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1702.0MB).
[05/14 01:33:36    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.268, MEM:1702.0M, EPOCH TIME: 1747200816.767540
[05/14 01:33:36    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1702.0M, EPOCH TIME: 1747200816.767935
[05/14 01:33:36    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:1698.0M, EPOCH TIME: 1747200816.780321
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] Creating Lib Analyzer ...
[05/14 01:33:36    179s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:33:36    179s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:33:36    179s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:36    179s] 
[05/14 01:33:36    179s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:37    180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:01 mem=1722.0M
[05/14 01:33:37    180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:01 mem=1722.0M
[05/14 01:33:37    180s] Creating Lib Analyzer, finished. 
[05/14 01:33:37    180s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1428.5M, totSessionCpu=0:03:01 **
[05/14 01:33:37    180s] *** optDesign -postCTS ***
[05/14 01:33:37    180s] DRC Margin: user margin 0.0
[05/14 01:33:37    180s] Hold Target Slack: user slack 0
[05/14 01:33:37    180s] Setup Target Slack: user slack 0;
[05/14 01:33:37    180s] setUsefulSkewMode -ecoRoute false
[05/14 01:33:37    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1722.0M, EPOCH TIME: 1747200817.952961
[05/14 01:33:37    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1722.0M, EPOCH TIME: 1747200817.994917
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:38    180s] Deleting Lib Analyzer.
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:38    180s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:38    180s] Summary for sequential cells identification: 
[05/14 01:33:38    180s]   Identified SBFF number: 104
[05/14 01:33:38    180s]   Identified MBFF number: 16
[05/14 01:33:38    180s]   Identified SB Latch number: 0
[05/14 01:33:38    180s]   Identified MB Latch number: 0
[05/14 01:33:38    180s]   Not identified SBFF number: 16
[05/14 01:33:38    180s]   Not identified MBFF number: 0
[05/14 01:33:38    180s]   Not identified SB Latch number: 0
[05/14 01:33:38    180s]   Not identified MB Latch number: 0
[05/14 01:33:38    180s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:38    180s]  Visiting view : AnalysisView_WC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_BC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_WC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_BC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:38    180s] TLC MultiMap info (StdDelay):
[05/14 01:33:38    180s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:38    180s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:38    180s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:38    180s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:38    180s]  Setting StdDelay to: 38ps
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:38    180s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1722.0M, EPOCH TIME: 1747200818.038268
[05/14 01:33:38    180s] All LLGs are deleted
[05/14 01:33:38    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1722.0M, EPOCH TIME: 1747200818.038440
[05/14 01:33:38    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1722.0M, EPOCH TIME: 1747200818.038579
[05/14 01:33:38    180s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1714.0M, EPOCH TIME: 1747200818.039662
[05/14 01:33:38    180s] Start to check current routing status for nets...
[05/14 01:33:38    180s] All nets are already routed correctly.
[05/14 01:33:38    180s] End to check current routing status for nets (mem=1714.0M)
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] Creating Lib Analyzer ...
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:38    180s] Summary for sequential cells identification: 
[05/14 01:33:38    180s]   Identified SBFF number: 104
[05/14 01:33:38    180s]   Identified MBFF number: 16
[05/14 01:33:38    180s]   Identified SB Latch number: 0
[05/14 01:33:38    180s]   Identified MB Latch number: 0
[05/14 01:33:38    180s]   Not identified SBFF number: 16
[05/14 01:33:38    180s]   Not identified MBFF number: 0
[05/14 01:33:38    180s]   Not identified SB Latch number: 0
[05/14 01:33:38    180s]   Not identified MB Latch number: 0
[05/14 01:33:38    180s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:38    180s]  Visiting view : AnalysisView_WC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_BC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_WC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:38    180s]  Visiting view : AnalysisView_BC
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:38    180s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:38    180s] TLC MultiMap info (StdDelay):
[05/14 01:33:38    180s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:38    180s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:38    180s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:38    180s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:38    180s]  Setting StdDelay to: 38ps
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:38    180s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:33:38    180s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:33:38    180s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:38    180s] 
[05/14 01:33:38    180s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:38    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=1724.0M
[05/14 01:33:39    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=1724.0M
[05/14 01:33:39    181s] Creating Lib Analyzer, finished. 
[05/14 01:33:39    181s] #optDebug: Start CG creation (mem=1752.6M)
[05/14 01:33:39    181s]  ...initializing CG  maxDriveDist 1545.647500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 154.564500 
[05/14 01:33:39    181s] (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgPrt (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgEgp (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgPbk (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgNrb(cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgObs (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgCon (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s]  ...processing cgPdm (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    181s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1872.9M)
[05/14 01:33:39    182s] Compute RC Scale Done ...
[05/14 01:33:39    182s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.5/0:00:02.8 (0.9), totSession cpu/real = 0:03:02.1/0:05:52.7 (0.5), mem = 1863.4M
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s] =============================================================================================
[05/14 01:33:39    182s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/14 01:33:39    182s] =============================================================================================
[05/14 01:33:39    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:39    182s] ---------------------------------------------------------------------------------------------
[05/14 01:33:39    182s] [ CellServerInit         ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    1.0
[05/14 01:33:39    182s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  74.2 % )     0:00:02.1 /  0:00:02.0    1.0
[05/14 01:33:39    182s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:39    182s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:33:39    182s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:39    182s] [ MISC                   ]          0:00:00.5  (  17.3 % )     0:00:00.5 /  0:00:00.3    0.6
[05/14 01:33:39    182s] ---------------------------------------------------------------------------------------------
[05/14 01:33:39    182s]  InitOpt #4 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.5    0.9
[05/14 01:33:39    182s] ---------------------------------------------------------------------------------------------
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:39    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1863.4M
[05/14 01:33:39    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.4M, EPOCH TIME: 1747200819.268949
[05/14 01:33:39    182s] z: 2, totalTracks: 1
[05/14 01:33:39    182s] z: 4, totalTracks: 1
[05/14 01:33:39    182s] z: 6, totalTracks: 1
[05/14 01:33:39    182s] z: 8, totalTracks: 1
[05/14 01:33:39    182s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:39    182s] All LLGs are deleted
[05/14 01:33:39    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1863.4M, EPOCH TIME: 1747200819.277122
[05/14 01:33:39    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1863.4M, EPOCH TIME: 1747200819.277698
[05/14 01:33:39    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.4M, EPOCH TIME: 1747200819.278341
[05/14 01:33:39    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1863.4M, EPOCH TIME: 1747200819.282402
[05/14 01:33:39    182s] Core basic site is CoreSite
[05/14 01:33:39    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1863.4M, EPOCH TIME: 1747200819.318547
[05/14 01:33:39    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:1863.4M, EPOCH TIME: 1747200819.338426
[05/14 01:33:39    182s] Fast DP-INIT is on for default
[05/14 01:33:39    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 01:33:39    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.062, MEM:1863.4M, EPOCH TIME: 1747200819.344687
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:39    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.073, MEM:1863.4M, EPOCH TIME: 1747200819.351659
[05/14 01:33:39    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1863.4M, EPOCH TIME: 1747200819.351782
[05/14 01:33:39    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1863.4M, EPOCH TIME: 1747200819.354677
[05/14 01:33:39    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1863.4MB).
[05/14 01:33:39    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.086, MEM:1863.4M, EPOCH TIME: 1747200819.355379
[05/14 01:33:39    182s] TotalInstCnt at PhyDesignMc Initialization: 2,125
[05/14 01:33:39    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1863.4M
[05/14 01:33:39    182s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1863.4M, EPOCH TIME: 1747200819.363688
[05/14 01:33:39    182s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1825.4M, EPOCH TIME: 1747200819.372786
[05/14 01:33:39    182s] TotalInstCnt at PhyDesignMc Destruction: 2,125
[05/14 01:33:39    182s] GigaOpt Hold Optimizer is used
[05/14 01:33:39    182s] Deleting Lib Analyzer.
[05/14 01:33:39    182s] End AAE Lib Interpolated Model. (MEM=1825.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s] Creating Lib Analyzer ...
[05/14 01:33:39    182s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:33:39    182s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:33:39    182s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:39    182s] 
[05/14 01:33:39    182s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:40    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:03 mem=1825.4M
[05/14 01:33:40    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:03 mem=1825.4M
[05/14 01:33:40    183s] Creating Lib Analyzer, finished. 
[05/14 01:33:40    183s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:03 mem=1825.4M ***
[05/14 01:33:40    183s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:03.1/0:05:53.8 (0.5), mem = 1825.4M
[05/14 01:33:40    183s] Effort level <high> specified for reg2reg path_group
[05/14 01:33:40    183s] 
[05/14 01:33:40    183s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:40    183s] Deleting Lib Analyzer.
[05/14 01:33:40    183s] 
[05/14 01:33:40    183s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:40    183s] Starting delay calculation for Hold views
[05/14 01:33:40    183s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:40    183s] #################################################################################
[05/14 01:33:40    183s] # Design Stage: PreRoute
[05/14 01:33:40    183s] # Design Name: mcs4
[05/14 01:33:40    183s] # Design Mode: 45nm
[05/14 01:33:40    183s] # Analysis Mode: MMMC OCV 
[05/14 01:33:40    183s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:40    183s] # Signoff Settings: SI Off 
[05/14 01:33:40    183s] #################################################################################
[05/14 01:33:40    183s] Calculate late delays in OCV mode...
[05/14 01:33:40    183s] Calculate early delays in OCV mode...
[05/14 01:33:40    183s] Calculate late delays in OCV mode...
[05/14 01:33:40    183s] Calculate early delays in OCV mode...
[05/14 01:33:40    183s] Topological Sorting (REAL = 0:00:00.0, MEM = 1825.4M, InitMEM = 1825.4M)
[05/14 01:33:40    183s] Start delay calculation (fullDC) (1 T). (MEM=1825.4)
[05/14 01:33:40    183s] End AAE Lib Interpolated Model. (MEM=1845.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:41    183s] Total number of fetched objects 2161
[05/14 01:33:41    184s] Total number of fetched objects 2161
[05/14 01:33:41    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:41    184s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:33:41    184s] End delay calculation. (MEM=1877.1 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:33:41    184s] End delay calculation (fullDC). (MEM=1877.1 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:41    184s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1877.1M) ***
[05/14 01:33:41    184s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:05 mem=1877.1M)
[05/14 01:33:42    184s] 
[05/14 01:33:42    184s] Active hold views:
[05/14 01:33:42    184s]  AnalysisView_BC
[05/14 01:33:42    184s]   Dominating endpoints: 1793
[05/14 01:33:42    184s]   Dominating TNS: -1585.931
[05/14 01:33:42    184s] 
[05/14 01:33:42    184s]  AnalysisView_WC
[05/14 01:33:42    184s]   Dominating endpoints: 20
[05/14 01:33:42    184s]   Dominating TNS: -0.000
[05/14 01:33:42    184s] 
[05/14 01:33:42    184s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:03:05 mem=1908.4M ***
[05/14 01:33:42    185s] *WARN* failed to init 4 edge(s) in building hold timer
[05/14 01:33:42    185s] Done building hold timer [6894 node(s), 8744 edge(s), 2 view(s)] (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:05 mem=1908.4M ***
[05/14 01:33:42    185s] Starting delay calculation for Setup views
[05/14 01:33:42    185s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:33:42    185s] #################################################################################
[05/14 01:33:42    185s] # Design Stage: PreRoute
[05/14 01:33:42    185s] # Design Name: mcs4
[05/14 01:33:42    185s] # Design Mode: 45nm
[05/14 01:33:42    185s] # Analysis Mode: MMMC OCV 
[05/14 01:33:42    185s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:33:42    185s] # Signoff Settings: SI Off 
[05/14 01:33:42    185s] #################################################################################
[05/14 01:33:42    185s] Calculate early delays in OCV mode...
[05/14 01:33:42    185s] Calculate late delays in OCV mode...
[05/14 01:33:42    185s] Calculate early delays in OCV mode...
[05/14 01:33:42    185s] Calculate late delays in OCV mode...
[05/14 01:33:42    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1888.4M, InitMEM = 1888.4M)
[05/14 01:33:42    185s] Start delay calculation (fullDC) (1 T). (MEM=1888.36)
[05/14 01:33:42    185s] End AAE Lib Interpolated Model. (MEM=1908.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:43    185s] Total number of fetched objects 2161
[05/14 01:33:43    186s] Total number of fetched objects 2161
[05/14 01:33:43    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:43    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:33:43    186s] End delay calculation. (MEM=1881.62 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 01:33:43    186s] End delay calculation (fullDC). (MEM=1881.62 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 01:33:43    186s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1881.6M) ***
[05/14 01:33:43    186s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:06 mem=1881.6M)
[05/14 01:33:43    186s] Done building cte setup timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:03:06 mem=1881.6M ***
[05/14 01:33:43    186s] *info: category slack lower bound [L 0.0] default
[05/14 01:33:43    186s] *info: category slack lower bound [H 0.0] reg2reg 
[05/14 01:33:43    186s] --------------------------------------------------- 
[05/14 01:33:43    186s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/14 01:33:43    186s] --------------------------------------------------- 
[05/14 01:33:43    186s]          WNS    reg2regWNS
[05/14 01:33:43    186s]    34.670 ns     44.376 ns
[05/14 01:33:43    186s] --------------------------------------------------- 
[05/14 01:33:43    186s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 01:33:43    186s] 
[05/14 01:33:43    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:43    186s] Summary for sequential cells identification: 
[05/14 01:33:43    186s]   Identified SBFF number: 104
[05/14 01:33:43    186s]   Identified MBFF number: 16
[05/14 01:33:43    186s]   Identified SB Latch number: 0
[05/14 01:33:43    186s]   Identified MB Latch number: 0
[05/14 01:33:43    186s]   Not identified SBFF number: 16
[05/14 01:33:43    186s]   Not identified MBFF number: 0
[05/14 01:33:43    186s]   Not identified SB Latch number: 0
[05/14 01:33:43    186s]   Not identified MB Latch number: 0
[05/14 01:33:43    186s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:44    186s]  Visiting view : AnalysisView_WC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_BC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_WC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_BC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:44    186s] TLC MultiMap info (StdDelay):
[05/14 01:33:44    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:44    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:44    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:44    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:44    186s]  Setting StdDelay to: 38ps
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] TimeStamp Deleting Cell Server End ...
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] Creating Lib Analyzer ...
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:33:44    186s] Summary for sequential cells identification: 
[05/14 01:33:44    186s]   Identified SBFF number: 104
[05/14 01:33:44    186s]   Identified MBFF number: 16
[05/14 01:33:44    186s]   Identified SB Latch number: 0
[05/14 01:33:44    186s]   Identified MB Latch number: 0
[05/14 01:33:44    186s]   Not identified SBFF number: 16
[05/14 01:33:44    186s]   Not identified MBFF number: 0
[05/14 01:33:44    186s]   Not identified SB Latch number: 0
[05/14 01:33:44    186s]   Not identified MB Latch number: 0
[05/14 01:33:44    186s]   Number of sequential cells which are not FFs: 32
[05/14 01:33:44    186s]  Visiting view : AnalysisView_WC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_BC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_WC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:44    186s]  Visiting view : AnalysisView_BC
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:44    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:44    186s] TLC MultiMap info (StdDelay):
[05/14 01:33:44    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:33:44    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:33:44    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:33:44    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:33:44    186s]  Setting StdDelay to: 38ps
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:33:44    186s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 01:33:44    186s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 01:33:44    186s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 01:33:44    186s] 
[05/14 01:33:44    186s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:33:44    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=1897.6M
[05/14 01:33:44    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=1897.6M
[05/14 01:33:44    187s] Creating Lib Analyzer, finished. 
[05/14 01:33:44    187s] 
[05/14 01:33:44    187s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/14 01:33:44    187s] *Info: worst delay setup view: AnalysisView_WC AnalysisView_BC
[05/14 01:33:44    187s] Footprint list for hold buffering (delay unit: ps)
[05/14 01:33:44    187s] =================================================================
[05/14 01:33:44    187s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/14 01:33:44    187s] ------------------------------------------------------------------
[05/14 01:33:44    187s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/14 01:33:44    187s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/14 01:33:44    187s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/14 01:33:44    187s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/14 01:33:44    187s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/14 01:33:44    187s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/14 01:33:44    187s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/14 01:33:44    187s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/14 01:33:44    187s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/14 01:33:44    187s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/14 01:33:44    187s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/14 01:33:44    187s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/14 01:33:44    187s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/14 01:33:44    187s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/14 01:33:44    187s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/14 01:33:44    187s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/14 01:33:44    187s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/14 01:33:44    187s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/14 01:33:44    187s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/14 01:33:44    187s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/14 01:33:44    187s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/14 01:33:44    187s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/14 01:33:44    187s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/14 01:33:44    187s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/14 01:33:44    187s] =================================================================
[05/14 01:33:44    187s] Hold Timer stdDelay = 38.0ps
[05/14 01:33:44    187s]  Visiting view : AnalysisView_BC
[05/14 01:33:44    187s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:33:44    187s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:33:44    187s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/14 01:33:44    187s]  Visiting view : AnalysisView_WC
[05/14 01:33:44    187s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:33:44    187s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:33:44    187s] Hold Timer stdDelay = 38.0ps (AnalysisView_WC)
[05/14 01:33:44    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1897.6M, EPOCH TIME: 1747200824.983357
[05/14 01:33:45    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1897.6M, EPOCH TIME: 1747200825.021082
[05/14 01:33:45    187s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.670  | 44.376  | 34.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.958  | -0.958  |  2.357  |
|           TNS (ns):| -1585.9 | -1585.9 |  0.000  |
|    Violating Paths:|  1793   |  1793   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.865%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1578.8M, totSessionCpu=0:03:08 **
[05/14 01:33:45    187s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:04.5/0:00:04.7 (0.9), totSession cpu/real = 0:03:07.6/0:05:58.6 (0.5), mem = 1865.7M
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] =============================================================================================
[05/14 01:33:45    187s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/14 01:33:45    187s] =============================================================================================
[05/14 01:33:45    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:33:45    187s] ---------------------------------------------------------------------------------------------
[05/14 01:33:45    187s] [ ViewPruning            ]      5   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/14 01:33:45    187s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:45    187s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 01:33:45    187s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:33:45    187s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:33:45    187s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  19.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 01:33:45    187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:45    187s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:33:45    187s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:45    187s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:33:45    187s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 01:33:45    187s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:33:45    187s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:33:45    187s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:33:45    187s] [ TimingUpdate           ]      4   0:00:00.2  (   4.2 % )     0:00:02.2 /  0:00:02.1    1.0
[05/14 01:33:45    187s] [ FullDelayCalc          ]      2   0:00:02.0  (  43.3 % )     0:00:02.0 /  0:00:02.0    1.0
[05/14 01:33:45    187s] [ TimingReport           ]      2   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:33:45    187s] [ MISC                   ]          0:00:00.7  (  14.0 % )     0:00:00.7 /  0:00:00.5    0.8
[05/14 01:33:45    187s] ---------------------------------------------------------------------------------------------
[05/14 01:33:45    187s]  BuildHoldData #1 TOTAL             0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.5    0.9
[05/14 01:33:45    187s] ---------------------------------------------------------------------------------------------
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:03:07.6/0:05:58.6 (0.5), mem = 1865.7M
[05/14 01:33:45    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6513.23
[05/14 01:33:45    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1865.7M
[05/14 01:33:45    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1865.7M
[05/14 01:33:45    187s] HoldSingleBuffer minRootGain=0.000
[05/14 01:33:45    187s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/14 01:33:45    187s] HoldSingleBuffer minRootGain=0.000
[05/14 01:33:45    187s] HoldSingleBuffer minRootGain=0.000
[05/14 01:33:45    187s] HoldSingleBuffer minRootGain=0.000
[05/14 01:33:45    187s] *info: Run optDesign holdfix with 1 thread.
[05/14 01:33:45    187s] Info: 63 nets with fixed/cover wires excluded.
[05/14 01:33:45    187s] Info: 69 clock nets excluded from IPO operation.
[05/14 01:33:45    187s] --------------------------------------------------- 
[05/14 01:33:45    187s]    Hold Timing Summary  - Initial 
[05/14 01:33:45    187s] --------------------------------------------------- 
[05/14 01:33:45    187s]  Target slack:       0.0000 ns
[05/14 01:33:45    187s]  View: AnalysisView_BC 
[05/14 01:33:45    187s]    WNS:      -0.9583
[05/14 01:33:45    187s]    TNS:   -1585.9314
[05/14 01:33:45    187s]    VP :         1793
[05/14 01:33:45    187s]    Worst hold path end point: clockgen_clockdiv_reg[0]/RN 
[05/14 01:33:45    187s]  View: AnalysisView_WC 
[05/14 01:33:45    187s]    WNS:      -0.0478
[05/14 01:33:45    187s]    TNS:      -0.0887
[05/14 01:33:45    187s]    VP :            4
[05/14 01:33:45    187s]    Worst hold path end point: rom_0_timing_recovery_a22_reg/SI 
[05/14 01:33:45    187s] --------------------------------------------------- 
[05/14 01:33:45    187s] Info: Done creating the CCOpt slew target map.
[05/14 01:33:45    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 01:33:45    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1922.9M
[05/14 01:33:45    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1922.9M, EPOCH TIME: 1747200825.219412
[05/14 01:33:45    187s] z: 2, totalTracks: 1
[05/14 01:33:45    187s] z: 4, totalTracks: 1
[05/14 01:33:45    187s] z: 6, totalTracks: 1
[05/14 01:33:45    187s] z: 8, totalTracks: 1
[05/14 01:33:45    187s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 01:33:45    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.9M, EPOCH TIME: 1747200825.227734
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 01:33:45    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1922.9M, EPOCH TIME: 1747200825.280615
[05/14 01:33:45    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1922.9M, EPOCH TIME: 1747200825.280765
[05/14 01:33:45    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1922.9M, EPOCH TIME: 1747200825.280856
[05/14 01:33:45    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1922.9MB).
[05/14 01:33:45    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1922.9M, EPOCH TIME: 1747200825.281773
[05/14 01:33:45    187s] TotalInstCnt at PhyDesignMc Initialization: 2,125
[05/14 01:33:45    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1922.9M
[05/14 01:33:45    187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1922.9M, EPOCH TIME: 1747200825.302563
[05/14 01:33:45    187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.012, MEM:1922.9M, EPOCH TIME: 1747200825.314766
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] *** Starting Core Fixing (fixHold) cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:03:08 mem=1922.9M density=26.865% ***
[05/14 01:33:45    187s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/14 01:33:45    187s] ### Creating RouteCongInterface, started
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] #optDebug: {0, 0.900}
[05/14 01:33:45    187s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.670  | 44.376  | 34.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Density: 26.865%
------------------------------------------------------------------
[05/14 01:33:45    187s] *info: Hold Batch Commit is enabled
[05/14 01:33:45    187s] *info: Levelized Batch Commit is enabled
[05/14 01:33:45    187s] 
[05/14 01:33:45    187s] Phase I ......
[05/14 01:33:45    187s] Executing transform: ECO Safe Resize
[05/14 01:33:45    187s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:33:45    187s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/14 01:33:45    187s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:33:45    187s] Worst hold path end point:
[05/14 01:33:45    187s]   clockgen_clockdiv_reg[0]/RN
[05/14 01:33:45    187s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 01:33:45    187s] |   0|  -0.958| -1585.93|    1793|          0|       0(     0)|   26.87%|   0:00:00.0|  1949.0M|
[05/14 01:33:45    188s] Worst hold path end point:
[05/14 01:33:45    188s]   clockgen_clockdiv_reg[0]/RN
[05/14 01:33:45    188s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 01:33:45    188s] |   1|  -0.958| -1585.93|    1793|          0|       0(     0)|   26.87%|   0:00:00.0|  1949.0M|
[05/14 01:33:45    188s] 
[05/14 01:33:45    188s] Capturing REF for hold ...
[05/14 01:33:45    188s]    Hold Timing Snapshot: (REF)
[05/14 01:33:45    188s]              All PG WNS: -0.958
[05/14 01:33:45    188s]              All PG TNS: -1585.931
[05/14 01:33:45    188s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:33:45    188s] Executing transform: AddBuffer + LegalResize
[05/14 01:33:45    188s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:33:45    188s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/14 01:33:45    188s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:33:45    188s] Worst hold path end point:
[05/14 01:33:45    188s]   clockgen_clockdiv_reg[0]/RN
[05/14 01:33:45    188s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 01:33:45    188s] |   0|  -0.958| -1585.93|    1793|          0|       0(     0)|   26.87%|   0:00:00.0|  1949.0M|
[05/14 01:33:53    195s] Worst hold path end point:
[05/14 01:33:53    195s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:33:53    195s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:33:53    195s] |   1|  -0.950| -1390.07|    1793|        724|       0(     0)|   51.82%|   0:00:08.0|  2001.0M|
[05/14 01:33:59    201s] Worst hold path end point:
[05/14 01:33:59    201s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:33:59    201s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:33:59    201s] |   2|  -0.950| -1194.36|    1793|        554|       0(     0)|   70.84%|   0:00:06.0|  2002.4M|
[05/14 01:34:04    205s] Worst hold path end point:
[05/14 01:34:04    205s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:34:04    205s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:34:04    205s] |   3|  -0.950| -1057.02|    1793|        265|       0(     0)|   79.33%|   0:00:05.0|  2002.4M|
[05/14 01:34:09    210s] Worst hold path end point:
[05/14 01:34:09    210s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:34:09    210s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:34:09    210s] |   4|  -0.950|  -986.00|    1793|        250|       0(     0)|   84.79%|   0:00:04.0|  2002.4M|
[05/14 01:34:14    215s] Worst hold path end point:
[05/14 01:34:14    215s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:34:14    215s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:34:14    215s] |   5|  -0.950|  -938.00|    1752|        524|       0(     0)|   90.27%|   0:00:06.0|  2004.6M|
[05/14 01:34:18    219s] Worst hold path end point:
[05/14 01:34:18    219s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:34:18    219s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:34:18    219s] |   6|  -0.950|  -915.30|    1752|        452|       0(     0)|   93.41%|   0:00:04.0|  2004.6M|
[05/14 01:34:21    223s] Worst hold path end point:
[05/14 01:34:21    223s]   i4004_tio_board_data_o_reg[1]/D
[05/14 01:34:21    223s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 01:34:21    223s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/14 01:34:21    223s] |   7|  -0.950|  -904.28|    1752|        244|       0(     0)|   95.00%|   0:00:03.0|  2006.7M|
[05/14 01:34:21    223s] 
[05/14 01:34:21    223s] Capturing REF for hold ...
[05/14 01:34:21    223s]    Hold Timing Snapshot: (REF)
[05/14 01:34:21    223s]              All PG WNS: -0.950
[05/14 01:34:21    223s]              All PG TNS: -904.279
[05/14 01:34:21    223s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 01:34:21    223s] 
[05/14 01:34:21    223s] *info:    Total 3013 cells added for Phase I
[05/14 01:34:21    223s] *info:        in which 0 is ripple commits (0.000%)
[05/14 01:34:21    223s] --------------------------------------------------- 
[05/14 01:34:21    223s]    Hold Timing Summary  - Phase I 
[05/14 01:34:21    223s] --------------------------------------------------- 
[05/14 01:34:21    223s]  Target slack:       0.0000 ns
[05/14 01:34:21    223s]  View: AnalysisView_BC 
[05/14 01:34:21    223s]    WNS:      -0.9504
[05/14 01:34:21    223s]    TNS:    -904.2786
[05/14 01:34:21    223s]    VP :         1752
[05/14 01:34:21    223s]    Worst hold path end point: i4004_tio_board_data_o_reg[1]/D 
[05/14 01:34:21    223s]  View: AnalysisView_WC 
[05/14 01:34:21    223s]    WNS:       0.0106
[05/14 01:34:21    223s]    TNS:       0.0000
[05/14 01:34:21    223s]    VP :            0
[05/14 01:34:21    223s]    Worst hold path end point: i4004_tio_board_data_o_reg[1]/D 
[05/14 01:34:21    223s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.317  | 37.220  | 34.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] =======================================================================
[05/14 01:34:22    223s]                 Reasons for remaining hold violations
[05/14 01:34:22    223s] =======================================================================
[05/14 01:34:22    223s] *info: Total 4601 net(s) have violated hold timing slacks.
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] Buffering failure reasons
[05/14 01:34:22    223s] ------------------------------------------------
[05/14 01:34:22    223s] *info:     4 net(s): Could not be fixed because it is multi driver net.
[05/14 01:34:22    223s] *info:     5 net(s): Could not be fixed because of no legal loc.
[05/14 01:34:22    223s] *info:     8 net(s): Could not be fixed because of DRV degradation.
[05/14 01:34:22    223s] *info:     5 net(s): Could not be fixed because of hold slack degradation.
[05/14 01:34:22    223s] *info:     1 net(s): Could not be fixed because of internal reason: TooSmallWireRCNode.
[05/14 01:34:22    223s] *info:     3 net(s): Could not be fixed because of internal reason: ViaRcNode.
[05/14 01:34:22    223s] *info:  4575 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] Resizing failure reasons
[05/14 01:34:22    223s] ------------------------------------------------
[05/14 01:34:22    223s] *info:    11 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[05/14 01:34:22    223s] *info:  2546 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[05/14 01:34:22    223s] *info:  1004 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] *** Finished Core Fixing (fixHold) cpu=0:00:40.2 real=0:00:42.0 totSessionCpu=0:03:43 mem=2016.7M density=95.002% ***
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] *info:
[05/14 01:34:22    223s] *info: Added a total of 3013 cells to fix/reduce hold violation
[05/14 01:34:22    223s] *info:          in which 1068 termBuffering
[05/14 01:34:22    223s] *info:          in which 0 dummyBuffering
[05/14 01:34:22    223s] *info:
[05/14 01:34:22    223s] *info: Summary: 
[05/14 01:34:22    223s] *info:          525 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/14 01:34:22    223s] *info:          172 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/14 01:34:22    223s] *info:          519 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/14 01:34:22    223s] *info:          149 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/14 01:34:22    223s] *info:          102 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/14 01:34:22    223s] *info:          114 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/14 01:34:22    223s] *info:         1432 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2016.7M, EPOCH TIME: 1747200862.079775
[05/14 01:34:22    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2003.7M, EPOCH TIME: 1747200862.097155
[05/14 01:34:22    223s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2003.7M, EPOCH TIME: 1747200862.099271
[05/14 01:34:22    223s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.100491
[05/14 01:34:22    223s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2003.7M, EPOCH TIME: 1747200862.107580
[05/14 01:34:22    223s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:2003.7M, EPOCH TIME: 1747200862.137576
[05/14 01:34:22    223s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2003.7M, EPOCH TIME: 1747200862.137715
[05/14 01:34:22    223s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2003.7M, EPOCH TIME: 1747200862.137787
[05/14 01:34:22    223s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2003.7M, EPOCH TIME: 1747200862.141864
[05/14 01:34:22    223s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:2003.7M, EPOCH TIME: 1747200862.144689
[05/14 01:34:22    223s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2003.7M, EPOCH TIME: 1747200862.144866
[05/14 01:34:22    223s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:2003.7M, EPOCH TIME: 1747200862.144924
[05/14 01:34:22    223s] TDRefine: refinePlace mode is spiral
[05/14 01:34:22    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6513.14
[05/14 01:34:22    223s] OPERPROF: Starting RefinePlace at level 1, MEM:2003.7M, EPOCH TIME: 1747200862.145002
[05/14 01:34:22    223s] *** Starting refinePlace (0:03:43 mem=2003.7M) ***
[05/14 01:34:22    223s] Total net bbox length = 2.186e+05 (1.021e+05 1.166e+05) (ext = 2.220e+02)
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:34:22    223s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.150953
[05/14 01:34:22    223s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:34:22    223s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:2003.7M, EPOCH TIME: 1747200862.155402
[05/14 01:34:22    223s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:34:22    223s] (I)      Default pattern map key = mcs4_default.
[05/14 01:34:22    223s] (I)      Default pattern map key = mcs4_default.
[05/14 01:34:22    223s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.164315
[05/14 01:34:22    223s] Starting refinePlace ...
[05/14 01:34:22    223s] (I)      Default pattern map key = mcs4_default.
[05/14 01:34:22    223s] One DDP V2 for no tweak run.
[05/14 01:34:22    223s] (I)      Default pattern map key = mcs4_default.
[05/14 01:34:22    223s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 01:34:22    223s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2003.7MB) @(0:03:43 - 0:03:43).
[05/14 01:34:22    223s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 01:34:22    223s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 01:34:22    223s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/14 01:34:22    223s] 	Max move on inst (postCTSholdFE_PHC754_ram_0_ram1_ram_array_15_0): (160.20, 156.56) --> (160.40, 156.56)
[05/14 01:34:22    223s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:34:22    223s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 01:34:22    223s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2003.7MB) @(0:03:43 - 0:03:44).
[05/14 01:34:22    223s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[05/14 01:34:22    223s] 	Max move on inst (postCTSholdFE_PHC754_ram_0_ram1_ram_array_15_0): (160.20, 156.56) --> (160.40, 156.56)
[05/14 01:34:22    223s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2003.7MB
[05/14 01:34:22    223s] Statistics of distance of Instance movement in refine placement:
[05/14 01:34:22    223s]   maximum (X+Y) =         0.20 um
[05/14 01:34:22    223s]   inst (postCTSholdFE_PHC754_ram_0_ram1_ram_array_15_0) with max move: (160.2, 156.56) -> (160.4, 156.56)
[05/14 01:34:22    223s]   mean    (X+Y) =         0.20 um
[05/14 01:34:22    223s] Summary Report:
[05/14 01:34:22    223s] Instances move: 1 (out of 5070 movable)
[05/14 01:34:22    223s] Instances flipped: 0
[05/14 01:34:22    223s] Mean displacement: 0.20 um
[05/14 01:34:22    223s] Max displacement: 0.20 um (Instance: postCTSholdFE_PHC754_ram_0_ram1_ram_array_15_0) (160.2, 156.56) -> (160.4, 156.56)
[05/14 01:34:22    223s] 	Length: 29 sites, height: 1 rows, site name: CoreSite, cell type: DLY4X1
[05/14 01:34:22    223s] Total instances moved : 1
[05/14 01:34:22    223s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.371, MEM:2003.7M, EPOCH TIME: 1747200862.535522
[05/14 01:34:22    223s] Total net bbox length = 2.186e+05 (1.021e+05 1.166e+05) (ext = 2.220e+02)
[05/14 01:34:22    223s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2003.7MB
[05/14 01:34:22    223s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2003.7MB) @(0:03:43 - 0:03:44).
[05/14 01:34:22    223s] *** Finished refinePlace (0:03:44 mem=2003.7M) ***
[05/14 01:34:22    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6513.14
[05/14 01:34:22    223s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.397, MEM:2003.7M, EPOCH TIME: 1747200862.541937
[05/14 01:34:22    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2003.7M, EPOCH TIME: 1747200862.561166
[05/14 01:34:22    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:2003.7M, EPOCH TIME: 1747200862.573658
[05/14 01:34:22    223s] *** maximum move = 0.20 um ***
[05/14 01:34:22    223s] *** Finished re-routing un-routed nets (2003.7M) ***
[05/14 01:34:22    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2003.7M, EPOCH TIME: 1747200862.577392
[05/14 01:34:22    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.584493
[05/14 01:34:22    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2003.7M, EPOCH TIME: 1747200862.614584
[05/14 01:34:22    223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.614721
[05/14 01:34:22    223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2003.7M, EPOCH TIME: 1747200862.614792
[05/14 01:34:22    223s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2003.7M, EPOCH TIME: 1747200862.615833
[05/14 01:34:22    223s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2003.7M, EPOCH TIME: 1747200862.617906
[05/14 01:34:22    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2003.7M, EPOCH TIME: 1747200862.618075
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2003.7M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.317  | 37.220  | 34.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/14 01:34:22    223s] *** Finish Post CTS Hold Fixing (cpu=0:00:40.8 real=0:00:42.0 totSessionCpu=0:03:44 mem=2013.8M density=95.002%) ***
[05/14 01:34:22    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6513.23
[05/14 01:34:22    223s] **INFO: total 4587 insts, 4611 nets marked don't touch
[05/14 01:34:22    223s] **INFO: total 4587 insts, 4611 nets marked don't touch DB property
[05/14 01:34:22    223s] **INFO: total 4587 insts, 4611 nets unmarked don't touch

[05/14 01:34:22    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1994.7M, EPOCH TIME: 1747200862.778761
[05/14 01:34:22    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1915.7M, EPOCH TIME: 1747200862.796985
[05/14 01:34:22    223s] TotalInstCnt at PhyDesignMc Destruction: 5,138
[05/14 01:34:22    223s] *** HoldOpt #1 [finish] : cpu/real = 0:00:36.3/0:00:37.7 (1.0), totSession cpu/real = 0:03:43.9/0:06:36.3 (0.6), mem = 1915.7M
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] =============================================================================================
[05/14 01:34:22    223s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/14 01:34:22    223s] =============================================================================================
[05/14 01:34:22    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:34:22    223s] ---------------------------------------------------------------------------------------------
[05/14 01:34:22    223s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:34:22    223s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:34:22    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:22    223s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:34:22    223s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:34:22    223s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:22    223s] [ OptimizationStep       ]      2   0:00:00.1  (   0.2 % )     0:00:36.3 /  0:00:35.2    1.0
[05/14 01:34:22    223s] [ OptSingleIteration     ]      8   0:00:00.1  (   0.2 % )     0:00:36.0 /  0:00:35.0    1.0
[05/14 01:34:22    223s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:22    223s] [ OptEval                ]      8   0:00:21.1  (  56.1 % )     0:00:21.1 /  0:00:20.7    1.0
[05/14 01:34:22    223s] [ OptCommit              ]      8   0:00:01.3  (   3.5 % )     0:00:13.9 /  0:00:13.3    1.0
[05/14 01:34:22    223s] [ PostCommitDelayUpdate  ]     26   0:00:00.4  (   1.0 % )     0:00:02.2 /  0:00:02.1    0.9
[05/14 01:34:22    223s] [ IncrDelayCalc          ]    115   0:00:01.9  (   5.0 % )     0:00:01.9 /  0:00:01.8    1.0
[05/14 01:34:22    223s] [ HoldReEval             ]     37   0:00:08.6  (  22.9 % )     0:00:08.6 /  0:00:08.4    1.0
[05/14 01:34:22    223s] [ HoldCollectNode        ]     11   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[05/14 01:34:22    223s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/14 01:34:22    223s] [ HoldBottleneckCount    ]      9   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/14 01:34:22    223s] [ HoldCacheNodeWeight    ]      8   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 01:34:22    223s] [ HoldBuildSlackGraph    ]      8   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.8
[05/14 01:34:22    223s] [ HoldDBCommit           ]     37   0:00:00.9  (   2.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 01:34:22    223s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/14 01:34:22    223s] [ RefinePlace            ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 01:34:22    223s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:22    223s] [ TimingReport           ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:34:22    223s] [ IncrTimingUpdate       ]     34   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:00.7    1.0
[05/14 01:34:22    223s] [ MISC                   ]          0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 01:34:22    223s] ---------------------------------------------------------------------------------------------
[05/14 01:34:22    223s]  HoldOpt #1 TOTAL                   0:00:37.7  ( 100.0 % )     0:00:37.7 /  0:00:36.3    1.0
[05/14 01:34:22    223s] ---------------------------------------------------------------------------------------------
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1915.7M, EPOCH TIME: 1747200862.808540
[05/14 01:34:22    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:1915.7M, EPOCH TIME: 1747200862.837749
[05/14 01:34:22    223s] *** Steiner Routed Nets: 73.762%; Threshold: 100; Threshold for Hold: 100
[05/14 01:34:22    223s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=1915.7M
[05/14 01:34:22    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=1915.7M
[05/14 01:34:22    223s] Re-routed 0 nets
[05/14 01:34:22    223s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:34:22    223s] Deleting Lib Analyzer.
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] TimeStamp Deleting Cell Server End ...
[05/14 01:34:22    223s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:34:22    223s] Summary for sequential cells identification: 
[05/14 01:34:22    223s]   Identified SBFF number: 104
[05/14 01:34:22    223s]   Identified MBFF number: 16
[05/14 01:34:22    223s]   Identified SB Latch number: 0
[05/14 01:34:22    223s]   Identified MB Latch number: 0
[05/14 01:34:22    223s]   Not identified SBFF number: 16
[05/14 01:34:22    223s]   Not identified MBFF number: 0
[05/14 01:34:22    223s]   Not identified SB Latch number: 0
[05/14 01:34:22    223s]   Not identified MB Latch number: 0
[05/14 01:34:22    223s]   Number of sequential cells which are not FFs: 32
[05/14 01:34:22    223s]  Visiting view : AnalysisView_WC
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:34:22    223s]  Visiting view : AnalysisView_BC
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:34:22    223s]  Visiting view : AnalysisView_WC
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:34:22    223s]  Visiting view : AnalysisView_BC
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 01:34:22    223s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:34:22    223s] TLC MultiMap info (StdDelay):
[05/14 01:34:22    223s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:34:22    223s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:34:22    223s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:34:22    223s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:34:22    223s]  Setting StdDelay to: 38ps
[05/14 01:34:22    223s] 
[05/14 01:34:22    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:34:22    224s] 
[05/14 01:34:22    224s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:34:22    224s] 
[05/14 01:34:22    224s] TimeStamp Deleting Cell Server End ...
[05/14 01:34:23    224s] GigaOpt_HOLD: max_tran 1 => 1, max_cap 14 => 14 (threshold 10) - Skip drv recovery
[05/14 01:34:23    224s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:34:23    224s] Summary for sequential cells identification: 
[05/14 01:34:23    224s]   Identified SBFF number: 104
[05/14 01:34:23    224s]   Identified MBFF number: 16
[05/14 01:34:23    224s]   Identified SB Latch number: 0
[05/14 01:34:23    224s]   Identified MB Latch number: 0
[05/14 01:34:23    224s]   Not identified SBFF number: 16
[05/14 01:34:23    224s]   Not identified MBFF number: 0
[05/14 01:34:23    224s]   Not identified SB Latch number: 0
[05/14 01:34:23    224s]   Not identified MB Latch number: 0
[05/14 01:34:23    224s]   Number of sequential cells which are not FFs: 32
[05/14 01:34:23    224s]  Visiting view : AnalysisView_WC
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:34:23    224s]  Visiting view : AnalysisView_BC
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:34:23    224s]  Visiting view : AnalysisView_WC
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 01:34:23    224s]  Visiting view : AnalysisView_BC
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 01:34:23    224s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 01:34:23    224s] TLC MultiMap info (StdDelay):
[05/14 01:34:23    224s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:34:23    224s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 01:34:23    224s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:34:23    224s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 01:34:23    224s]  Setting StdDelay to: 41.7ps
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:34:23    224s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/14 01:34:23    224s] GigaOpt: WNS bump threshold: 0.02085
[05/14 01:34:23    224s] GigaOpt: Skipping postEco optimization
[05/14 01:34:23    224s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/14 01:34:23    224s] GigaOpt: Skipping nonLegal postEco optimization
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] Active setup views:
[05/14 01:34:23    224s]  AnalysisView_BC
[05/14 01:34:23    224s]   Dominating endpoints: 0
[05/14 01:34:23    224s]   Dominating TNS: -0.000
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s]  AnalysisView_WC
[05/14 01:34:23    224s]   Dominating endpoints: 0
[05/14 01:34:23    224s]   Dominating TNS: -0.000
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      ==================== Layers =====================
[05/14 01:34:23    224s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:34:23    224s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 01:34:23    224s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:34:23    224s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 01:34:23    224s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 01:34:23    224s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:34:23    224s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 01:34:23    224s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 01:34:23    224s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 01:34:23    224s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 01:34:23    224s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 01:34:23    224s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 01:34:23    224s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 01:34:23    224s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 01:34:23    224s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 01:34:23    224s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 01:34:23    224s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 01:34:23    224s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 01:34:23    224s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 01:34:23    224s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 01:34:23    224s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 01:34:23    224s] (I)      Started Import and model ( Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      Default pattern map key = mcs4_default.
[05/14 01:34:23    224s] (I)      == Non-default Options ==
[05/14 01:34:23    224s] (I)      Build term to term wires                           : false
[05/14 01:34:23    224s] (I)      Maximum routing layer                              : 11
[05/14 01:34:23    224s] (I)      Number of threads                                  : 1
[05/14 01:34:23    224s] (I)      Method to set GCell size                           : row
[05/14 01:34:23    224s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 01:34:23    224s] (I)      Use row-based GCell size
[05/14 01:34:23    224s] (I)      Use row-based GCell align
[05/14 01:34:23    224s] (I)      layer 0 area = 80000
[05/14 01:34:23    224s] (I)      layer 1 area = 80000
[05/14 01:34:23    224s] (I)      layer 2 area = 80000
[05/14 01:34:23    224s] (I)      layer 3 area = 80000
[05/14 01:34:23    224s] (I)      layer 4 area = 80000
[05/14 01:34:23    224s] (I)      layer 5 area = 80000
[05/14 01:34:23    224s] (I)      layer 6 area = 80000
[05/14 01:34:23    224s] (I)      layer 7 area = 80000
[05/14 01:34:23    224s] (I)      layer 8 area = 80000
[05/14 01:34:23    224s] (I)      layer 9 area = 400000
[05/14 01:34:23    224s] (I)      layer 10 area = 400000
[05/14 01:34:23    224s] (I)      GCell unit size   : 3420
[05/14 01:34:23    224s] (I)      GCell multiplier  : 1
[05/14 01:34:23    224s] (I)      GCell row height  : 3420
[05/14 01:34:23    224s] (I)      Actual row height : 3420
[05/14 01:34:23    224s] (I)      GCell align ref   : 5200 5320
[05/14 01:34:23    224s] [NR-eGR] Track table information for default rule: 
[05/14 01:34:23    224s] [NR-eGR] Metal1 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal2 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal3 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal4 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal5 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal6 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal7 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal8 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal9 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal10 has single uniform track structure
[05/14 01:34:23    224s] [NR-eGR] Metal11 has single uniform track structure
[05/14 01:34:23    224s] (I)      ================== Default via ===================
[05/14 01:34:23    224s] (I)      +----+------------------+------------------------+
[05/14 01:34:23    224s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 01:34:23    224s] (I)      +----+------------------+------------------------+
[05/14 01:34:23    224s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 01:34:23    224s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 01:34:23    224s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 01:34:23    224s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 01:34:23    224s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 01:34:23    224s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 01:34:23    224s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 01:34:23    224s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 01:34:23    224s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 01:34:23    224s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 01:34:23    224s] (I)      +----+------------------+------------------------+
[05/14 01:34:23    224s] [NR-eGR] Read 902 PG shapes
[05/14 01:34:23    224s] [NR-eGR] Read 0 clock shapes
[05/14 01:34:23    224s] [NR-eGR] Read 0 other shapes
[05/14 01:34:23    224s] [NR-eGR] #Routing Blockages  : 0
[05/14 01:34:23    224s] [NR-eGR] #Instance Blockages : 0
[05/14 01:34:23    224s] [NR-eGR] #PG Blockages       : 902
[05/14 01:34:23    224s] [NR-eGR] #Halo Blockages     : 0
[05/14 01:34:23    224s] [NR-eGR] #Boundary Blockages : 0
[05/14 01:34:23    224s] [NR-eGR] #Clock Blockages    : 0
[05/14 01:34:23    224s] [NR-eGR] #Other Blockages    : 0
[05/14 01:34:23    224s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 01:34:23    224s] [NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 794
[05/14 01:34:23    224s] [NR-eGR] Read 5149 nets ( ignored 63 )
[05/14 01:34:23    224s] (I)      early_global_route_priority property id does not exist.
[05/14 01:34:23    224s] (I)      Read Num Blocks=902  Num Prerouted Wires=794  Num CS=0
[05/14 01:34:23    224s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 349
[05/14 01:34:23    224s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 356
[05/14 01:34:23    224s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 87
[05/14 01:34:23    224s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 2
[05/14 01:34:23    224s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 01:34:23    224s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 01:34:23    224s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 01:34:23    224s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 01:34:23    224s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 01:34:23    224s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 01:34:23    224s] (I)      Number of ignored nets                =     63
[05/14 01:34:23    224s] (I)      Number of connected nets              =      0
[05/14 01:34:23    224s] (I)      Number of fixed nets                  =     63.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of clock nets                  =     69.  Ignored: No
[05/14 01:34:23    224s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 01:34:23    224s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 01:34:23    224s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 01:34:23    224s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/14 01:34:23    224s] (I)      Ndr track 0 does not exist
[05/14 01:34:23    224s] (I)      Ndr track 0 does not exist
[05/14 01:34:23    224s] (I)      ---------------------Grid Graph Info--------------------
[05/14 01:34:23    224s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 01:34:23    224s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 01:34:23    224s] (I)      Site width          :   400  (dbu)
[05/14 01:34:23    224s] (I)      Row height          :  3420  (dbu)
[05/14 01:34:23    224s] (I)      GCell row height    :  3420  (dbu)
[05/14 01:34:23    224s] (I)      GCell width         :  3420  (dbu)
[05/14 01:34:23    224s] (I)      GCell height        :  3420  (dbu)
[05/14 01:34:23    224s] (I)      Grid                :   102   103    11
[05/14 01:34:23    224s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 01:34:23    224s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 01:34:23    224s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 01:34:23    224s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 01:34:23    224s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 01:34:23    224s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 01:34:23    224s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 01:34:23    224s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 01:34:23    224s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 01:34:23    224s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 01:34:23    224s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 01:34:23    224s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 01:34:23    224s] (I)      --------------------------------------------------------
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] [NR-eGR] ============ Routing rule table ============
[05/14 01:34:23    224s] [NR-eGR] Rule id: 0  Nets: 5080
[05/14 01:34:23    224s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 01:34:23    224s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 01:34:23    224s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 01:34:23    224s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:34:23    224s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 01:34:23    224s] [NR-eGR] Rule id: 1  Nets: 6
[05/14 01:34:23    224s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 01:34:23    224s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 01:34:23    224s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 01:34:23    224s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 01:34:23    224s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 01:34:23    224s] [NR-eGR] ========================================
[05/14 01:34:23    224s] [NR-eGR] 
[05/14 01:34:23    224s] (I)      =============== Blocked Tracks ===============
[05/14 01:34:23    224s] (I)      +-------+---------+----------+---------------+
[05/14 01:34:23    224s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 01:34:23    224s] (I)      +-------+---------+----------+---------------+
[05/14 01:34:23    224s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 01:34:23    224s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 01:34:23    224s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 01:34:23    224s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 01:34:23    224s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 01:34:23    224s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 01:34:23    224s] (I)      +-------+---------+----------+---------------+
[05/14 01:34:23    224s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      Reset routing kernel
[05/14 01:34:23    224s] (I)      Started Global Routing ( Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      totalPins=14072  totalGlobalPin=13961 (99.21%)
[05/14 01:34:23    224s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 01:34:23    224s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1a Route ============
[05/14 01:34:23    224s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1b Route ============
[05/14 01:34:23    224s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:34:23    224s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1c Route ============
[05/14 01:34:23    224s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1d Route ============
[05/14 01:34:23    224s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1e Route ============
[05/14 01:34:23    224s] (I)      Usage: 1230 = (593 H, 637 V) = (0.63% H, 0.71% V) = (1.014e+03um H, 1.089e+03um V)
[05/14 01:34:23    224s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.103300e+03um
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1l Route ============
[05/14 01:34:23    224s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 01:34:23    224s] [NR-eGR] Layer group 2: route 5080 net(s) in layer range [2, 11]
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1a Route ============
[05/14 01:34:23    224s] (I)      Usage: 128230 = (60180 H, 68050 V) = (14.54% H, 17.20% V) = (1.029e+05um H, 1.164e+05um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1b Route ============
[05/14 01:34:23    224s] (I)      Usage: 128230 = (60180 H, 68050 V) = (14.54% H, 17.20% V) = (1.029e+05um H, 1.164e+05um V)
[05/14 01:34:23    224s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.192733e+05um
[05/14 01:34:23    224s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 01:34:23    224s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1c Route ============
[05/14 01:34:23    224s] (I)      Usage: 128230 = (60180 H, 68050 V) = (14.54% H, 17.20% V) = (1.029e+05um H, 1.164e+05um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1d Route ============
[05/14 01:34:23    224s] (I)      Usage: 128230 = (60180 H, 68050 V) = (14.54% H, 17.20% V) = (1.029e+05um H, 1.164e+05um V)
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1e Route ============
[05/14 01:34:23    224s] (I)      Usage: 128230 = (60180 H, 68050 V) = (14.54% H, 17.20% V) = (1.029e+05um H, 1.164e+05um V)
[05/14 01:34:23    224s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.192733e+05um
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] (I)      ============  Phase 1l Route ============
[05/14 01:34:23    224s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 01:34:23    224s] (I)      Layer  2:      89136     30985         1           0       88954    ( 0.00%) 
[05/14 01:34:23    224s] (I)      Layer  3:      93064     34417         0         873       92754    ( 0.93%) 
[05/14 01:34:23    224s] (I)      Layer  4:      89136     28092         0           0       88954    ( 0.00%) 
[05/14 01:34:23    224s] (I)      Layer  5:      93059     26748         0         909       92718    ( 0.97%) 
[05/14 01:34:23    224s] (I)      Layer  6:      88554     20181         0           0       88954    ( 0.00%) 
[05/14 01:34:23    224s] (I)      Layer  7:      93223      6472         0         909       92718    ( 0.97%) 
[05/14 01:34:23    224s] (I)      Layer  8:      89352      2040         0           0       88954    ( 0.00%) 
[05/14 01:34:23    224s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 01:34:23    224s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 01:34:23    224s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 01:34:23    224s] (I)      Total:        801614    148935         1        3963      799392    ( 0.49%) 
[05/14 01:34:23    224s] (I)      
[05/14 01:34:23    224s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 01:34:23    224s] [NR-eGR]                        OverCon            
[05/14 01:34:23    224s] [NR-eGR]                         #Gcell     %Gcell
[05/14 01:34:23    224s] [NR-eGR]        Layer               (1)    OverCon
[05/14 01:34:23    224s] [NR-eGR] ----------------------------------------------
[05/14 01:34:23    224s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR] ----------------------------------------------
[05/14 01:34:23    224s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[05/14 01:34:23    224s] [NR-eGR] 
[05/14 01:34:23    224s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      total 2D Cap : 809390 = (413828 H, 395562 V)
[05/14 01:34:23    224s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 01:34:23    224s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.24 sec, Curr Mem: 1949.83 MB )
[05/14 01:34:23    224s] (I)      ====================================== Runtime Summary ======================================
[05/14 01:34:23    224s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 01:34:23    224s] (I)      ---------------------------------------------------------------------------------------------
[05/14 01:34:23    224s] (I)       Early Global Route kernel               100.00%  202.51 sec  202.75 sec  0.24 sec  0.16 sec 
[05/14 01:34:23    224s] (I)       +-Import and model                       37.98%  202.53 sec  202.62 sec  0.09 sec  0.05 sec 
[05/14 01:34:23    224s] (I)       | +-Create place DB                       7.53%  202.53 sec  202.55 sec  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | +-Import place data                   7.47%  202.53 sec  202.55 sec  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read instances and placement      2.41%  202.53 sec  202.54 sec  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read nets                         4.89%  202.54 sec  202.55 sec  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | +-Create route DB                      26.55%  202.55 sec  202.61 sec  0.06 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | +-Import route data (1T)             26.38%  202.55 sec  202.61 sec  0.06 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.43%  202.56 sec  202.56 sec  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read routing blockages          0.00%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read instance blockages         0.45%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read PG blockages               0.33%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read clock blockages            0.01%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read other blockages            0.01%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read halo blockages             0.04%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Read boundary cut boxes         0.00%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read blackboxes                   0.01%  202.56 sec  202.56 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read prerouted                    2.61%  202.56 sec  202.57 sec  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read unlegalized nets             0.35%  202.57 sec  202.57 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Read nets                         1.52%  202.57 sec  202.57 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Set up via pillars                0.03%  202.57 sec  202.57 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Initialize 3D grid graph          0.06%  202.57 sec  202.57 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Model blockage capacity          14.05%  202.57 sec  202.61 sec  0.03 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Initialize 3D capacity         13.76%  202.57 sec  202.61 sec  0.03 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | +-Read aux data                         0.00%  202.61 sec  202.61 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | +-Others data preparation               0.24%  202.61 sec  202.61 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | +-Create route kernel                   2.89%  202.61 sec  202.62 sec  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       +-Global Routing                         51.86%  202.62 sec  202.75 sec  0.12 sec  0.11 sec 
[05/14 01:34:23    224s] (I)       | +-Initialization                        0.46%  202.62 sec  202.62 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | +-Net group 1                           3.27%  202.62 sec  202.63 sec  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)       | | +-Generate topology                   0.17%  202.62 sec  202.62 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1a                            0.51%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Pattern routing (1T)              0.43%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1b                            0.03%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1c                            0.01%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1d                            0.01%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1e                            0.54%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Route legalization                0.07%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Legalize Blockage Violations    0.01%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1l                            0.47%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Layer assignment (1T)             0.39%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | +-Net group 2                          42.73%  202.63 sec  202.73 sec  0.10 sec  0.09 sec 
[05/14 01:34:23    224s] (I)       | | +-Generate topology                   1.40%  202.63 sec  202.63 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1a                            7.64%  202.64 sec  202.66 sec  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | | +-Pattern routing (1T)              6.74%  202.64 sec  202.65 sec  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)       | | | +-Add via demand to 2D              0.68%  202.65 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1b                            0.06%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1c                            0.01%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1d                            0.01%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1e                            1.23%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | +-Route legalization                0.66%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | | | +-Legalize Blockage Violations    0.59%  202.66 sec  202.66 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | | +-Phase 1l                           30.25%  202.66 sec  202.73 sec  0.07 sec  0.07 sec 
[05/14 01:34:23    224s] (I)       | | | +-Layer assignment (1T)            29.73%  202.66 sec  202.73 sec  0.07 sec  0.07 sec 
[05/14 01:34:23    224s] (I)       | +-Clean cong LA                         0.00%  202.73 sec  202.73 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       +-Export 3D cong map                      3.03%  202.75 sec  202.75 sec  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)       | +-Export 2D cong map                    0.88%  202.75 sec  202.75 sec  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)      ===================== Summary by functions =====================
[05/14 01:34:23    224s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 01:34:23    224s] (I)      ----------------------------------------------------------------
[05/14 01:34:23    224s] (I)        0  Early Global Route kernel      100.00%  0.24 sec  0.16 sec 
[05/14 01:34:23    224s] (I)        1  Global Routing                  51.86%  0.12 sec  0.11 sec 
[05/14 01:34:23    224s] (I)        1  Import and model                37.98%  0.09 sec  0.05 sec 
[05/14 01:34:23    224s] (I)        1  Export 3D cong map               3.03%  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Net group 2                     42.73%  0.10 sec  0.09 sec 
[05/14 01:34:23    224s] (I)        2  Create route DB                 26.55%  0.06 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        2  Create place DB                  7.53%  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        2  Net group 1                      3.27%  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        2  Create route kernel              2.89%  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Export 2D cong map               0.88%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Initialization                   0.46%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Others data preparation          0.24%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1l                        30.73%  0.07 sec  0.07 sec 
[05/14 01:34:23    224s] (I)        3  Import route data (1T)          26.38%  0.06 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1a                         8.15%  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        3  Import place data                7.47%  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1e                         1.77%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        3  Generate topology                1.56%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Layer assignment (1T)           30.12%  0.07 sec  0.07 sec 
[05/14 01:34:23    224s] (I)        4  Model blockage capacity         14.05%  0.03 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        4  Pattern routing (1T)             7.16%  0.02 sec  0.02 sec 
[05/14 01:34:23    224s] (I)        4  Read nets                        6.41%  0.02 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        4  Read prerouted                   2.61%  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        4  Read blockages ( Layer 2-11 )    2.43%  0.01 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Read instances and placement     2.41%  0.01 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        4  Route legalization               0.73%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Add via demand to 2D             0.68%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Read unlegalized nets            0.35%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Initialize 3D capacity          13.76%  0.03 sec  0.01 sec 
[05/14 01:34:23    224s] (I)        5  Legalize Blockage Violations     0.61%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read instance blockages          0.45%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read PG blockages                0.33%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 01:34:23    224s] OPERPROF: Starting HotSpotCal at level 1, MEM:1949.8M, EPOCH TIME: 1747200863.531136
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:34:23    224s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:34:23    224s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1949.8M, EPOCH TIME: 1747200863.536675
[05/14 01:34:23    224s] [hotspot] Hotspot report including placement blocked areas
[05/14 01:34:23    224s] OPERPROF: Starting HotSpotCal at level 1, MEM:1949.8M, EPOCH TIME: 1747200863.536910
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 01:34:23    224s] [hotspot] +------------+---------------+---------------+
[05/14 01:34:23    224s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:34:23    224s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:34:23    224s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1949.8M, EPOCH TIME: 1747200863.539985
[05/14 01:34:23    224s] Reported timing to dir ./timingReports
[05/14 01:34:23    224s] **optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 1480.7M, totSessionCpu=0:03:45 **
[05/14 01:34:23    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1873.8M, EPOCH TIME: 1747200863.601555
[05/14 01:34:23    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.032, MEM:1873.8M, EPOCH TIME: 1747200863.633625
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:34:23    224s] 
[05/14 01:34:23    224s] TimeStamp Deleting Cell Server End ...
[05/14 01:34:23    224s] Starting delay calculation for Hold views
[05/14 01:34:23    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:34:23    224s] #################################################################################
[05/14 01:34:23    224s] # Design Stage: PreRoute
[05/14 01:34:23    224s] # Design Name: mcs4
[05/14 01:34:23    224s] # Design Mode: 45nm
[05/14 01:34:23    224s] # Analysis Mode: MMMC OCV 
[05/14 01:34:23    224s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:34:23    224s] # Signoff Settings: SI Off 
[05/14 01:34:23    224s] #################################################################################
[05/14 01:34:23    224s] Calculate late delays in OCV mode...
[05/14 01:34:23    224s] Calculate early delays in OCV mode...
[05/14 01:34:23    224s] Calculate late delays in OCV mode...
[05/14 01:34:23    224s] Calculate early delays in OCV mode...
[05/14 01:34:23    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1874.1M, InitMEM = 1874.1M)
[05/14 01:34:23    224s] Start delay calculation (fullDC) (1 T). (MEM=1874.12)
[05/14 01:34:23    224s] End AAE Lib Interpolated Model. (MEM=1894.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:24    225s] Total number of fetched objects 5174
[05/14 01:34:25    226s] Total number of fetched objects 5174
[05/14 01:34:25    226s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:34:25    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:25    226s] End delay calculation. (MEM=1914.34 CPU=0:00:01.2 REAL=0:00:01.0)
[05/14 01:34:25    226s] End delay calculation (fullDC). (MEM=1914.34 CPU=0:00:01.5 REAL=0:00:02.0)
[05/14 01:34:25    226s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1914.3M) ***
[05/14 01:34:25    226s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:46 mem=1914.3M)
[05/14 01:34:26    226s] Starting delay calculation for Setup views
[05/14 01:34:26    227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:34:26    227s] #################################################################################
[05/14 01:34:26    227s] # Design Stage: PreRoute
[05/14 01:34:26    227s] # Design Name: mcs4
[05/14 01:34:26    227s] # Design Mode: 45nm
[05/14 01:34:26    227s] # Analysis Mode: MMMC OCV 
[05/14 01:34:26    227s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:34:26    227s] # Signoff Settings: SI Off 
[05/14 01:34:26    227s] #################################################################################
[05/14 01:34:26    227s] Calculate early delays in OCV mode...
[05/14 01:34:26    227s] Calculate late delays in OCV mode...
[05/14 01:34:26    227s] Calculate early delays in OCV mode...
[05/14 01:34:26    227s] Calculate late delays in OCV mode...
[05/14 01:34:26    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 1851.3M, InitMEM = 1851.3M)
[05/14 01:34:26    227s] Start delay calculation (fullDC) (1 T). (MEM=1851.34)
[05/14 01:34:26    227s] End AAE Lib Interpolated Model. (MEM=1871.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:27    227s] Total number of fetched objects 5174
[05/14 01:34:27    228s] Total number of fetched objects 5174
[05/14 01:34:27    228s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:27    228s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:34:27    228s] End delay calculation. (MEM=1919.04 CPU=0:00:01.3 REAL=0:00:01.0)
[05/14 01:34:27    228s] End delay calculation (fullDC). (MEM=1919.04 CPU=0:00:01.6 REAL=0:00:01.0)
[05/14 01:34:27    228s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1919.0M) ***
[05/14 01:34:28    228s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:49 mem=1919.0M)
[05/14 01:34:30    229s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 
Hold views included:
 AnalysisView_BC AnalysisView_WC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.317  | 37.220  | 34.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.950  |  2.362  |
|           TNS (ns):|-902.531 |-902.531 |  0.000  |
|    Violating Paths:|  1738   |  1738   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:34:30    229s] Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.9, REAL=0:00:07.0, MEM=1893.5M
[05/14 01:34:30    229s] **optDesign ... cpu = 0:00:50, real = 0:00:54, mem = 1544.5M, totSessionCpu=0:03:49 **
[05/14 01:34:30    229s] *** Finished optDesign ***
[05/14 01:34:30    229s] Info: Destroy the CCOpt slew target map.
[05/14 01:34:30    229s] clean pInstBBox. size 0
[05/14 01:34:30    229s] All LLGs are deleted
[05/14 01:34:30    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1893.4M, EPOCH TIME: 1747200870.482767
[05/14 01:34:30    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.010, MEM:1893.4M, EPOCH TIME: 1747200870.492727
[05/14 01:34:30    229s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:34:30    229s] *** optDesign #3 [finish] : cpu/real = 0:00:50.0/0:00:54.0 (0.9), totSession cpu/real = 0:03:49.5/0:06:43.9 (0.6), mem = 1893.4M
[05/14 01:34:30    229s] 
[05/14 01:34:30    229s] =============================================================================================
[05/14 01:34:30    229s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/14 01:34:30    229s] =============================================================================================
[05/14 01:34:30    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:34:30    229s] ---------------------------------------------------------------------------------------------
[05/14 01:34:30    229s] [ InitOpt                ]      1   0:00:02.8  (   5.1 % )     0:00:02.8 /  0:00:02.5    0.9
[05/14 01:34:30    229s] [ HoldOpt                ]      1   0:00:36.8  (  68.1 % )     0:00:37.7 /  0:00:36.3    1.0
[05/14 01:34:30    229s] [ ViewPruning            ]      8   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:34:30    229s] [ BuildHoldData          ]      1   0:00:02.0  (   3.7 % )     0:00:04.7 /  0:00:04.5    0.9
[05/14 01:34:30    229s] [ OptSummaryReport       ]      5   0:00:00.6  (   1.2 % )     0:00:07.2 /  0:00:05.4    0.7
[05/14 01:34:30    229s] [ DrvReport              ]      2   0:00:01.8  (   3.3 % )     0:00:01.8 /  0:00:00.3    0.2
[05/14 01:34:30    229s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[05/14 01:34:30    229s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:34:30    229s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 01:34:30    229s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 01:34:30    229s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 01:34:30    229s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 01:34:30    229s] [ RefinePlace            ]      1   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 01:34:30    229s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 01:34:30    229s] [ TimingUpdate           ]     10   0:00:00.5  (   0.9 % )     0:00:05.8 /  0:00:05.6    1.0
[05/14 01:34:30    229s] [ FullDelayCalc          ]      4   0:00:05.4  (   9.9 % )     0:00:05.4 /  0:00:05.2    1.0
[05/14 01:34:30    229s] [ TimingReport           ]      7   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.7    0.9
[05/14 01:34:30    229s] [ GenerateReports        ]      2   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 01:34:30    229s] [ MISC                   ]          0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.4    0.6
[05/14 01:34:30    229s] ---------------------------------------------------------------------------------------------
[05/14 01:34:30    229s]  optDesign #3 TOTAL                 0:00:54.0  ( 100.0 % )     0:00:54.0 /  0:00:50.0    0.9
[05/14 01:34:30    229s] ---------------------------------------------------------------------------------------------
[05/14 01:34:30    229s] 
[05/14 01:34:30    229s] # timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/14 01:34:30    229s] *** timeDesign #9 [begin] : totSession cpu/real = 0:03:49.6/0:06:44.0 (0.6), mem = 1893.4M
[05/14 01:34:30    229s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1803.4M, EPOCH TIME: 1747200870.617386
[05/14 01:34:30    229s] All LLGs are deleted
[05/14 01:34:30    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1803.4M, EPOCH TIME: 1747200870.617552
[05/14 01:34:30    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1803.4M, EPOCH TIME: 1747200870.617652
[05/14 01:34:30    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1803.4M, EPOCH TIME: 1747200870.617850
[05/14 01:34:30    229s] Start to check current routing status for nets...
[05/14 01:34:30    229s] All nets are already routed correctly.
[05/14 01:34:30    229s] End to check current routing status for nets (mem=1803.4M)
[05/14 01:34:30    229s] Effort level <high> specified for reg2reg path_group
[05/14 01:34:30    229s] All LLGs are deleted
[05/14 01:34:30    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1805.5M, EPOCH TIME: 1747200870.834359
[05/14 01:34:30    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1805.5M, EPOCH TIME: 1747200870.835030
[05/14 01:34:30    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1805.5M, EPOCH TIME: 1747200870.838070
[05/14 01:34:30    229s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1805.5M, EPOCH TIME: 1747200870.840275
[05/14 01:34:30    229s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1805.5M, EPOCH TIME: 1747200870.876691
[05/14 01:34:30    229s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1805.5M, EPOCH TIME: 1747200870.877768
[05/14 01:34:30    229s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1805.5M, EPOCH TIME: 1747200870.883851
[05/14 01:34:30    229s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1805.5M, EPOCH TIME: 1747200870.885954
[05/14 01:34:30    229s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.048, MEM:1805.5M, EPOCH TIME: 1747200870.887808
[05/14 01:34:30    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.055, MEM:1805.5M, EPOCH TIME: 1747200870.893181
[05/14 01:34:30    229s] All LLGs are deleted
[05/14 01:34:30    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1805.5M, EPOCH TIME: 1747200870.898322
[05/14 01:34:30    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1805.5M, EPOCH TIME: 1747200870.898810
[05/14 01:34:33    230s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.317  | 37.220  | 34.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:34:33    230s] Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:34:33    230s] Total CPU time: 1.03 sec
[05/14 01:34:33    230s] Total Real time: 3.0 sec
[05/14 01:34:33    230s] Total Memory Usage: 1803.609375 Mbytes
[05/14 01:34:33    230s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:34:33    230s] *** timeDesign #9 [finish] : cpu/real = 0:00:01.0/0:00:02.7 (0.4), totSession cpu/real = 0:03:50.6/0:06:46.8 (0.6), mem = 1803.6M
[05/14 01:34:33    230s] 
[05/14 01:34:33    230s] =============================================================================================
[05/14 01:34:33    230s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/14 01:34:33    230s] =============================================================================================
[05/14 01:34:33    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:34:33    230s] ---------------------------------------------------------------------------------------------
[05/14 01:34:33    230s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:33    230s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:02.4 /  0:00:00.8    0.3
[05/14 01:34:33    230s] [ DrvReport              ]      1   0:00:01.8  (  66.2 % )     0:00:01.8 /  0:00:00.3    0.1
[05/14 01:34:33    230s] [ TimingUpdate           ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:34:33    230s] [ TimingReport           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:34:33    230s] [ GenerateReports        ]      1   0:00:00.3  (  12.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 01:34:33    230s] [ MISC                   ]          0:00:00.3  (  11.9 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 01:34:33    230s] ---------------------------------------------------------------------------------------------
[05/14 01:34:33    230s]  timeDesign #9 TOTAL                0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.0    0.4
[05/14 01:34:33    230s] ---------------------------------------------------------------------------------------------
[05/14 01:34:33    230s] 
[05/14 01:34:33    230s] # timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/14 01:34:33    230s] *** timeDesign #10 [begin] : totSession cpu/real = 0:03:50.6/0:06:46.8 (0.6), mem = 1803.6M
[05/14 01:34:33    230s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1766.6M, EPOCH TIME: 1747200873.375112
[05/14 01:34:33    230s] All LLGs are deleted
[05/14 01:34:33    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1766.6M, EPOCH TIME: 1747200873.375252
[05/14 01:34:33    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1747200873.375346
[05/14 01:34:33    230s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1747200873.375581
[05/14 01:34:33    230s] Start to check current routing status for nets...
[05/14 01:34:33    230s] All nets are already routed correctly.
[05/14 01:34:33    230s] End to check current routing status for nets (mem=1766.6M)
[05/14 01:34:33    230s] Effort level <high> specified for reg2reg path_group
[05/14 01:34:33    230s] All LLGs are deleted
[05/14 01:34:33    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.9M, EPOCH TIME: 1747200873.615535
[05/14 01:34:33    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1778.9M, EPOCH TIME: 1747200873.618933
[05/14 01:34:33    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1778.9M, EPOCH TIME: 1747200873.620523
[05/14 01:34:33    230s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1778.9M, EPOCH TIME: 1747200873.623366
[05/14 01:34:33    230s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1778.9M, EPOCH TIME: 1747200873.649200
[05/14 01:34:33    230s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1778.9M, EPOCH TIME: 1747200873.649914
[05/14 01:34:33    230s] Fast DP-INIT is on for default
[05/14 01:34:33    230s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1778.9M, EPOCH TIME: 1747200873.655870
[05/14 01:34:33    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1778.9M, EPOCH TIME: 1747200873.657458
[05/14 01:34:33    230s] All LLGs are deleted
[05/14 01:34:33    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.9M, EPOCH TIME: 1747200873.663146
[05/14 01:34:33    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.9M, EPOCH TIME: 1747200873.663607
[05/14 01:34:33    230s] Starting delay calculation for Hold views
[05/14 01:34:33    230s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 01:34:33    230s] #################################################################################
[05/14 01:34:33    230s] # Design Stage: PreRoute
[05/14 01:34:33    230s] # Design Name: mcs4
[05/14 01:34:33    230s] # Design Mode: 45nm
[05/14 01:34:33    230s] # Analysis Mode: MMMC OCV 
[05/14 01:34:33    230s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:34:33    230s] # Signoff Settings: SI Off 
[05/14 01:34:33    230s] #################################################################################
[05/14 01:34:33    230s] Calculate late delays in OCV mode...
[05/14 01:34:33    230s] Calculate early delays in OCV mode...
[05/14 01:34:33    230s] Calculate late delays in OCV mode...
[05/14 01:34:33    230s] Calculate early delays in OCV mode...
[05/14 01:34:33    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 1776.9M, InitMEM = 1776.9M)
[05/14 01:34:33    230s] Start delay calculation (fullDC) (1 T). (MEM=1776.9)
[05/14 01:34:33    231s] End AAE Lib Interpolated Model. (MEM=1796.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:34    231s] Total number of fetched objects 5174
[05/14 01:34:35    232s] Total number of fetched objects 5174
[05/14 01:34:35    232s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:34:35    232s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:34:35    232s] End delay calculation. (MEM=1833.86 CPU=0:00:01.3 REAL=0:00:02.0)
[05/14 01:34:35    232s] End delay calculation (fullDC). (MEM=1833.86 CPU=0:00:01.6 REAL=0:00:02.0)
[05/14 01:34:35    232s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1833.9M) ***
[05/14 01:34:35    232s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:53 mem=1833.9M)
[05/14 01:34:35    232s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.950  |  2.362  |
|           TNS (ns):|-902.531 |-902.531 |  0.000  |
|    Violating Paths:|  1738   |  1738   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:34:35    232s] Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:34:35    233s] Total CPU time: 2.45 sec
[05/14 01:34:35    233s] Total Real time: 2.0 sec
[05/14 01:34:35    233s] Total Memory Usage: 1752.84375 Mbytes
[05/14 01:34:35    233s] *** timeDesign #10 [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:03:53.0/0:06:49.3 (0.6), mem = 1752.8M
[05/14 01:34:35    233s] 
[05/14 01:34:35    233s] =============================================================================================
[05/14 01:34:35    233s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/14 01:34:35    233s] =============================================================================================
[05/14 01:34:35    233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:34:35    233s] ---------------------------------------------------------------------------------------------
[05/14 01:34:35    233s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:34:35    233s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:02.2 /  0:00:02.1    1.0
[05/14 01:34:35    233s] [ TimingUpdate           ]      1   0:00:00.1  (   4.2 % )     0:00:01.8 /  0:00:01.7    1.0
[05/14 01:34:35    233s] [ FullDelayCalc          ]      1   0:00:01.7  (  65.5 % )     0:00:01.7 /  0:00:01.7    1.0
[05/14 01:34:35    233s] [ TimingReport           ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:34:35    233s] [ GenerateReports        ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:34:35    233s] [ MISC                   ]          0:00:00.4  (  15.5 % )     0:00:00.4 /  0:00:00.4    0.9
[05/14 01:34:35    233s] ---------------------------------------------------------------------------------------------
[05/14 01:34:35    233s]  timeDesign #10 TOTAL               0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.4    1.0
[05/14 01:34:35    233s] ---------------------------------------------------------------------------------------------
[05/14 01:34:35    233s] 
[05/14 01:34:35    233s] # puts "\n--- Routing ---"
# setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -timingEngine {}
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/14 01:34:35    233s] # setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/14 01:34:35    233s] # routeDesign -globalDetail
<CMD> routeDesign -globalDetail
[05/14 01:34:35    233s] #% Begin routeDesign (date=05/14 01:34:35, mem=1389.9M)
[05/14 01:34:35    233s] ### Time Record (routeDesign) is installed.
[05/14 01:34:35    233s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.93 (MB), peak = 1627.61 (MB)
[05/14 01:34:35    233s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/14 01:34:35    233s] #**INFO: setDesignMode -flowEffort standard
[05/14 01:34:35    233s] #**INFO: setDesignMode -powerEffort none
[05/14 01:34:35    233s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/14 01:34:35    233s] **INFO: User settings:
[05/14 01:34:35    233s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/14 01:34:35    233s] setNanoRouteMode -grouteExpTdStdDelay          41.7
[05/14 01:34:35    233s] setNanoRouteMode -routeWithSiDriven            true
[05/14 01:34:35    233s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/14 01:34:35    233s] setNanoRouteMode -routeWithTimingDriven        true
[05/14 01:34:35    233s] setNanoRouteMode -timingEngine                 {}
[05/14 01:34:35    233s] setDesignMode -process                         45
[05/14 01:34:35    233s] setExtractRCMode -coupling_c_th                0.1
[05/14 01:34:35    233s] setExtractRCMode -engine                       preRoute
[05/14 01:34:35    233s] setExtractRCMode -relative_c_th                1
[05/14 01:34:35    233s] setExtractRCMode -total_c_th                   0
[05/14 01:34:36    233s] setDelayCalMode -enable_high_fanout            true
[05/14 01:34:36    233s] setDelayCalMode -engine                        aae
[05/14 01:34:36    233s] setDelayCalMode -ignoreNetLoad                 false
[05/14 01:34:36    233s] setDelayCalMode -socv_accuracy_mode            low
[05/14 01:34:36    233s] setSIMode -separate_delta_delay_on_data        true
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/14 01:34:36    233s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/14 01:34:36    233s] OPERPROF: Starting checkPlace at level 1, MEM:1752.8M, EPOCH TIME: 1747200876.026066
[05/14 01:34:36    233s] z: 2, totalTracks: 1
[05/14 01:34:36    233s] z: 4, totalTracks: 1
[05/14 01:34:36    233s] z: 6, totalTracks: 1
[05/14 01:34:36    233s] z: 8, totalTracks: 1
[05/14 01:34:36    233s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 01:34:36    233s] All LLGs are deleted
[05/14 01:34:36    233s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.8M, EPOCH TIME: 1747200876.037341
[05/14 01:34:36    233s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1752.8M, EPOCH TIME: 1747200876.038123
[05/14 01:34:36    233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1752.8M, EPOCH TIME: 1747200876.038558
[05/14 01:34:36    233s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1752.8M, EPOCH TIME: 1747200876.040984
[05/14 01:34:36    233s] Core basic site is CoreSite
[05/14 01:34:36    233s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1752.8M, EPOCH TIME: 1747200876.041694
[05/14 01:34:36    233s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.028, MEM:1752.8M, EPOCH TIME: 1747200876.069299
[05/14 01:34:36    233s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 01:34:36    233s] SiteArray: use 405,504 bytes
[05/14 01:34:36    233s] SiteArray: current memory after site array memory allocation 1752.8M
[05/14 01:34:36    233s] SiteArray: FP blocked sites are writable
[05/14 01:34:36    233s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1752.8M, EPOCH TIME: 1747200876.074114
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 01:34:36    233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1752.8M, EPOCH TIME: 1747200876.075037
[05/14 01:34:36    233s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1752.8M, EPOCH TIME: 1747200876.075162
[05/14 01:34:36    233s]   Signal wire search tree: 1236 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 01:34:36    233s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.006, MEM:1752.8M, EPOCH TIME: 1747200876.080951
[05/14 01:34:36    233s] Begin checking placement ... (start mem=1752.8M, init mem=1752.8M)
[05/14 01:34:36    233s] Begin checking exclusive groups violation ...
[05/14 01:34:36    233s] There are 0 groups to check, max #box is 0, total #box is 0
[05/14 01:34:36    233s] Finished checking exclusive groups violations. Found 0 Vio.
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] Running CheckPlace using 1 thread in normal mode...
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] ...checkPlace normal is done!
[05/14 01:34:36    233s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1752.8M, EPOCH TIME: 1747200876.157417
[05/14 01:34:36    233s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:1752.8M, EPOCH TIME: 1747200876.162525
[05/14 01:34:36    233s] *info: Placed = 5138           (Fixed = 68)
[05/14 01:34:36    233s] *info: Unplaced = 0           
[05/14 01:34:36    233s] Placement Density:95.00%(27341/28779)
[05/14 01:34:36    233s] Placement Density (including fixed std cells):95.00%(27341/28779)
[05/14 01:34:36    233s] All LLGs are deleted
[05/14 01:34:36    233s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.8M, EPOCH TIME: 1747200876.167377
[05/14 01:34:36    233s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1752.8M, EPOCH TIME: 1747200876.169143
[05/14 01:34:36    233s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1752.8M)
[05/14 01:34:36    233s] OPERPROF: Finished checkPlace at level 1, CPU:0.130, REAL:0.145, MEM:1752.8M, EPOCH TIME: 1747200876.170724
[05/14 01:34:36    233s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/14 01:34:36    233s] *** Changed status on (63) nets in Clock.
[05/14 01:34:36    233s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1752.8M) ***
[05/14 01:34:36    233s] % Begin globalDetailRoute (date=05/14 01:34:36, mem=1390.1M)
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] globalDetailRoute
[05/14 01:34:36    233s] 
[05/14 01:34:36    233s] #Start globalDetailRoute on Wed May 14 01:34:36 2025
[05/14 01:34:36    233s] #
[05/14 01:34:36    233s] ### Time Record (globalDetailRoute) is installed.
[05/14 01:34:36    233s] ### Time Record (Pre Callback) is installed.
[05/14 01:34:36    233s] RC Grid backup saved.
[05/14 01:34:36    233s] ### Time Record (Pre Callback) is uninstalled.
[05/14 01:34:36    233s] ### Time Record (DB Import) is installed.
[05/14 01:34:36    233s] ### Time Record (Timing Data Generation) is installed.
[05/14 01:34:36    233s] #Generating timing data, please wait...
[05/14 01:34:36    233s] #5170 total nets, 5149 already routed, 5149 will ignore in trialRoute
[05/14 01:34:36    233s] ### run_trial_route starts on Wed May 14 01:34:36 2025 with memory = 1388.91 (MB), peak = 1627.61 (MB)
[05/14 01:34:36    233s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:36    233s] ### dump_timing_file starts on Wed May 14 01:34:36 2025 with memory = 1389.66 (MB), peak = 1627.61 (MB)
[05/14 01:34:36    233s] ### extractRC starts on Wed May 14 01:34:36 2025 with memory = 1389.66 (MB), peak = 1627.61 (MB)
[05/14 01:34:36    233s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:34:36    233s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:36    233s] ### view AnalysisView_WC is active and enabled.
[05/14 01:34:36    233s] ### view AnalysisView_BC is active and enabled.
[05/14 01:34:36    233s] 0 out of 2 active views are pruned
[05/14 01:34:36    233s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.07 (MB), peak = 1627.61 (MB)
[05/14 01:34:36    233s] ### generate_timing_data starts on Wed May 14 01:34:36 2025 with memory = 1390.08 (MB), peak = 1627.61 (MB)
[05/14 01:34:36    233s] #Reporting timing...
[05/14 01:34:36    233s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/14 01:34:36    233s] ### report_timing starts on Wed May 14 01:34:36 2025 with memory = 1415.71 (MB), peak = 1627.61 (MB)
[05/14 01:34:38    235s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:38    235s] 
[05/14 01:34:38    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 01:34:38    235s] TLC MultiMap info (StdDelay):
[05/14 01:34:38    235s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 01:34:38    235s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 01:34:38    235s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 01:34:38    235s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 01:34:38    235s]  Setting StdDelay to: 38ps
[05/14 01:34:38    235s] 
[05/14 01:34:38    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 01:34:38    235s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/14 01:34:38    235s] #OPT Pruned View (First enabled view): AnalysisView_WC
[05/14 01:34:38    235s] #Default setup view is reset to AnalysisView_WC.
[05/14 01:34:38    235s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1442.63 (MB), peak = 1627.61 (MB)
[05/14 01:34:38    235s] #Library Standard Delay: 38.00ps
[05/14 01:34:38    235s] #Slack threshold: 76.00ps
[05/14 01:34:38    235s] ### generate_net_cdm_timing starts on Wed May 14 01:34:38 2025 with memory = 1442.63 (MB), peak = 1627.61 (MB)
[05/14 01:34:39    236s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:39    236s] #*** Analyzed 0 timing critical paths
[05/14 01:34:39    236s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.67 (MB), peak = 1627.61 (MB)
[05/14 01:34:39    236s] ### Use bna from skp: 0
[05/14 01:34:39    236s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:34:40    237s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1450.18 (MB), peak = 1627.61 (MB)
[05/14 01:34:40    237s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.18 (MB), peak = 1627.61 (MB)
[05/14 01:34:40    237s] ### generate_timing_data cpu:00:00:04, real:00:00:04, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:40    237s] #Current view: AnalysisView_WC AnalysisView_BC 
[05/14 01:34:40    237s] #Current enabled view: AnalysisView_WC AnalysisView_BC 
[05/14 01:34:40    237s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1450.19 (MB), peak = 1627.61 (MB)
[05/14 01:34:40    237s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:40    237s] #Done generating timing data.
[05/14 01:34:40    237s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 01:34:40    237s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/14 01:34:40    237s] ### Net info: total nets: 5197
[05/14 01:34:40    237s] ### Net info: dirty nets: 3798
[05/14 01:34:40    237s] ### Net info: marked as disconnected nets: 0
[05/14 01:34:40    237s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/14 01:34:40    237s] #num needed restored net=0
[05/14 01:34:40    237s] #need_extraction net=0 (total=5197)
[05/14 01:34:40    237s] ### Net info: fully routed nets: 63
[05/14 01:34:40    237s] ### Net info: trivial (< 2 pins) nets: 45
[05/14 01:34:40    237s] ### Net info: unrouted nets: 5089
[05/14 01:34:40    237s] ### Net info: re-extraction nets: 0
[05/14 01:34:40    237s] ### Net info: ignored nets: 0
[05/14 01:34:40    237s] ### Net info: skip routing nets: 0
[05/14 01:34:40    237s] ### import design signature (13): route=1997002323 fixed_route=425946729 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1363893750 dirty_area=0 del_dirty_area=0 cell=564819836 placement=1319037651 pin_access=1244882365 inst_pattern=1
[05/14 01:34:40    237s] ### Time Record (DB Import) is uninstalled.
[05/14 01:34:40    237s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/14 01:34:40    237s] #RTESIG:78da95d3c14ec3300c0660ce3c85d5ed50245662274ed32b12574013709d3a9a6d95da54
[05/14 01:34:40    237s] #       6ad3036f4f244e435b93e59a4f8ef5c75eadbf5eb6901116489b0985de21bc6e0911c96c
[05/14 01:34:40    237s] #       88243f11eec2d5e77376bf5abfbd7f90d170a8bbc942be1f86ee119a1f57f7ed3734f650
[05/14 01:34:40    237s] #       cf9d87c97adfbae3c31fafb439e7f364c77f26bc4ae0c779d954eacc2c3f8b28ca9b38d2
[05/14 01:34:40    237s] #       2d9c8401510816e1407ee886da5fee9a2442766a8fa70cf2c98fe1e69a2b130b6a158d4a
[05/14 01:34:40    237s] #       9a84cc65654041de3a6f8f76bc6c9440d890088d8968638a4ae0345801169c0095064aaa
[05/14 01:34:40    237s] #       c8553413558a04430946460d232598f83f72484a6151c61360c5f16aace353c16113b3de
[05/14 01:34:40    237s] #       36eddc47269613c22a59264dbf51614b265fbba61e9b60ad9bfb6b32f4e706679714091d
[05/14 01:34:40    237s] #       fd6c42c9902df7158c4ea8135fb6809626f4ee172218ab11
[05/14 01:34:40    237s] #
[05/14 01:34:40    237s] ### Time Record (Data Preparation) is installed.
[05/14 01:34:40    237s] #RTESIG:78da9593314fc330108599f915a7b4439068f09d7d8eb322b102aa80b50ac46d23258e94
[05/14 01:34:40    237s] #       3803ff1e0ba6a23676bdfad3bbe7e777abf5c7d31632c2026933a1d03b84e72d2122990d
[05/14 01:34:40    237s] #       91e407c25db87a7fcc6e57eb97d737321af6753759c83f87a1bb87e6dbd57dfb058dddd7
[05/14 01:34:40    237s] #       73e761b2deb7ee70f78757da9ce2f364c77f4c984ae0c77999a9d409b33c16519457e148
[05/14 01:34:40    237s] #       d7e0240c8842b00807f27d37d4febc6b9208d9b13d1c33c8273f869b4b5c9928a855342a
[05/14 01:34:40    237s] #       6912329795010579ebbc3dd8f13ca304c286443026a2c61495c0696005587002a8345092
[05/14 01:34:40    237s] #       2257d14c542912184a60649461a40426fe8f1c92525894f10458715c8d75bc151c3631eb
[05/14 01:34:40    237s] #       6dd3ce7da4b19c1056c932a9fd46852d997ced9a7a6c026bdddc5f22833f3738bb4c9930
[05/14 01:34:40    237s] #       f7f7adcb8349e8682b08254316d141a91374e25b19a0a52adffc009d18b7c9
[05/14 01:34:40    237s] #
[05/14 01:34:40    237s] ### Time Record (Data Preparation) is uninstalled.
[05/14 01:34:40    237s] ### Time Record (Global Routing) is installed.
[05/14 01:34:40    237s] ### Time Record (Global Routing) is uninstalled.
[05/14 01:34:40    237s] ### Time Record (Data Preparation) is installed.
[05/14 01:34:40    237s] #Start routing data preparation on Wed May 14 01:34:40 2025
[05/14 01:34:40    237s] #
[05/14 01:34:40    237s] #Minimum voltage of a net in the design = 0.000.
[05/14 01:34:40    237s] #Maximum voltage of a net in the design = 1.320.
[05/14 01:34:40    237s] #Voltage range [0.000 - 1.320] has 5188 nets.
[05/14 01:34:40    237s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/14 01:34:40    237s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/14 01:34:40    237s] #Build and mark too close pins for the same net.
[05/14 01:34:40    237s] ### Time Record (Cell Pin Access) is installed.
[05/14 01:34:40    237s] #Rebuild pin access data for design.
[05/14 01:34:40    237s] #Initial pin access analysis.
[05/14 01:34:46    243s] #Detail pin access analysis.
[05/14 01:34:46    243s] ### Time Record (Cell Pin Access) is uninstalled.
[05/14 01:34:46    243s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/14 01:34:46    243s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:34:46    243s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/14 01:34:46    243s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/14 01:34:46    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1455.17 (MB), peak = 1627.61 (MB)
[05/14 01:34:46    243s] #Regenerating Ggrids automatically.
[05/14 01:34:46    243s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/14 01:34:46    243s] #Using automatically generated G-grids.
[05/14 01:34:46    243s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/14 01:34:47    244s] #Done routing data preparation.
[05/14 01:34:47    244s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1464.13 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### Time Record (Data Preparation) is uninstalled.
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Summary of active signal nets routing constraints set by OPT:
[05/14 01:34:47    244s] #	preferred routing layers      : 0
[05/14 01:34:47    244s] #	preferred routing layer effort: 0
[05/14 01:34:47    244s] #	preferred extra space         : 0
[05/14 01:34:47    244s] #	preferred multi-cut via       : 0
[05/14 01:34:47    244s] #	avoid detour                  : 0
[05/14 01:34:47    244s] #	expansion ratio               : 0
[05/14 01:34:47    244s] #	net priority                  : 0
[05/14 01:34:47    244s] #	s2s control                   : 0
[05/14 01:34:47    244s] #	avoid chaining                : 0
[05/14 01:34:47    244s] #	inst-based stacking via       : 0
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Summary of active signal nets routing constraints set by USER:
[05/14 01:34:47    244s] #	preferred routing layers      : 0
[05/14 01:34:47    244s] #	preferred routing layer effort     : 0
[05/14 01:34:47    244s] #	preferred extra space              : 0
[05/14 01:34:47    244s] #	preferred multi-cut via            : 0
[05/14 01:34:47    244s] #	avoid detour                       : 0
[05/14 01:34:47    244s] #	net weight                         : 0
[05/14 01:34:47    244s] #	avoid chaining                     : 0
[05/14 01:34:47    244s] #	cell-based stacking via (required) : 0
[05/14 01:34:47    244s] #	cell-based stacking via (optional) : 0
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Start timing driven prevention iteration
[05/14 01:34:47    244s] ### td_prevention_read_timing_data starts on Wed May 14 01:34:47 2025 with memory = 1464.14 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #----------------------------------------------------
[05/14 01:34:47    244s] # Summary of active signal nets routing constraints
[05/14 01:34:47    244s] #+--------------------------+-----------+
[05/14 01:34:47    244s] #+--------------------------+-----------+
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #----------------------------------------------------
[05/14 01:34:47    244s] #Done timing-driven prevention
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1465.21 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #Total number of trivial nets (e.g. < 2 pins) = 45 (skipped).
[05/14 01:34:47    244s] #Total number of routable nets = 5152.
[05/14 01:34:47    244s] #Total number of nets in the design = 5197.
[05/14 01:34:47    244s] #5094 routable nets do not have any wires.
[05/14 01:34:47    244s] #58 routable nets have routed wires.
[05/14 01:34:47    244s] #5094 nets will be global routed.
[05/14 01:34:47    244s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/14 01:34:47    244s] #58 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/14 01:34:47    244s] ### Time Record (Data Preparation) is installed.
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Finished routing data preparation on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Cpu time = 00:00:00
[05/14 01:34:47    244s] #Elapsed time = 00:00:00
[05/14 01:34:47    244s] #Increased memory = 0.11 (MB)
[05/14 01:34:47    244s] #Total memory = 1465.32 (MB)
[05/14 01:34:47    244s] #Peak memory = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### Time Record (Data Preparation) is uninstalled.
[05/14 01:34:47    244s] ### Time Record (Global Routing) is installed.
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Start global routing on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Start global routing initialization on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Number of eco nets is 5
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Start global routing data preparation on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### build_merged_routing_blockage_rect_list starts on Wed May 14 01:34:47 2025 with memory = 1465.83 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #Start routing resource analysis on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### init_is_bin_blocked starts on Wed May 14 01:34:47 2025 with memory = 1465.84 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 14 01:34:47 2025 with memory = 1466.43 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### adjust_flow_cap starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### adjust_flow_per_partial_route_obs starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### set_via_blocked starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### copy_flow starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #Routing resource analysis is done on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### report_flow_cap starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #  Resource Analysis:
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/14 01:34:47    244s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/14 01:34:47    244s] #  --------------------------------------------------------------
[05/14 01:34:47    244s] #  Metal1         H          39         884        3782    93.28%
[05/14 01:34:47    244s] #  Metal2         V         867           9        3782     0.00%
[05/14 01:34:47    244s] #  Metal3         H         908          15        3782     0.00%
[05/14 01:34:47    244s] #  Metal4         V         854          22        3782     0.00%
[05/14 01:34:47    244s] #  Metal5         H         918           5        3782     0.00%
[05/14 01:34:47    244s] #  Metal6         V         868           8        3782     0.00%
[05/14 01:34:47    244s] #  Metal7         H         922           1        3782     0.00%
[05/14 01:34:47    244s] #  Metal8         V         876           0        3782     0.00%
[05/14 01:34:47    244s] #  Metal9         H         922           1        3782     0.00%
[05/14 01:34:47    244s] #  Metal10        V         349           0        3782     0.00%
[05/14 01:34:47    244s] #  Metal11        H         369           0        3782     0.00%
[05/14 01:34:47    244s] #  --------------------------------------------------------------
[05/14 01:34:47    244s] #  Total                   7894       9.30%       41602     8.48%
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #  69 nets (1.33%) with 1 preferred extra spacing.
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### analyze_m2_tracks starts on Wed May 14 01:34:47 2025 with memory = 1466.59 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### report_initial_resource starts on Wed May 14 01:34:47 2025 with memory = 1466.60 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### mark_pg_pins_accessibility starts on Wed May 14 01:34:47 2025 with memory = 1466.60 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### set_net_region starts on Wed May 14 01:34:47 2025 with memory = 1466.60 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Global routing data preparation is done on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.61 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### prepare_level starts on Wed May 14 01:34:47 2025 with memory = 1466.61 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init level 1 starts on Wed May 14 01:34:47 2025 with memory = 1466.62 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### Level 1 hgrid = 61 X 62
[05/14 01:34:47    244s] ### init level 2 starts on Wed May 14 01:34:47 2025 with memory = 1466.67 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### Level 2 hgrid = 16 X 16  (large_net only)
[05/14 01:34:47    244s] ### prepare_level_flow starts on Wed May 14 01:34:47 2025 with memory = 1467.06 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge starts on Wed May 14 01:34:47 2025 with memory = 1467.06 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### init_flow_edge starts on Wed May 14 01:34:47 2025 with memory = 1470.29 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Global routing initialization is done on Wed May 14 01:34:47 2025
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.04 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] ### routing large nets 
[05/14 01:34:47    244s] #start global routing iteration 1...
[05/14 01:34:47    244s] ### init_flow_edge starts on Wed May 14 01:34:47 2025 with memory = 1470.07 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### routing at level 2 (topmost level) iter 0
[05/14 01:34:47    244s] ### Uniform Hboxes (4x4)
[05/14 01:34:47    244s] ### routing at level 1 iter 0 for 0 hboxes
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.10 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Skip 1/3 round for no nets in the round...
[05/14 01:34:47    244s] #Route nets in 2/3 round...
[05/14 01:34:47    244s] #start global routing iteration 2...
[05/14 01:34:47    244s] ### init_flow_edge starts on Wed May 14 01:34:47 2025 with memory = 1477.13 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### cal_flow starts on Wed May 14 01:34:47 2025 with memory = 1477.30 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### routing at level 1 (topmost level) iter 0
[05/14 01:34:47    244s] ### measure_qor starts on Wed May 14 01:34:47 2025 with memory = 1477.34 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### measure_congestion starts on Wed May 14 01:34:47 2025 with memory = 1477.34 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #start global routing iteration 3...
[05/14 01:34:47    244s] ### routing at level 1 (topmost level) iter 1
[05/14 01:34:47    244s] ### measure_qor starts on Wed May 14 01:34:47 2025 with memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### measure_congestion starts on Wed May 14 01:34:47 2025 with memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] #
[05/14 01:34:47    244s] #Route nets in 3/3 round...
[05/14 01:34:47    244s] #start global routing iteration 4...
[05/14 01:34:47    244s] ### init_flow_edge starts on Wed May 14 01:34:47 2025 with memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### cal_flow starts on Wed May 14 01:34:47 2025 with memory = 1476.96 (MB), peak = 1627.61 (MB)
[05/14 01:34:47    244s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:47    244s] ### routing at level 1 (topmost level) iter 0
[05/14 01:34:50    247s] ### measure_qor starts on Wed May 14 01:34:50 2025 with memory = 1487.23 (MB), peak = 1627.61 (MB)
[05/14 01:34:50    247s] ### measure_congestion starts on Wed May 14 01:34:50 2025 with memory = 1487.23 (MB), peak = 1627.61 (MB)
[05/14 01:34:50    247s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:50    247s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:50    247s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1484.80 (MB), peak = 1627.61 (MB)
[05/14 01:34:50    247s] #
[05/14 01:34:50    247s] #start global routing iteration 5...
[05/14 01:34:50    247s] ### routing at level 1 (topmost level) iter 1
[05/14 01:34:51    247s] ### measure_qor starts on Wed May 14 01:34:51 2025 with memory = 1486.27 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### measure_congestion starts on Wed May 14 01:34:51 2025 with memory = 1486.27 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1484.70 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] ### route_end starts on Wed May 14 01:34:51 2025 with memory = 1484.70 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Total number of trivial nets (e.g. < 2 pins) = 45 (skipped).
[05/14 01:34:51    247s] #Total number of routable nets = 5152.
[05/14 01:34:51    247s] #Total number of nets in the design = 5197.
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #5152 routable nets have routed wires.
[05/14 01:34:51    247s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/14 01:34:51    247s] #58 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Routed nets constraints summary:
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #        Rules   Pref Extra Space   Unconstrained  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #      Default                 11            5083  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #        Total                 11            5083  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Routing constraints summary of the whole design:
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #        Rules   Pref Extra Space   Unconstrained  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #      Default                 69            5083  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #        Total                 69            5083  
[05/14 01:34:51    247s] #------------------------------------------------
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] ### adjust_flow_per_partial_route_obs starts on Wed May 14 01:34:51 2025 with memory = 1484.72 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_base_flow starts on Wed May 14 01:34:51 2025 with memory = 1484.72 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### init_flow_edge starts on Wed May 14 01:34:51 2025 with memory = 1484.72 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_flow starts on Wed May 14 01:34:51 2025 with memory = 1484.99 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### report_overcon starts on Wed May 14 01:34:51 2025 with memory = 1484.99 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #                 OverCon          
[05/14 01:34:51    247s] #                  #Gcell    %Gcell
[05/14 01:34:51    247s] #     Layer           (1)   OverCon  Flow/Cap
[05/14 01:34:51    247s] #  ----------------------------------------------
[05/14 01:34:51    247s] #  Metal1        0(0.00%)   (0.00%)     0.77  
[05/14 01:34:51    247s] #  Metal2        0(0.00%)   (0.00%)     0.47  
[05/14 01:34:51    247s] #  Metal3        0(0.00%)   (0.00%)     0.50  
[05/14 01:34:51    247s] #  Metal4        0(0.00%)   (0.00%)     0.38  
[05/14 01:34:51    247s] #  Metal5        0(0.00%)   (0.00%)     0.31  
[05/14 01:34:51    247s] #  Metal6        0(0.00%)   (0.00%)     0.18  
[05/14 01:34:51    247s] #  Metal7        0(0.00%)   (0.00%)     0.03  
[05/14 01:34:51    247s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/14 01:34:51    247s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/14 01:34:51    247s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/14 01:34:51    247s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/14 01:34:51    247s] #  ----------------------------------------------
[05/14 01:34:51    247s] #     Total      0(0.00%)   (0.00%)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/14 01:34:51    247s] #  Overflow after GR: 0.00% H + 0.00% V
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_base_flow starts on Wed May 14 01:34:51 2025 with memory = 1485.00 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### init_flow_edge starts on Wed May 14 01:34:51 2025 with memory = 1485.00 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_flow starts on Wed May 14 01:34:51 2025 with memory = 1485.00 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### generate_cong_map_content starts on Wed May 14 01:34:51 2025 with memory = 1485.00 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### Sync with Inovus CongMap starts on Wed May 14 01:34:51 2025 with memory = 1485.01 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #Hotspot report including placement blocked areas
[05/14 01:34:51    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:1882.0M, EPOCH TIME: 1747200891.143415
[05/14 01:34:51    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:34:51    247s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/14 01:34:51    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:34:51    247s] [hotspot] |   Metal1(H)    |             24.00 |             24.00 |   171.00     6.83   175.21   171.00 |
[05/14 01:34:51    247s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:34:51    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:34:51    247s] [hotspot] |      worst     | (Metal1)    24.00 | (Metal1)    24.00 |                                     |
[05/14 01:34:51    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:34:51    247s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/14 01:34:51    247s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:34:51    247s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:34:51    247s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:34:51    247s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 01:34:51    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.012, MEM:1882.0M, EPOCH TIME: 1747200891.155431
[05/14 01:34:51    247s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### update starts on Wed May 14 01:34:51 2025 with memory = 1485.03 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #Complete Global Routing.
[05/14 01:34:51    247s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:34:51    247s] #Total wire length = 223575 um.
[05/14 01:34:51    247s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal1 = 410 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal2 = 44686 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal3 = 56073 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal4 = 48572 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal5 = 44674 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal6 = 24664 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal7 = 4463 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal8 = 34 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:34:51    247s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:34:51    247s] #Total number of vias = 34617
[05/14 01:34:51    247s] #Up-Via Summary (total 34617):
[05/14 01:34:51    247s] #           
[05/14 01:34:51    247s] #-----------------------
[05/14 01:34:51    247s] # Metal1          14324
[05/14 01:34:51    247s] # Metal2          11905
[05/14 01:34:51    247s] # Metal3           4552
[05/14 01:34:51    247s] # Metal4           2446
[05/14 01:34:51    247s] # Metal5           1181
[05/14 01:34:51    247s] # Metal6            206
[05/14 01:34:51    247s] # Metal7              3
[05/14 01:34:51    247s] #-----------------------
[05/14 01:34:51    247s] #                 34617 
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Total number of involved regular nets 1145
[05/14 01:34:51    247s] #Maximum src to sink distance  217.2
[05/14 01:34:51    247s] #Average of max src_to_sink distance  40.5
[05/14 01:34:51    247s] #Average of ave src_to_sink distance  30.4
[05/14 01:34:51    247s] #Total number of involved priority nets 11
[05/14 01:34:51    247s] #Maximum src to sink distance for priority net 115.7
[05/14 01:34:51    247s] #Average of max src_to_sink distance for priority net 64.8
[05/14 01:34:51    247s] #Average of ave src_to_sink distance for priority net 37.5
[05/14 01:34:51    247s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### report_overcon starts on Wed May 14 01:34:51 2025 with memory = 1485.46 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### report_overcon starts on Wed May 14 01:34:51 2025 with memory = 1485.46 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #Max overcon = 0 track.
[05/14 01:34:51    247s] #Total overcon = 0.00%.
[05/14 01:34:51    247s] #Worst layer Gcell overcon rate = 0.00%.
[05/14 01:34:51    247s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### global_route design signature (16): route=771235499 net_attr=192795953
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Global routing statistics:
[05/14 01:34:51    247s] #Cpu time = 00:00:03
[05/14 01:34:51    247s] #Elapsed time = 00:00:04
[05/14 01:34:51    247s] #Increased memory = 18.46 (MB)
[05/14 01:34:51    247s] #Total memory = 1483.79 (MB)
[05/14 01:34:51    247s] #Peak memory = 1627.61 (MB)
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #Finished global routing on Wed May 14 01:34:51 2025
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] #
[05/14 01:34:51    247s] ### Time Record (Global Routing) is uninstalled.
[05/14 01:34:51    247s] ### Time Record (Data Preparation) is installed.
[05/14 01:34:51    247s] ### Time Record (Data Preparation) is uninstalled.
[05/14 01:34:51    247s] ### track-assign external-init starts on Wed May 14 01:34:51 2025 with memory = 1483.71 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### Time Record (Track Assignment) is installed.
[05/14 01:34:51    247s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:34:51    247s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:51    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.72 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### track-assign engine-init starts on Wed May 14 01:34:51 2025 with memory = 1483.73 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] ### Time Record (Track Assignment) is installed.
[05/14 01:34:51    247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:51    247s] ### track-assign core-engine starts on Wed May 14 01:34:51 2025 with memory = 1483.78 (MB), peak = 1627.61 (MB)
[05/14 01:34:51    247s] #Start Track Assignment.
[05/14 01:34:52    248s] #Done with 8675 horizontal wires in 2 hboxes and 9527 vertical wires in 2 hboxes.
[05/14 01:34:53    249s] #Done with 2043 horizontal wires in 2 hboxes and 2198 vertical wires in 2 hboxes.
[05/14 01:34:53    249s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/14 01:34:53    249s] #
[05/14 01:34:53    249s] #Track assignment summary:
[05/14 01:34:53    249s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/14 01:34:53    249s] #------------------------------------------------------------------------
[05/14 01:34:53    249s] # Metal1       405.20 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal2     44731.08 	  0.06%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal3     53787.94 	  0.11%  	  0.00% 	  0.01%
[05/14 01:34:53    249s] # Metal4     46085.42 	  0.05%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal5     44387.54 	  0.01%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal6     24632.68 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal7      4473.69 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal8        34.36 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:34:53    249s] #------------------------------------------------------------------------
[05/14 01:34:53    249s] # All      218537.92  	  0.05% 	  0.00% 	  0.00%
[05/14 01:34:53    249s] #Complete Track Assignment.
[05/14 01:34:53    249s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:34:53    249s] #Total wire length = 222444 um.
[05/14 01:34:53    249s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal1 = 405 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal2 = 44512 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal3 = 55517 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal4 = 48524 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal5 = 44404 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal6 = 24583 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal7 = 4465 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal8 = 34 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:34:53    249s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:34:53    249s] #Total number of vias = 34617
[05/14 01:34:53    249s] #Up-Via Summary (total 34617):
[05/14 01:34:53    249s] #           
[05/14 01:34:53    249s] #-----------------------
[05/14 01:34:53    249s] # Metal1          14324
[05/14 01:34:53    249s] # Metal2          11905
[05/14 01:34:53    249s] # Metal3           4552
[05/14 01:34:53    249s] # Metal4           2446
[05/14 01:34:53    249s] # Metal5           1181
[05/14 01:34:53    249s] # Metal6            206
[05/14 01:34:53    249s] # Metal7              3
[05/14 01:34:53    249s] #-----------------------
[05/14 01:34:53    249s] #                 34617 
[05/14 01:34:53    249s] #
[05/14 01:34:53    249s] ### track_assign design signature (19): route=990977898
[05/14 01:34:53    249s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
[05/14 01:34:53    249s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:34:53    249s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1484.07 (MB), peak = 1627.61 (MB)
[05/14 01:34:53    249s] #
[05/14 01:34:53    249s] #Start post global route fixing for timing critical nets ...
[05/14 01:34:53    249s] #
[05/14 01:34:53    249s] ### update_timing_after_routing starts on Wed May 14 01:34:53 2025 with memory = 1484.07 (MB), peak = 1627.61 (MB)
[05/14 01:34:53    249s] ### Time Record (Timing Data Generation) is installed.
[05/14 01:34:53    249s] #* Updating design timing data...
[05/14 01:34:53    249s] #Extracting RC...
[05/14 01:34:53    249s] Un-suppress "**WARN ..." messages.
[05/14 01:34:53    249s] #
[05/14 01:34:53    249s] #Start tQuantus RC extraction...
[05/14 01:34:53    249s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/14 01:34:53    249s] #Extract in track assign mode
[05/14 01:34:53    249s] #Start building rc corner(s)...
[05/14 01:34:53    249s] #Number of RC Corner = 2
[05/14 01:34:53    249s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/14 01:34:53    249s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/14 01:34:53    249s] #METAL_1 -> Metal1 (1)
[05/14 01:34:53    249s] #METAL_2 -> Metal2 (2)
[05/14 01:34:53    249s] #METAL_3 -> Metal3 (3)
[05/14 01:34:53    249s] #METAL_4 -> Metal4 (4)
[05/14 01:34:53    249s] #METAL_5 -> Metal5 (5)
[05/14 01:34:53    249s] #METAL_6 -> Metal6 (6)
[05/14 01:34:53    249s] #METAL_7 -> Metal7 (7)
[05/14 01:34:53    249s] #METAL_8 -> Metal8 (8)
[05/14 01:34:53    249s] #METAL_9 -> Metal9 (9)
[05/14 01:34:53    249s] #METAL_10 -> Metal10 (10)
[05/14 01:34:53    249s] #METAL_11 -> Metal11 (11)
[05/14 01:34:53    249s] #SADV_On
[05/14 01:34:53    249s] # Corner(s) : 
[05/14 01:34:53    249s] #RC_Extraction_WC [25.00] 
[05/14 01:34:53    249s] #RC_Extraction_BC [25.00]
[05/14 01:34:55    250s] # Corner id: 0
[05/14 01:34:55    250s] # Layout Scale: 1.000000
[05/14 01:34:55    250s] # Has Metal Fill model: yes
[05/14 01:34:55    250s] # Temperature was set
[05/14 01:34:55    250s] # Temperature : 25.000000
[05/14 01:34:55    250s] # Ref. Temp   : 25.000000
[05/14 01:34:55    250s] # Corner id: 1
[05/14 01:34:55    250s] # Layout Scale: 1.000000
[05/14 01:34:55    250s] # Has Metal Fill model: yes
[05/14 01:34:55    250s] # Temperature was set
[05/14 01:34:55    250s] # Temperature : 25.000000
[05/14 01:34:55    250s] # Ref. Temp   : 25.000000
[05/14 01:34:55    250s] #SADV_Off
[05/14 01:34:55    250s] #total pattern=286 [11, 792]
[05/14 01:34:55    250s] #Generating the tQuantus model file automatically.
[05/14 01:34:55    250s] #num_tile=24090 avg_aspect_ratio=2.082489 
[05/14 01:34:55    250s] #Vertical num_row 55 per_row= 432 halo= 12000 
[05/14 01:34:55    250s] #hor_num_col = 63 final aspect_ratio= 1.726033
[05/14 01:35:43    277s] #Build RC corners: cpu time = 00:00:28, elapsed time = 00:00:50, memory = 1480.50 (MB), peak = 1627.61 (MB)
[05/14 01:35:46    280s] #Finish check_net_pin_list step Enter extract
[05/14 01:35:46    280s] #Start init net ripin tree building
[05/14 01:35:46    280s] #Finish init net ripin tree building
[05/14 01:35:46    280s] #Cpu time = 00:00:00
[05/14 01:35:46    280s] #Elapsed time = 00:00:00
[05/14 01:35:46    280s] #Increased memory = 0.18 (MB)
[05/14 01:35:46    280s] #Total memory = 1489.08 (MB)
[05/14 01:35:46    280s] #Peak memory = 1627.61 (MB)
[05/14 01:35:46    280s] #begin processing metal fill model file
[05/14 01:35:46    280s] #end processing metal fill model file
[05/14 01:35:46    280s] ### track-assign external-init starts on Wed May 14 01:35:46 2025 with memory = 1489.09 (MB), peak = 1627.61 (MB)
[05/14 01:35:46    280s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:46    280s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:46    280s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:46    280s] ### track-assign engine-init starts on Wed May 14 01:35:46 2025 with memory = 1489.09 (MB), peak = 1627.61 (MB)
[05/14 01:35:46    280s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:46    280s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:46    280s] #
[05/14 01:35:46    280s] #Start Post Track Assignment Wire Spread.
[05/14 01:35:46    281s] #Done with 4434 horizontal wires in 2 hboxes and 5322 vertical wires in 2 hboxes.
[05/14 01:35:46    281s] #Complete Post Track Assignment Wire Spread.
[05/14 01:35:46    281s] #
[05/14 01:35:47    281s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:47    281s] #Length limit = 200 pitches
[05/14 01:35:47    281s] #opt mode = 2
[05/14 01:35:47    281s] #Finish check_net_pin_list step Fix net pin list
[05/14 01:35:47    281s] #Start generate extraction boxes.
[05/14 01:35:47    281s] #
[05/14 01:35:47    281s] #Extract using 30 x 30 Hboxes
[05/14 01:35:47    281s] #4x4 initial hboxes
[05/14 01:35:47    281s] #Use area based hbox pruning.
[05/14 01:35:47    281s] #0/0 hboxes pruned.
[05/14 01:35:47    281s] #Complete generating extraction boxes.
[05/14 01:35:47    281s] #Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/14 01:35:47    281s] #Process 0 special clock nets for rc extraction
[05/14 01:35:47    281s] #Total 5149 nets were built. 1634 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/14 01:35:50    284s] #Run Statistics for Extraction:
[05/14 01:35:50    284s] #   Cpu time = 00:00:03, elapsed time = 00:00:03 .
[05/14 01:35:50    284s] #   Increased memory =    26.33 (MB), total memory =  1515.85 (MB), peak memory =  1627.61 (MB)
[05/14 01:35:50    284s] #
[05/14 01:35:50    284s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/14 01:35:50    284s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.62 (MB), peak = 1627.61 (MB)
[05/14 01:35:50    284s] #RC Statistics: 24563 Res, 17284 Ground Cap, 6362 XCap (Edge to Edge)
[05/14 01:35:50    284s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 6912.04 (17021), Avg L-Edge Length: 31383.20 (5755)
[05/14 01:35:50    284s] #Register nets and terms for rcdb /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d
[05/14 01:35:51    284s] #Finish registering nets and terms for rcdb.
[05/14 01:35:51    284s] #Start writing RC data.
[05/14 01:35:51    284s] #Finish writing RC data
[05/14 01:35:51    284s] #Finish writing rcdb with 31583 nodes, 26434 edges, and 12836 xcaps
[05/14 01:35:51    284s] #1634 inserted nodes are removed
[05/14 01:35:51    284s] ### track-assign external-init starts on Wed May 14 01:35:51 2025 with memory = 1492.20 (MB), peak = 1627.61 (MB)
[05/14 01:35:51    284s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:51    284s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:51    284s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:51    284s] ### track-assign engine-init starts on Wed May 14 01:35:51 2025 with memory = 1492.20 (MB), peak = 1627.61 (MB)
[05/14 01:35:51    284s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:51    284s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:51    284s] #Remove Post Track Assignment Wire Spread
[05/14 01:35:51    284s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:51    284s] Restoring parasitic data from file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d' ...
[05/14 01:35:51    284s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d' for reading (mem: 2053.355M)
[05/14 01:35:51    284s] Reading RCDB with compressed RC data.
[05/14 01:35:51    284s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d' for content verification (mem: 2053.355M)
[05/14 01:35:51    284s] Reading RCDB with compressed RC data.
[05/14 01:35:51    284s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d': 0 access done (mem: 2053.355M)
[05/14 01:35:51    284s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d': 0 access done (mem: 2053.355M)
[05/14 01:35:51    284s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2053.355M)
[05/14 01:35:51    284s] Following multi-corner parasitics specified:
[05/14 01:35:51    284s] 	/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d (rcdb)
[05/14 01:35:51    284s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d' for reading (mem: 2053.355M)
[05/14 01:35:51    284s] Reading RCDB with compressed RC data.
[05/14 01:35:51    284s] 		Cell mcs4 has rcdb /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d specified
[05/14 01:35:51    284s] Cell mcs4, hinst 
[05/14 01:35:51    284s] processing rcdb (/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d) for hinst (top) of cell (mcs4);
[05/14 01:35:51    284s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_OJ4K1v.rcdb.d': 0 access done (mem: 2053.355M)
[05/14 01:35:51    284s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2029.355M)
[05/14 01:35:51    284s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_FPidZx.rcdb.d/mcs4.rcdb.d' for reading (mem: 2029.355M)
[05/14 01:35:51    284s] Reading RCDB with compressed RC data.
[05/14 01:35:52    285s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_FPidZx.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2029.355M)
[05/14 01:35:52    285s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2029.355M)
[05/14 01:35:52    285s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 2029.355M)
[05/14 01:35:52    285s] #
[05/14 01:35:52    285s] #Restore RCDB.
[05/14 01:35:52    285s] ### track-assign external-init starts on Wed May 14 01:35:52 2025 with memory = 1490.98 (MB), peak = 1627.61 (MB)
[05/14 01:35:52    285s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:52    285s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:52    285s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:52    285s] ### track-assign engine-init starts on Wed May 14 01:35:52 2025 with memory = 1490.98 (MB), peak = 1627.61 (MB)
[05/14 01:35:52    285s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:52    285s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:52    285s] #Remove Post Track Assignment Wire Spread
[05/14 01:35:52    285s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:52    285s] #
[05/14 01:35:52    285s] #Complete tQuantus RC extraction.
[05/14 01:35:52    285s] #Cpu time = 00:00:36
[05/14 01:35:52    285s] #Elapsed time = 00:01:00
[05/14 01:35:52    285s] #Increased memory = 6.70 (MB)
[05/14 01:35:52    285s] #Total memory = 1490.77 (MB)
[05/14 01:35:52    285s] #Peak memory = 1627.61 (MB)
[05/14 01:35:52    285s] #
[05/14 01:35:52    285s] Un-suppress "**WARN ..." messages.
[05/14 01:35:52    285s] #RC Extraction Completed...
[05/14 01:35:52    285s] ### update_timing starts on Wed May 14 01:35:52 2025 with memory = 1490.77 (MB), peak = 1627.61 (MB)
[05/14 01:35:52    285s] AAE_INFO: switching -siAware from false to true ...
[05/14 01:35:53    285s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/14 01:35:53    285s] ### generate_timing_data starts on Wed May 14 01:35:53 2025 with memory = 1472.77 (MB), peak = 1627.61 (MB)
[05/14 01:35:53    285s] #Reporting timing...
[05/14 01:35:53    285s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/14 01:35:53    286s] ### report_timing starts on Wed May 14 01:35:53 2025 with memory = 1473.81 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    290s] ### report_timing cpu:00:00:04, real:00:00:05, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:58    290s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/14 01:35:58    290s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1488.95 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    290s] #Library Standard Delay: 38.00ps
[05/14 01:35:58    290s] #Slack threshold: 0.00ps
[05/14 01:35:58    290s] ### generate_net_cdm_timing starts on Wed May 14 01:35:58 2025 with memory = 1488.95 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    290s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:58    290s] #*** Analyzed 0 timing critical paths
[05/14 01:35:58    290s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.96 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    290s] ### Use bna from skp: 0
[05/14 01:35:58    290s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.59 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    290s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/14 01:35:58    291s] Worst slack reported in the design = 41.073456 (late)
[05/14 01:35:58    291s] *** writeDesignTiming (0:00:00.3) ***
[05/14 01:35:58    291s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.81 (MB), peak = 1627.61 (MB)
[05/14 01:35:58    291s] Un-suppress "**WARN ..." messages.
[05/14 01:35:58    291s] ### generate_timing_data cpu:00:00:05, real:00:00:06, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:59    291s] #Number of victim nets: 0
[05/14 01:35:59    291s] #Number of aggressor nets: 0
[05/14 01:35:59    291s] #Number of weak nets: 0
[05/14 01:35:59    291s] #Number of critical nets: 0
[05/14 01:35:59    291s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    291s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    291s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    291s] #Total number of nets: 5149
[05/14 01:35:59    291s] ### update_timing cpu:00:00:06, real:00:00:06, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:59    291s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 01:35:59    291s] ### update_timing_after_routing cpu:00:00:42, real:00:01:06, mem:1.5 GB, peak:1.6 GB
[05/14 01:35:59    291s] #Total number of significant detoured timing critical nets is 0
[05/14 01:35:59    291s] #Total number of selected detoured timing critical nets is 0
[05/14 01:35:59    291s] #
[05/14 01:35:59    291s] #----------------------------------------------------
[05/14 01:35:59    291s] # Summary of active signal nets routing constraints
[05/14 01:35:59    291s] #+--------------------------+-----------+
[05/14 01:35:59    291s] #+--------------------------+-----------+
[05/14 01:35:59    291s] #
[05/14 01:35:59    291s] #----------------------------------------------------
[05/14 01:35:59    291s] ### run_free_timing_graph starts on Wed May 14 01:35:59 2025 with memory = 1489.85 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    291s] ### Time Record (Timing Data Generation) is installed.
[05/14 01:35:59    291s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 01:35:59    291s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:35:59    291s] ### run_build_timing_graph starts on Wed May 14 01:35:59 2025 with memory = 1470.84 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    291s] ### Time Record (Timing Data Generation) is installed.
[05/14 01:35:59    291s] Current (total cpu=0:04:52, real=0:08:15, peak res=1627.6M, current mem=1455.5M)
[05/14 01:35:59    291s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1466.2M, current mem=1466.2M)
[05/14 01:35:59    291s] Current (total cpu=0:04:52, real=0:08:15, peak res=1627.6M, current mem=1466.2M)
[05/14 01:35:59    291s] Current (total cpu=0:04:52, real=0:08:15, peak res=1627.6M, current mem=1466.2M)
[05/14 01:35:59    291s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.6M, current mem=1466.6M)
[05/14 01:35:59    292s] Current (total cpu=0:04:52, real=0:08:15, peak res=1627.6M, current mem=1466.6M)
[05/14 01:35:59    292s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 01:35:59    292s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:35:59    292s] ### track-assign external-init starts on Wed May 14 01:35:59 2025 with memory = 1466.68 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    292s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:59    292s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:35:59    292s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:35:59    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.68 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    292s] #* Importing design timing data...
[05/14 01:35:59    292s] #Number of victim nets: 0
[05/14 01:35:59    292s] #Number of aggressor nets: 0
[05/14 01:35:59    292s] #Number of weak nets: 0
[05/14 01:35:59    292s] #Number of critical nets: 0
[05/14 01:35:59    292s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    292s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    292s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/14 01:35:59    292s] #Total number of nets: 5149
[05/14 01:35:59    292s] ### track-assign engine-init starts on Wed May 14 01:35:59 2025 with memory = 1466.70 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    292s] ### Time Record (Track Assignment) is installed.
[05/14 01:35:59    292s] #
[05/14 01:35:59    292s] #timing driven effort level: 3
[05/14 01:35:59    292s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/14 01:35:59    292s] ### track-assign core-engine starts on Wed May 14 01:35:59 2025 with memory = 1466.70 (MB), peak = 1627.61 (MB)
[05/14 01:35:59    292s] #Start Track Assignment With Timing Driven.
[05/14 01:36:00    292s] #Done with 399 horizontal wires in 2 hboxes and 409 vertical wires in 2 hboxes.
[05/14 01:36:00    292s] #Done with 46 horizontal wires in 2 hboxes and 78 vertical wires in 2 hboxes.
[05/14 01:36:01    293s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/14 01:36:01    293s] #
[05/14 01:36:01    293s] #Track assignment summary:
[05/14 01:36:01    293s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/14 01:36:01    293s] #------------------------------------------------------------------------
[05/14 01:36:01    293s] # Metal1       405.40 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal2     44712.51 	  0.02%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal3     53800.54 	  0.09%  	  0.00% 	  0.01%
[05/14 01:36:01    293s] # Metal4     46088.30 	  0.06%  	  0.00% 	  0.01%
[05/14 01:36:01    293s] # Metal5     44387.58 	  0.01%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal6     24633.25 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal7      4472.69 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal8        34.36 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/14 01:36:01    293s] #------------------------------------------------------------------------
[05/14 01:36:01    293s] # All      218534.64  	  0.04% 	  0.00% 	  0.00%
[05/14 01:36:01    293s] #Complete Track Assignment With Timing Driven.
[05/14 01:36:01    293s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:36:01    293s] #Total wire length = 222442 um.
[05/14 01:36:01    293s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal1 = 405 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal2 = 44493 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal3 = 55531 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal4 = 48527 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal5 = 44404 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal6 = 24584 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal7 = 4464 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal8 = 34 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:36:01    293s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:36:01    293s] #Total number of vias = 34617
[05/14 01:36:01    293s] #Up-Via Summary (total 34617):
[05/14 01:36:01    293s] #           
[05/14 01:36:01    293s] #-----------------------
[05/14 01:36:01    293s] # Metal1          14324
[05/14 01:36:01    293s] # Metal2          11905
[05/14 01:36:01    293s] # Metal3           4552
[05/14 01:36:01    293s] # Metal4           2446
[05/14 01:36:01    293s] # Metal5           1181
[05/14 01:36:01    293s] # Metal6            206
[05/14 01:36:01    293s] # Metal7              3
[05/14 01:36:01    293s] #-----------------------
[05/14 01:36:01    293s] #                 34617 
[05/14 01:36:01    293s] #
[05/14 01:36:01    293s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[05/14 01:36:01    293s] ### Time Record (Track Assignment) is uninstalled.
[05/14 01:36:01    293s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1466.71 (MB), peak = 1627.61 (MB)
[05/14 01:36:01    293s] #
[05/14 01:36:01    293s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/14 01:36:01    293s] #Cpu time = 00:00:56
[05/14 01:36:01    293s] #Elapsed time = 00:01:20
[05/14 01:36:01    293s] #Increased memory = 15.79 (MB)
[05/14 01:36:01    293s] #Total memory = 1466.71 (MB)
[05/14 01:36:01    293s] #Peak memory = 1627.61 (MB)
[05/14 01:36:01    293s] ### Time Record (Detail Routing) is installed.
[05/14 01:36:01    293s] #Start reading timing information from file .timing_file_6513.tif.gz ...
[05/14 01:36:01    293s] #Read in timing information for 21 ports, 5138 instances from timing file .timing_file_6513.tif.gz.
[05/14 01:36:01    293s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/14 01:36:01    293s] #
[05/14 01:36:01    293s] #Start Detail Routing..
[05/14 01:36:01    293s] #start initial detail routing ...
[05/14 01:36:01    293s] ### Design has 10 dirty nets, 12365 dirty-areas)
[05/14 01:37:07    355s] #   number of violations = 12
[05/14 01:37:07    355s] #
[05/14 01:37:07    355s] #    By Layer and Type :
[05/14 01:37:07    355s] #	          Short   Totals
[05/14 01:37:07    355s] #	Metal1       11       11
[05/14 01:37:07    355s] #	Metal2        1        1
[05/14 01:37:07    355s] #	Totals       12       12
[05/14 01:37:07    355s] #4087 out of 5138 instances (79.5%) need to be verified(marked ipoed), dirty area = 75.3%.
[05/14 01:37:12    360s] ### Routing stats: routing = 100.00% dirty-area = 98.41%
[05/14 01:37:12    360s] #   number of violations = 0
[05/14 01:37:12    360s] #cpu time = 00:01:07, elapsed time = 00:01:11, memory = 1436.71 (MB), peak = 1627.61 (MB)
[05/14 01:37:12    360s] #Complete Detail Routing.
[05/14 01:37:12    360s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:37:12    360s] #Total wire length = 229494 um.
[05/14 01:37:12    360s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal1 = 1017 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal2 = 45439 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal3 = 56674 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal4 = 50140 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal5 = 43514 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal6 = 26862 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal7 = 5816 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal8 = 33 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:37:12    360s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:37:12    360s] #Total number of vias = 38625
[05/14 01:37:12    360s] #Up-Via Summary (total 38625):
[05/14 01:37:12    360s] #           
[05/14 01:37:12    360s] #-----------------------
[05/14 01:37:12    360s] # Metal1          14372
[05/14 01:37:12    360s] # Metal2          13911
[05/14 01:37:12    360s] # Metal3           5671
[05/14 01:37:12    360s] # Metal4           2741
[05/14 01:37:12    360s] # Metal5           1509
[05/14 01:37:12    360s] # Metal6            416
[05/14 01:37:12    360s] # Metal7              5
[05/14 01:37:12    360s] #-----------------------
[05/14 01:37:12    360s] #                 38625 
[05/14 01:37:12    360s] #
[05/14 01:37:12    360s] #Total number of DRC violations = 0
[05/14 01:37:12    360s] ### Time Record (Detail Routing) is uninstalled.
[05/14 01:37:12    360s] #Cpu time = 00:01:07
[05/14 01:37:12    360s] #Elapsed time = 00:01:12
[05/14 01:37:12    360s] #Increased memory = -29.98 (MB)
[05/14 01:37:12    360s] #Total memory = 1436.73 (MB)
[05/14 01:37:12    360s] #Peak memory = 1627.61 (MB)
[05/14 01:37:12    360s] ### Time Record (Antenna Fixing) is installed.
[05/14 01:37:12    360s] #
[05/14 01:37:12    360s] #start routing for process antenna violation fix ...
[05/14 01:37:12    360s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/14 01:37:13    361s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1436.75 (MB), peak = 1627.61 (MB)
[05/14 01:37:13    361s] #
[05/14 01:37:13    361s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:37:13    361s] #Total wire length = 229494 um.
[05/14 01:37:13    361s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal1 = 1017 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal2 = 45439 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal3 = 56674 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal4 = 50140 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal5 = 43514 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal6 = 26862 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal7 = 5816 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal8 = 33 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:37:13    361s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:37:13    361s] #Total number of vias = 38625
[05/14 01:37:13    361s] #Up-Via Summary (total 38625):
[05/14 01:37:13    361s] #           
[05/14 01:37:13    361s] #-----------------------
[05/14 01:37:13    361s] # Metal1          14372
[05/14 01:37:13    361s] # Metal2          13911
[05/14 01:37:13    361s] # Metal3           5671
[05/14 01:37:13    361s] # Metal4           2741
[05/14 01:37:13    361s] # Metal5           1509
[05/14 01:37:13    361s] # Metal6            416
[05/14 01:37:13    361s] # Metal7              5
[05/14 01:37:13    361s] #-----------------------
[05/14 01:37:13    361s] #                 38625 
[05/14 01:37:13    361s] #
[05/14 01:37:13    361s] #Total number of DRC violations = 0
[05/14 01:37:13    361s] #Total number of process antenna violations = 0
[05/14 01:37:13    361s] #Total number of net violated process antenna rule = 0
[05/14 01:37:13    361s] #
[05/14 01:37:14    361s] #
[05/14 01:37:14    361s] #Total number of nets with non-default rule or having extra spacing = 69
[05/14 01:37:14    361s] #Total wire length = 229494 um.
[05/14 01:37:14    361s] #Total half perimeter of net bounding box = 223381 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal1 = 1017 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal2 = 45439 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal3 = 56674 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal4 = 50140 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal5 = 43514 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal6 = 26862 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal7 = 5816 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal8 = 33 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 01:37:14    361s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 01:37:14    361s] #Total number of vias = 38625
[05/14 01:37:14    361s] #Up-Via Summary (total 38625):
[05/14 01:37:14    361s] #           
[05/14 01:37:14    361s] #-----------------------
[05/14 01:37:14    361s] # Metal1          14372
[05/14 01:37:14    361s] # Metal2          13911
[05/14 01:37:14    361s] # Metal3           5671
[05/14 01:37:14    361s] # Metal4           2741
[05/14 01:37:14    361s] # Metal5           1509
[05/14 01:37:14    361s] # Metal6            416
[05/14 01:37:14    361s] # Metal7              5
[05/14 01:37:14    361s] #-----------------------
[05/14 01:37:14    361s] #                 38625 
[05/14 01:37:14    361s] #
[05/14 01:37:14    361s] #Total number of DRC violations = 0
[05/14 01:37:14    361s] #Total number of process antenna violations = 0
[05/14 01:37:14    361s] #Total number of net violated process antenna rule = 0
[05/14 01:37:14    361s] #
[05/14 01:37:14    361s] ### Time Record (Antenna Fixing) is uninstalled.
[05/14 01:37:14    361s] #detailRoute Statistics:
[05/14 01:37:14    361s] #Cpu time = 00:01:09
[05/14 01:37:14    361s] #Elapsed time = 00:01:13
[05/14 01:37:14    361s] #Increased memory = -29.93 (MB)
[05/14 01:37:14    361s] #Total memory = 1436.79 (MB)
[05/14 01:37:14    361s] #Peak memory = 1627.61 (MB)
[05/14 01:37:14    361s] ### global_detail_route design signature (39): route=547806833 flt_obj=0 vio=1905142130 shield_wire=1
[05/14 01:37:14    361s] ### Time Record (DB Export) is installed.
[05/14 01:37:14    361s] ### export design design signature (40): route=547806833 fixed_route=425946729 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1286799544 dirty_area=0 del_dirty_area=0 cell=564819836 placement=1319037651 pin_access=1292436193 inst_pattern=1
[05/14 01:37:14    362s] #	no debugging net set
[05/14 01:37:15    362s] ### Time Record (DB Export) is uninstalled.
[05/14 01:37:15    362s] ### Time Record (Post Callback) is installed.
[05/14 01:37:15    362s] ### Time Record (Post Callback) is uninstalled.
[05/14 01:37:15    362s] #
[05/14 01:37:15    362s] #globalDetailRoute statistics:
[05/14 01:37:15    362s] #Cpu time = 00:02:09
[05/14 01:37:15    362s] #Elapsed time = 00:02:39
[05/14 01:37:15    362s] #Increased memory = 31.02 (MB)
[05/14 01:37:15    362s] #Total memory = 1421.12 (MB)
[05/14 01:37:15    362s] #Peak memory = 1627.61 (MB)
[05/14 01:37:15    362s] #Number of warnings = 2
[05/14 01:37:15    362s] #Total number of warnings = 21
[05/14 01:37:15    362s] #Number of fails = 0
[05/14 01:37:15    362s] #Total number of fails = 0
[05/14 01:37:15    362s] #Complete globalDetailRoute on Wed May 14 01:37:15 2025
[05/14 01:37:15    362s] #
[05/14 01:37:15    362s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1292436193 inst_pattern=1
[05/14 01:37:15    362s] ### Time Record (globalDetailRoute) is uninstalled.
[05/14 01:37:15    362s] % End globalDetailRoute (date=05/14 01:37:15, total cpu=0:02:09, real=0:02:39, peak res=1597.9M, current mem=1421.3M)
[05/14 01:37:16    362s] #Default setup view is reset to AnalysisView_WC.
[05/14 01:37:16    362s] #Default setup view is reset to AnalysisView_WC.
[05/14 01:37:16    362s] AAE_INFO: Post Route call back at the end of routeDesign
[05/14 01:37:16    362s] #routeDesign: cpu time = 00:02:09, elapsed time = 00:02:40, memory = 1399.48 (MB), peak = 1627.61 (MB)
[05/14 01:37:16    362s] 
[05/14 01:37:16    362s] *** Summary of all messages that are not suppressed in this session:
[05/14 01:37:16    362s] Severity  ID               Count  Summary                                  
[05/14 01:37:16    362s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/14 01:37:16    362s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/14 01:37:16    362s] *** Message Summary: 3 warning(s), 0 error(s)
[05/14 01:37:16    362s] 
[05/14 01:37:16    362s] ### Time Record (routeDesign) is uninstalled.
[05/14 01:37:16    362s] ### 
[05/14 01:37:16    362s] ###   Scalability Statistics
[05/14 01:37:16    362s] ### 
[05/14 01:37:16    362s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:37:16    362s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/14 01:37:16    362s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:37:16    362s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/14 01:37:16    362s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/14 01:37:16    362s] ###   Timing Data Generation        |        00:00:46|        00:01:10|             0.7|
[05/14 01:37:16    362s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/14 01:37:16    362s] ###   DB Export                     |        00:00:00|        00:00:01|             1.0|
[05/14 01:37:16    362s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/14 01:37:16    362s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/14 01:37:16    362s] ###   Global Routing                |        00:00:03|        00:00:04|             0.9|
[05/14 01:37:16    362s] ###   Track Assignment              |        00:00:04|        00:00:04|             0.9|
[05/14 01:37:16    362s] ###   Detail Routing                |        00:01:07|        00:01:12|             0.9|
[05/14 01:37:16    362s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             0.9|
[05/14 01:37:16    362s] ###   Entire Command                |        00:02:09|        00:02:40|             0.8|
[05/14 01:37:16    362s] ### --------------------------------+----------------+----------------+----------------+
[05/14 01:37:16    362s] ### 
[05/14 01:37:16    362s] #% End routeDesign (date=05/14 01:37:16, total cpu=0:02:09, real=0:02:41, peak res=1597.9M, current mem=1399.5M)
[05/14 01:37:16    362s] # puts "\n--- Post-Route Timing Analysis ---"
# timeDesign -postRoute -prefix postRoute_setup
<CMD> timeDesign -postRoute -prefix postRoute_setup
[05/14 01:37:16    362s] Switching SI Aware to true by default in postroute mode   
[05/14 01:37:16    362s] AAE_INFO: switching -siAware from false to true ...
[05/14 01:37:16    362s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/14 01:37:16    362s] *** timeDesign #11 [begin] : totSession cpu/real = 0:06:02.6/0:09:29.8 (0.6), mem = 1987.7M
[05/14 01:37:16    362s]  Reset EOS DB
[05/14 01:37:16    362s] Ignoring AAE DB Resetting ...
[05/14 01:37:16    362s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/14 01:37:16    362s] ### Net info: total nets: 5197
[05/14 01:37:16    362s] ### Net info: dirty nets: 0
[05/14 01:37:16    362s] ### Net info: marked as disconnected nets: 0
[05/14 01:37:16    362s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/14 01:37:16    362s] #num needed restored net=0
[05/14 01:37:16    362s] #need_extraction net=0 (total=5197)
[05/14 01:37:16    362s] ### Net info: fully routed nets: 5152
[05/14 01:37:16    362s] ### Net info: trivial (< 2 pins) nets: 45
[05/14 01:37:16    362s] ### Net info: unrouted nets: 0
[05/14 01:37:16    362s] ### Net info: re-extraction nets: 0
[05/14 01:37:16    362s] ### Net info: ignored nets: 0
[05/14 01:37:16    362s] ### Net info: skip routing nets: 0
[05/14 01:37:16    362s] ### import design signature (42): route=1132997125 fixed_route=1132997125 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2034833494 dirty_area=0 del_dirty_area=0 cell=564819836 placement=1319037651 pin_access=1292436193 inst_pattern=1
[05/14 01:37:16    362s] #Extract in post route mode
[05/14 01:37:16    362s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/14 01:37:16    362s] #Fast data preparation for tQuantus.
[05/14 01:37:16    362s] #Start routing data preparation on Wed May 14 01:37:16 2025
[05/14 01:37:16    362s] #
[05/14 01:37:16    363s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/14 01:37:16    363s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 01:37:16    363s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/14 01:37:16    363s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/14 01:37:16    363s] #Regenerating Ggrids automatically.
[05/14 01:37:16    363s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/14 01:37:16    363s] #Using automatically generated G-grids.
[05/14 01:37:16    363s] #Done routing data preparation.
[05/14 01:37:16    363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.96 (MB), peak = 1627.61 (MB)
[05/14 01:37:16    363s] #
[05/14 01:37:16    363s] #Start tQuantus RC extraction...
[05/14 01:37:16    363s] #Start building rc corner(s)...
[05/14 01:37:16    363s] #Number of RC Corner = 2
[05/14 01:37:16    363s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/14 01:37:16    363s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/14 01:37:16    363s] #METAL_1 -> Metal1 (1)
[05/14 01:37:16    363s] #METAL_2 -> Metal2 (2)
[05/14 01:37:16    363s] #METAL_3 -> Metal3 (3)
[05/14 01:37:16    363s] #METAL_4 -> Metal4 (4)
[05/14 01:37:16    363s] #METAL_5 -> Metal5 (5)
[05/14 01:37:16    363s] #METAL_6 -> Metal6 (6)
[05/14 01:37:16    363s] #METAL_7 -> Metal7 (7)
[05/14 01:37:16    363s] #METAL_8 -> Metal8 (8)
[05/14 01:37:16    363s] #METAL_9 -> Metal9 (9)
[05/14 01:37:16    363s] #METAL_10 -> Metal10 (10)
[05/14 01:37:16    363s] #METAL_11 -> Metal11 (11)
[05/14 01:37:17    363s] #SADV-On
[05/14 01:37:17    363s] # Corner(s) : 
[05/14 01:37:17    363s] #RC_Extraction_WC [25.00] 
[05/14 01:37:17    363s] #RC_Extraction_BC [25.00]
[05/14 01:37:18    364s] # Corner id: 0
[05/14 01:37:18    364s] # Layout Scale: 1.000000
[05/14 01:37:18    364s] # Has Metal Fill model: yes
[05/14 01:37:18    364s] # Temperature was set
[05/14 01:37:18    364s] # Temperature : 25.000000
[05/14 01:37:18    364s] # Ref. Temp   : 25.000000
[05/14 01:37:18    364s] # Corner id: 1
[05/14 01:37:18    364s] # Layout Scale: 1.000000
[05/14 01:37:18    364s] # Has Metal Fill model: yes
[05/14 01:37:18    364s] # Temperature was set
[05/14 01:37:18    364s] # Temperature : 25.000000
[05/14 01:37:18    364s] # Ref. Temp   : 25.000000
[05/14 01:37:18    364s] #SADV-Off
[05/14 01:37:18    364s] #total pattern=286 [11, 792]
[05/14 01:37:18    364s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/14 01:37:18    364s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/14 01:37:18    364s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/14 01:37:18    364s] #number model r/c [1,1] [11,792] read
[05/14 01:37:19    364s] #0 rcmodel(s) requires rebuild
[05/14 01:37:19    364s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1403.49 (MB), peak = 1627.61 (MB)
[05/14 01:37:19    364s] #Finish check_net_pin_list step Enter extract
[05/14 01:37:19    364s] #Start init net ripin tree building
[05/14 01:37:19    364s] #Finish init net ripin tree building
[05/14 01:37:19    364s] #Cpu time = 00:00:00
[05/14 01:37:19    364s] #Elapsed time = 00:00:00
[05/14 01:37:19    364s] #Increased memory = 0.00 (MB)
[05/14 01:37:19    364s] #Total memory = 1403.49 (MB)
[05/14 01:37:19    364s] #Peak memory = 1627.61 (MB)
[05/14 01:37:19    364s] #begin processing metal fill model file
[05/14 01:37:19    364s] #end processing metal fill model file
[05/14 01:37:19    364s] #Length limit = 200 pitches
[05/14 01:37:19    364s] #opt mode = 2
[05/14 01:37:19    364s] #Finish check_net_pin_list step Fix net pin list
[05/14 01:37:19    364s] #Start generate extraction boxes.
[05/14 01:37:19    364s] #
[05/14 01:37:19    364s] #Extract using 30 x 30 Hboxes
[05/14 01:37:19    364s] #4x4 initial hboxes
[05/14 01:37:19    364s] #Use area based hbox pruning.
[05/14 01:37:19    364s] #0/0 hboxes pruned.
[05/14 01:37:19    364s] #Complete generating extraction boxes.
[05/14 01:37:19    364s] #Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/14 01:37:19    364s] #Process 0 special clock nets for rc extraction
[05/14 01:37:19    364s] #Total 5149 nets were built. 1495 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/14 01:37:24    369s] #Run Statistics for Extraction:
[05/14 01:37:24    369s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[05/14 01:37:24    369s] #   Increased memory =    26.81 (MB), total memory =  1430.31 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:24    369s] #Register nets and terms for rcdb /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d
[05/14 01:37:24    369s] #Finish registering nets and terms for rcdb.
[05/14 01:37:24    369s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.12 (MB), peak = 1627.61 (MB)
[05/14 01:37:24    369s] #RC Statistics: 30752 Res, 21622 Ground Cap, 13981 XCap (Edge to Edge)
[05/14 01:37:24    369s] #RC V/H edge ratio: 0.66, Avg V/H Edge Length: 9192.40 (18604), Avg L-Edge Length: 10882.68 (8198)
[05/14 01:37:25    369s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d.
[05/14 01:37:25    369s] #Start writing RC data.
[05/14 01:37:25    369s] #Finish writing RC data
[05/14 01:37:25    369s] #Finish writing rcdb with 35921 nodes, 30772 edges, and 28182 xcaps
[05/14 01:37:25    369s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.12 (MB), peak = 1627.61 (MB)
[05/14 01:37:25    369s] Restoring parasitic data from file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d' ...
[05/14 01:37:25    369s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d' for reading (mem: 2004.441M)
[05/14 01:37:25    369s] Reading RCDB with compressed RC data.
[05/14 01:37:25    369s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d' for content verification (mem: 2004.441M)
[05/14 01:37:25    369s] Reading RCDB with compressed RC data.
[05/14 01:37:25    369s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d': 0 access done (mem: 2004.441M)
[05/14 01:37:25    369s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d': 0 access done (mem: 2004.441M)
[05/14 01:37:25    369s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2004.441M)
[05/14 01:37:25    369s] Following multi-corner parasitics specified:
[05/14 01:37:25    369s] 	/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d (rcdb)
[05/14 01:37:25    369s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d' for reading (mem: 2004.441M)
[05/14 01:37:25    369s] Reading RCDB with compressed RC data.
[05/14 01:37:25    369s] 		Cell mcs4 has rcdb /tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d specified
[05/14 01:37:25    369s] Cell mcs4, hinst 
[05/14 01:37:25    369s] processing rcdb (/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d) for hinst (top) of cell (mcs4);
[05/14 01:37:25    369s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/nr6513_q9ljeB.rcdb.d': 0 access done (mem: 2004.441M)
[05/14 01:37:25    369s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2004.441M)
[05/14 01:37:25    369s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d' for reading (mem: 2004.441M)
[05/14 01:37:25    369s] Reading RCDB with compressed RC data.
[05/14 01:37:25    370s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2004.441M)
[05/14 01:37:25    370s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2004.441M)
[05/14 01:37:25    370s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2004.441M)
[05/14 01:37:25    370s] #
[05/14 01:37:25    370s] #Restore RCDB.
[05/14 01:37:25    370s] #
[05/14 01:37:25    370s] #Complete tQuantus RC extraction.
[05/14 01:37:25    370s] #Cpu time = 00:00:07
[05/14 01:37:25    370s] #Elapsed time = 00:00:09
[05/14 01:37:25    370s] #Increased memory = 2.18 (MB)
[05/14 01:37:25    370s] #Total memory = 1403.14 (MB)
[05/14 01:37:25    370s] #Peak memory = 1627.61 (MB)
[05/14 01:37:25    370s] #
[05/14 01:37:25    370s] #1495 inserted nodes are removed
[05/14 01:37:25    370s] ### export design design signature (44): route=1961639413 fixed_route=1961639413 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=726463206 dirty_area=0 del_dirty_area=0 cell=564819836 placement=1319037651 pin_access=1292436193 inst_pattern=1
[05/14 01:37:25    370s] #	no debugging net set
[05/14 01:37:25    370s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1292436193 inst_pattern=1
[05/14 01:37:25    370s] #Start Inst Signature in MT(0)
[05/14 01:37:25    370s] #Start Net Signature in MT(9425383)
[05/14 01:37:25    370s] #Calculate SNet Signature in MT (53794800)
[05/14 01:37:25    370s] #Run time and memory report for RC extraction:
[05/14 01:37:25    370s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/14 01:37:25    370s] #Run Statistics for snet signature:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =     0.02 (MB), total memory =  1400.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] #Run Statistics for Net Final Signature:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =     0.00 (MB), total memory =  1400.68 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] #Run Statistics for Net launch:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =     0.00 (MB), total memory =  1400.68 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] #Run Statistics for Net init_dbsNet_slist:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =     0.00 (MB), total memory =  1400.67 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] #Run Statistics for net signature:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =     0.01 (MB), total memory =  1400.68 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] #Run Statistics for inst signature:
[05/14 01:37:25    370s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:25    370s] #   Increased memory =    -0.02 (MB), total memory =  1400.66 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:25    370s] Starting delay calculation for Setup views
[05/14 01:37:26    370s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/14 01:37:26    370s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/14 01:37:26    370s] AAE DB initialization (MEM=2005.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 01:37:26    370s] AAE_INFO: resetNetProps viewIdx 0 
[05/14 01:37:26    370s] AAE_INFO: resetNetProps viewIdx 1 
[05/14 01:37:26    370s] Starting SI iteration 1 using Infinite Timing Windows
[05/14 01:37:26    370s] #################################################################################
[05/14 01:37:26    370s] # Design Stage: PostRoute
[05/14 01:37:26    370s] # Design Name: mcs4
[05/14 01:37:26    370s] # Design Mode: 45nm
[05/14 01:37:26    370s] # Analysis Mode: MMMC OCV 
[05/14 01:37:26    370s] # Parasitics Mode: SPEF/RCDB 
[05/14 01:37:26    370s] # Signoff Settings: SI On 
[05/14 01:37:26    370s] #################################################################################
[05/14 01:37:26    370s] AAE_INFO: 1 threads acquired from CTE.
[05/14 01:37:26    370s] Setting infinite Tws ...
[05/14 01:37:26    370s] First Iteration Infinite Tw... 
[05/14 01:37:26    370s] Calculate early delays in OCV mode...
[05/14 01:37:26    370s] Calculate late delays in OCV mode...
[05/14 01:37:26    370s] Calculate early delays in OCV mode...
[05/14 01:37:26    370s] Calculate late delays in OCV mode...
[05/14 01:37:26    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2019.8M, InitMEM = 2019.8M)
[05/14 01:37:26    370s] Start delay calculation (fullDC) (1 T). (MEM=2019.77)
[05/14 01:37:26    371s] Start AAE Lib Loading. (MEM=2031.57)
[05/14 01:37:26    371s] End AAE Lib Loading. (MEM=2050.65 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 01:37:26    371s] End AAE Lib Interpolated Model. (MEM=2050.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:37:26    371s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d' for reading (mem: 2050.648M)
[05/14 01:37:26    371s] Reading RCDB with compressed RC data.
[05/14 01:37:26    371s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2050.6M)
[05/14 01:37:28    373s] Total number of fetched objects 5174
[05/14 01:37:28    373s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:37:30    375s] Total number of fetched objects 5174
[05/14 01:37:30    375s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:37:31    375s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/14 01:37:31    375s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:37:31    375s] End delay calculation. (MEM=2074.33 CPU=0:00:04.0 REAL=0:00:05.0)
[05/14 01:37:31    375s] End delay calculation (fullDC). (MEM=2037.71 CPU=0:00:04.2 REAL=0:00:05.0)
[05/14 01:37:31    375s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 2037.7M) ***
[05/14 01:37:31    375s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2037.7M)
[05/14 01:37:31    375s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/14 01:37:31    375s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2037.7M)
[05/14 01:37:31    375s] Starting SI iteration 2
[05/14 01:37:31    375s] Calculate early delays in OCV mode...
[05/14 01:37:31    375s] Calculate late delays in OCV mode...
[05/14 01:37:31    375s] Calculate early delays in OCV mode...
[05/14 01:37:31    375s] Calculate late delays in OCV mode...
[05/14 01:37:31    375s] Start delay calculation (fullDC) (1 T). (MEM=1985.92)
[05/14 01:37:31    375s] End AAE Lib Interpolated Model. (MEM=1985.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:37:31    375s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 0. 
[05/14 01:37:31    375s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 0. 
[05/14 01:37:31    375s] Total number of fetched objects 5174
[05/14 01:37:31    375s] AAE_INFO-618: Total number of nets in the design is 5197,  0.9 percent of the nets selected for SI analysis
[05/14 01:37:31    375s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 100. 
[05/14 01:37:31    375s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 5174. 
[05/14 01:37:31    375s] Total number of fetched objects 5174
[05/14 01:37:31    375s] AAE_INFO-618: Total number of nets in the design is 5197,  0.9 percent of the nets selected for SI analysis
[05/14 01:37:31    375s] End delay calculation. (MEM=2033.12 CPU=0:00:00.2 REAL=0:00:00.0)
[05/14 01:37:31    375s] End delay calculation (fullDC). (MEM=2033.12 CPU=0:00:00.2 REAL=0:00:00.0)
[05/14 01:37:31    375s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2033.1M) ***
[05/14 01:37:32    375s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:07.0 totSessionCpu=0:06:16 mem=2033.1M)
[05/14 01:37:32    376s] Effort level <high> specified for reg2reg path_group
[05/14 01:37:32    376s] All LLGs are deleted
[05/14 01:37:32    376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1990.1M, EPOCH TIME: 1747201052.624904
[05/14 01:37:32    376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1990.1M, EPOCH TIME: 1747201052.625594
[05/14 01:37:32    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1990.1M, EPOCH TIME: 1747201052.628141
[05/14 01:37:32    376s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1990.1M, EPOCH TIME: 1747201052.654779
[05/14 01:37:32    376s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1990.1M, EPOCH TIME: 1747201052.703576
[05/14 01:37:32    376s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1990.1M, EPOCH TIME: 1747201052.707109
[05/14 01:37:32    376s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1990.1M, EPOCH TIME: 1747201052.725287
[05/14 01:37:32    376s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1990.1M, EPOCH TIME: 1747201052.727026
[05/14 01:37:32    376s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.074, MEM:1990.1M, EPOCH TIME: 1747201052.729233
[05/14 01:37:32    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.107, MEM:1990.1M, EPOCH TIME: 1747201052.734972
[05/14 01:37:32    376s] All LLGs are deleted
[05/14 01:37:32    376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1990.1M, EPOCH TIME: 1747201052.746468
[05/14 01:37:32    376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1990.1M, EPOCH TIME: 1747201052.747045
[05/14 01:37:35    377s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.272  | 36.320  | 34.272  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.004   |     10 (10)      |
|   max_tran     |     14 (64)      |   -0.075   |     15 (70)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:37:35    377s] Density: 95.002%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:37:35    377s] Total CPU time: 14.44 sec
[05/14 01:37:35    377s] Total Real time: 19.0 sec
[05/14 01:37:35    377s] Total Memory Usage: 2003.710938 Mbytes
[05/14 01:37:35    377s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:37:35    377s] Reset AAE Options
[05/14 01:37:35    377s] *** timeDesign #11 [finish] : cpu/real = 0:00:14.4/0:00:18.9 (0.8), totSession cpu/real = 0:06:17.1/0:09:48.7 (0.6), mem = 2003.7M
[05/14 01:37:35    377s] 
[05/14 01:37:35    377s] =============================================================================================
[05/14 01:37:35    377s]  Final TAT Report for timeDesign #11                                            21.12-s106_1
[05/14 01:37:35    377s] =============================================================================================
[05/14 01:37:35    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:37:35    377s] ---------------------------------------------------------------------------------------------
[05/14 01:37:35    377s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:37:35    377s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.9 % )     0:00:02.6 /  0:00:00.9    0.3
[05/14 01:37:35    377s] [ DrvReport              ]      1   0:00:01.9  (  10.0 % )     0:00:01.9 /  0:00:00.3    0.1
[05/14 01:37:35    377s] [ ExtractRC              ]      1   0:00:09.7  (  51.0 % )     0:00:09.7 /  0:00:07.9    0.8
[05/14 01:37:35    377s] [ TimingUpdate           ]      2   0:00:00.4  (   2.0 % )     0:00:06.4 /  0:00:05.5    0.9
[05/14 01:37:35    377s] [ FullDelayCalc          ]      1   0:00:06.0  (  31.7 % )     0:00:06.0 /  0:00:05.3    0.9
[05/14 01:37:35    377s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:37:35    377s] [ GenerateReports        ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/14 01:37:35    377s] [ MISC                   ]          0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.2    0.5
[05/14 01:37:35    377s] ---------------------------------------------------------------------------------------------
[05/14 01:37:35    377s]  timeDesign #11 TOTAL               0:00:18.9  ( 100.0 % )     0:00:18.9 /  0:00:14.4    0.8
[05/14 01:37:35    377s] ---------------------------------------------------------------------------------------------
[05/14 01:37:35    377s] 
[05/14 01:37:35    377s] # timeDesign -postRoute -prefix postRoute_hold -hold
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[05/14 01:37:35    377s] *** timeDesign #12 [begin] : totSession cpu/real = 0:06:17.1/0:09:48.7 (0.6), mem = 2003.7M
[05/14 01:37:35    377s]  Reset EOS DB
[05/14 01:37:35    377s] Ignoring AAE DB Resetting ...
[05/14 01:37:35    377s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d': 10298 access done (mem: 2003.711M)
[05/14 01:37:35    377s] tQuantus: Use design signature to decide re-extraction is ON
[05/14 01:37:35    377s] #Start Inst Signature in MT(0)
[05/14 01:37:35    377s] #Start Net Signature in MT(9425383)
[05/14 01:37:35    377s] #Calculate SNet Signature in MT (53794800)
[05/14 01:37:35    377s] #Run time and memory report for RC extraction:
[05/14 01:37:35    377s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/14 01:37:35    377s] #Run Statistics for snet signature:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =     0.00 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] #Run Statistics for Net Final Signature:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =     0.00 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] #Run Statistics for Net launch:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =     0.00 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] #Run Statistics for Net init_dbsNet_slist:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =     0.00 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] #Run Statistics for net signature:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =     0.00 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] #Run Statistics for inst signature:
[05/14 01:37:35    377s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:37:35    377s] #   Increased memory =    -2.21 (MB), total memory =  1438.69 (MB), peak memory =  1627.61 (MB)
[05/14 01:37:35    377s] tQuantus: Original signature = 102786958, new signature = 102786958
[05/14 01:37:35    377s] tQuantus: Design is clean by design signature
[05/14 01:37:35    377s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d' for reading (mem: 2001.711M)
[05/14 01:37:35    377s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2001.711M)
[05/14 01:37:35    377s] The design is extracted. Skipping TQuantus.
[05/14 01:37:35    377s] 
[05/14 01:37:35    377s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:37:35    377s] Deleting Lib Analyzer.
[05/14 01:37:35    377s] 
[05/14 01:37:35    377s] TimeStamp Deleting Cell Server End ...
[05/14 01:37:35    377s] Effort level <high> specified for reg2reg path_group
[05/14 01:37:35    377s] All LLGs are deleted
[05/14 01:37:35    377s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.0M, EPOCH TIME: 1747201055.832395
[05/14 01:37:35    377s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1970.0M, EPOCH TIME: 1747201055.832900
[05/14 01:37:35    377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.0M, EPOCH TIME: 1747201055.836846
[05/14 01:37:35    377s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1970.0M, EPOCH TIME: 1747201055.840585
[05/14 01:37:35    377s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1970.0M, EPOCH TIME: 1747201055.866773
[05/14 01:37:35    377s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1970.0M, EPOCH TIME: 1747201055.867700
[05/14 01:37:35    377s] Fast DP-INIT is on for default
[05/14 01:37:35    377s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:1970.0M, EPOCH TIME: 1747201055.879105
[05/14 01:37:35    377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.046, MEM:1970.0M, EPOCH TIME: 1747201055.883117
[05/14 01:37:35    377s] All LLGs are deleted
[05/14 01:37:35    377s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.0M, EPOCH TIME: 1747201055.888469
[05/14 01:37:35    377s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1970.0M, EPOCH TIME: 1747201055.888942
[05/14 01:37:35    377s] Starting delay calculation for Hold views
[05/14 01:37:35    377s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/14 01:37:35    377s] AAE_INFO: resetNetProps viewIdx 0 
[05/14 01:37:35    377s] AAE_INFO: resetNetProps viewIdx 1 
[05/14 01:37:35    377s] Starting SI iteration 1 using Infinite Timing Windows
[05/14 01:37:36    377s] #################################################################################
[05/14 01:37:36    377s] # Design Stage: PostRoute
[05/14 01:37:36    377s] # Design Name: mcs4
[05/14 01:37:36    377s] # Design Mode: 45nm
[05/14 01:37:36    377s] # Analysis Mode: MMMC OCV 
[05/14 01:37:36    377s] # Parasitics Mode: SPEF/RCDB 
[05/14 01:37:36    377s] # Signoff Settings: SI On 
[05/14 01:37:36    377s] #################################################################################
[05/14 01:37:36    377s] AAE_INFO: 1 threads acquired from CTE.
[05/14 01:37:36    377s] Setting infinite Tws ...
[05/14 01:37:36    377s] First Iteration Infinite Tw... 
[05/14 01:37:36    377s] Calculate late delays in OCV mode...
[05/14 01:37:36    377s] Calculate early delays in OCV mode...
[05/14 01:37:36    377s] Calculate late delays in OCV mode...
[05/14 01:37:36    377s] Calculate early delays in OCV mode...
[05/14 01:37:36    377s] Topological Sorting (REAL = 0:00:00.0, MEM = 1968.0M, InitMEM = 1968.0M)
[05/14 01:37:36    377s] Start delay calculation (fullDC) (1 T). (MEM=1968)
[05/14 01:37:36    377s] End AAE Lib Interpolated Model. (MEM=1979.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:37:36    377s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d' for reading (mem: 1979.797M)
[05/14 01:37:36    377s] Reading RCDB with compressed RC data.
[05/14 01:37:36    377s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2003.8M)
[05/14 01:37:38    379s] Total number of fetched objects 5174
[05/14 01:37:38    379s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:37:40    381s] Total number of fetched objects 5174
[05/14 01:37:40    381s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:37:40    381s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:37:40    382s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:37:40    382s] End delay calculation. (MEM=2013.75 CPU=0:00:04.1 REAL=0:00:04.0)
[05/14 01:37:40    382s] End delay calculation (fullDC). (MEM=2013.75 CPU=0:00:04.4 REAL=0:00:04.0)
[05/14 01:37:40    382s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 2013.8M) ***
[05/14 01:37:40    382s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2013.8M)
[05/14 01:37:40    382s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/14 01:37:40    382s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2013.8M)
[05/14 01:37:40    382s] Starting SI iteration 2
[05/14 01:37:40    382s] Calculate late delays in OCV mode...
[05/14 01:37:40    382s] Calculate early delays in OCV mode...
[05/14 01:37:40    382s] Calculate late delays in OCV mode...
[05/14 01:37:40    382s] Calculate early delays in OCV mode...
[05/14 01:37:40    382s] Start delay calculation (fullDC) (1 T). (MEM=1980.96)
[05/14 01:37:40    382s] End AAE Lib Interpolated Model. (MEM=1980.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:37:41    382s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 0. 
[05/14 01:37:41    382s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 0. 
[05/14 01:37:41    382s] Total number of fetched objects 5174
[05/14 01:37:41    382s] AAE_INFO-618: Total number of nets in the design is 5197,  0.9 percent of the nets selected for SI analysis
[05/14 01:37:42    384s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 100. 
[05/14 01:37:42    384s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 5174. 
[05/14 01:37:42    384s] Total number of fetched objects 5174
[05/14 01:37:42    384s] AAE_INFO-618: Total number of nets in the design is 5197,  52.9 percent of the nets selected for SI analysis
[05/14 01:37:42    384s] End delay calculation. (MEM=2029.17 CPU=0:00:01.8 REAL=0:00:01.0)
[05/14 01:37:42    384s] End delay calculation (fullDC). (MEM=2029.17 CPU=0:00:01.8 REAL=0:00:02.0)
[05/14 01:37:42    384s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2029.2M) ***
[05/14 01:37:42    384s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:06:24 mem=2029.2M)
[05/14 01:37:43    384s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.949  | -0.949  |  2.250  |
|           TNS (ns):|-881.136 |-881.136 |  0.000  |
|    Violating Paths:|  1670   |  1670   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:37:43    384s] Density: 95.002%
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:37:43    384s] Total CPU time: 7.55 sec
[05/14 01:37:43    384s] Total Real time: 8.0 sec
[05/14 01:37:43    384s] Total Memory Usage: 1950.15625 Mbytes
[05/14 01:37:43    384s] Reset AAE Options
[05/14 01:37:43    384s] *** timeDesign #12 [finish] : cpu/real = 0:00:07.6/0:00:08.2 (0.9), totSession cpu/real = 0:06:24.6/0:09:56.9 (0.6), mem = 1950.2M
[05/14 01:37:43    384s] 
[05/14 01:37:43    384s] =============================================================================================
[05/14 01:37:43    384s]  Final TAT Report for timeDesign #12                                            21.12-s106_1
[05/14 01:37:43    384s] =============================================================================================
[05/14 01:37:43    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:37:43    384s] ---------------------------------------------------------------------------------------------
[05/14 01:37:43    384s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:37:43    384s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:07.5 /  0:00:07.0    0.9
[05/14 01:37:43    384s] [ ExtractRC              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.5
[05/14 01:37:43    384s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:07.1 /  0:00:06.7    0.9
[05/14 01:37:43    384s] [ FullDelayCalc          ]      1   0:00:07.0  (  85.4 % )     0:00:07.0 /  0:00:06.6    0.9
[05/14 01:37:43    384s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 01:37:43    384s] [ GenerateReports        ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 01:37:43    384s] [ MISC                   ]          0:00:00.5  (   6.5 % )     0:00:00.5 /  0:00:00.4    0.8
[05/14 01:37:43    384s] ---------------------------------------------------------------------------------------------
[05/14 01:37:43    384s]  timeDesign #12 TOTAL               0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:07.6    0.9
[05/14 01:37:43    384s] ---------------------------------------------------------------------------------------------
[05/14 01:37:43    384s] 
[05/14 01:37:43    384s] # puts "\n--- GDS Output ---"
# set nameGDS "${DESIGN_NAME}_final.gds"
# streamOut ${OUTPUT_DIR}/${nameGDS} -mapFile ${GDS_MAP_FILE} -libName ${GDS_LIB_NAME} -merge ${GDS_MERGE_LIBS} -outputMacros -units 1000 -mode ALL
<CMD> streamOut outputs/mcs4_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
[05/14 01:37:43    384s] **ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'
**ERROR: (IMPSE-110):	File '../../pnr/Script_mcs4_pnr.tcl' line 189: errors out.
### End verbose source output for '../../pnr/Script_mcs4_pnr.tcl'.
[05/14 01:37:43    384s] 
[05/14 01:38:22    388s] <CMD> zoomBox -96.00350 -5.63900 302.72500 158.36000
[05/14 01:38:22    388s] <CMD> zoomBox -55.07600 -3.73300 283.84400 135.66650
[05/14 01:38:23    388s] <CMD> zoomBox -20.34900 -2.08250 267.73400 116.40750
[05/14 01:38:23    388s] <CMD> zoomBox 34.25950 0.51300 242.40050 86.12250
[05/14 01:38:23    388s] <CMD> zoomBox 55.39900 1.56450 232.31900 74.33250
[05/14 01:38:24    389s] <CMD> zoomBox 101.61100 3.86300 210.26300 48.55200
[05/14 01:38:24    389s] <CMD> zoomBox 121.91650 4.87800 200.41800 37.16600
[05/14 01:38:24    389s] <CMD> zoomBox 136.58700 5.61150 193.30550 28.94000
[05/14 01:38:25    389s] <CMD> zoomBox 142.30650 5.89750 190.51750 25.72700
[05/14 01:38:25    389s] <CMD> zoomBox 147.16800 6.14100 188.14750 22.99600
[05/14 01:38:26    389s] <CMD> zoomBox 160.33500 6.80050 181.72800 15.59950
[05/14 01:38:26    389s] <CMD> zoomBox 170.10450 7.28950 176.96450 10.11100
[05/14 01:38:28    389s] <CMD> zoomBox 143.23000 2.92900 209.99750 30.39100
[05/14 01:38:29    389s] <CMD> zoomBox 137.94350 2.07150 216.49450 34.38000
[05/14 01:38:29    389s] <CMD> zoomBox 131.72500 1.06300 224.13800 39.07300
[05/14 01:38:30    389s] <CMD> zoomBox 124.40950 -0.12350 233.13050 44.59400
[05/14 01:38:30    389s] <CMD> zoomBox 115.80250 -1.51950 243.71000 51.08950
[05/14 01:38:30    389s] <CMD> zoomBox 105.67700 -3.16200 256.15650 58.73100
[05/14 01:38:31    390s] <CMD> zoomBox 93.76450 -5.09450 270.79950 67.72100
[05/14 01:38:31    390s] <CMD> zoomBox 79.74950 -7.36800 288.02650 78.29750
[05/14 01:38:32    390s] <CMD> zoomBox 63.26100 -10.04250 308.29350 90.74050
[05/14 01:38:32    390s] <CMD> zoomBox 43.86350 -13.18900 332.13700 105.37950
[05/14 01:38:33    390s] <CMD> zoomBox 21.04250 -16.89050 360.18850 122.60200
[05/14 01:38:34    390s] <CMD> zoomBox 11.07350 -27.72350 410.06900 136.38550
[05/14 01:38:35    390s] <CMD> fit
[05/14 01:38:37    391s] <CMD> setLayerPreference node_layer -isVisible 0
[05/14 01:38:39    391s] <CMD> zoomBox 19.76050 172.60500 60.09750 146.08950
[05/14 01:38:41    391s] <CMD> zoomBox 43.90250 167.79800 64.71950 155.39300
[05/14 01:38:43    392s] <CMD> zoomBox 35.76800 154.33700 71.25050 168.93100
[05/14 01:38:44    392s] <CMD> zoomBox 31.95750 153.42200 73.70150 170.59150
[05/14 01:38:45    392s] <CMD> zoomBox -2345.60650 -418.03900 1607.00350 1207.68850
[05/14 01:38:46    392s] <CMD> zoomBox -1974.11350 -365.98750 1385.60500 1015.88100
[05/14 01:38:47    392s] <CMD> fit
[05/14 01:38:49    392s] <CMD> zoomBox 146.69450 121.83100 196.62200 74.16050
[05/14 01:38:50    393s] <CMD> zoomBox 166.53600 91.58400 179.15050 82.45400
[05/14 01:38:52    393s] <CMD> zoomBox 171.62200 89.04800 174.14450 86.17800
[05/14 01:38:55    393s] <CMD> fit
[05/14 01:39:02    394s] <CMD> report_area
[05/14 01:39:16    395s] <CMD> report_area -include_physical
[05/14 01:39:21    396s] <CMD> report_area -include_physical -detail
[05/14 01:40:04    399s] <CMD> report_design 
[05/14 01:40:13    400s] <CMD> check_design
[05/14 01:40:13    400s] 
[05/14 01:40:13    400s] Usage: check_design [-help] [-out_file <string>] {[-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all}] [-no_check ]} [-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all} ]
[05/14 01:40:13    400s] 
[05/14 01:40:13    400s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "check_design".

[05/14 01:40:25    401s] <CMD> check_design -type all
[05/14 01:40:25    401s] Begin: Design checking
[05/14 01:40:25    401s]         Checking 'power_intent' category...
[05/14 01:40:25    401s] INFO: Power intent check skipped, because no power intent is loaded.
[05/14 01:40:25    401s]         No issues found during checks.
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1975.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'timing' category...
[05/14 01:40:25    401s]         No issues found during checks.
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1979.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'hierarchical' category...
[05/14 01:40:25    401s] Design does not have Hierarchical Partitions. check_design  will ignore check type hierarchical.
[05/14 01:40:25    401s]         No issues found during checks.
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1979.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'pin_assign' category...
[05/14 01:40:25    401s] Design does not have Hierarchical Partitions. check_design  will ignore check type pin_assign.
[05/14 01:40:25    401s]         No issues found during checks.
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1979.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'budget' category...
[05/14 01:40:25    401s] Design does not have Hierarchical Partitions. check_design will ignore check type budget.
[05/14 01:40:25    401s]         No issues found during checks.
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1979.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'assign_statements' category...
[05/14 01:40:25    401s] Checking for any assigns in the netlist...
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'io_pad[5]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'io_pad[4]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'io_pad[1]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'io_pad[0]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'data_out[3]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'data_out[2]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s] **WARN: (ASN-1):	The net 'data_out[1]' has connections that will produce an assign statement in the output Verilog netlist.
[05/14 01:40:25    401s] Type 'man ASN-1' for more detail.
[05/14 01:40:25    401s]         Messages issued during checks:
[05/14 01:40:25    401s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:25    401s] | ID                | Severity  | Count       | Description                                                                                       |
[05/14 01:40:25    401s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:25    401s] | ASN-1             | warning   | 7           | The net '%s' has connections that will produce an assign statement in the output Verilog netlist. |
[05/14 01:40:25    401s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:25    401s] 		(Real time: 0:00:00.0, Memory: 1979.1M)
[05/14 01:40:25    401s] 
[05/14 01:40:25    401s]         Checking 'place' category...
[05/14 01:40:25    402s] Ending "check_follow_pin_not_overlap_with_hard_macro" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1389.4M, current mem=1389.4M)
[05/14 01:40:25    402s] Ending "check_macro_pin_on_track" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.5M, current mem=1389.5M)
[05/14 01:40:25    402s] Checking constraints (fence).....
[05/14 01:40:25    402s] Ending "check_macro_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.6M)
[05/14 01:40:25    402s] Ending "check_io_pad_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.6M)
[05/14 01:40:25    402s] Ending "check_constraint_blockage_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.6M)
[05/14 01:40:25    402s] Checking constraints (fence).....
[05/14 01:40:25    402s] Ending "check_fence_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.6M)
[05/14 01:40:25    402s] Ending "check_component_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1389.6M)
[05/14 01:40:25    402s] Ending "check_fixed_inst_alignment" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.6M, current mem=1386.2M)
[05/14 01:40:25    402s] Average module density = 0.950.
[05/14 01:40:25    402s] Density for the design = 0.950.
[05/14 01:40:25    402s]        = stdcell_area 79944 sites (27341 um^2) / alloc_area 84150 sites (28779 um^2).
[05/14 01:40:25    402s] Pin Density = 0.1702.
[05/14 01:40:25    402s]             = total # of pins 14320 / total area 84150.
[05/14 01:40:25    402s] Ending "check_module_density" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1386.3M, current mem=1386.3M)
[05/14 01:40:25    402s]         No issues found during checks.
[05/14 01:40:25    402s] 		(Real time: 0:00:00.0, Memory: 1977.1M)
[05/14 01:40:25    402s] 
[05/14 01:40:25    402s]         Checking 'opt' category...
[05/14 01:40:31    407s] *** CheckDesignCatOpt #1 [begin] : totSession cpu/real = 0:06:42.1/0:12:39.4 (0.5), mem = 1977.1M
[05/14 01:40:31    407s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/14 01:40:31    407s] AAE_INFO: resetNetProps viewIdx 0 
[05/14 01:40:31    407s] AAE_INFO: resetNetProps viewIdx 1 
[05/14 01:40:31    407s] Starting SI iteration 1 using Infinite Timing Windows
[05/14 01:40:31    407s] #################################################################################
[05/14 01:40:31    407s] # Design Stage: PostRoute
[05/14 01:40:31    407s] # Design Name: mcs4
[05/14 01:40:31    407s] # Design Mode: 45nm
[05/14 01:40:31    407s] # Analysis Mode: MMMC OCV 
[05/14 01:40:31    407s] # Parasitics Mode: SPEF/RCDB 
[05/14 01:40:31    407s] # Signoff Settings: SI On 
[05/14 01:40:31    407s] #################################################################################
[05/14 01:40:31    407s] AAE_INFO: 1 threads acquired from CTE.
[05/14 01:40:31    407s] Start delay calculation (fullDC) (1 T). (MEM=1975.06)
[05/14 01:40:31    407s] Total number of fetched objects 5174
[05/14 01:40:31    407s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/14 01:40:31    407s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:40:31    407s] Total number of fetched objects 5174
[05/14 01:40:31    407s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/14 01:40:31    407s] AAE_INFO-618: Total number of nets in the design is 5197,  100.0 percent of the nets selected for SI analysis
[05/14 01:40:31    407s] End delay calculation. (MEM=2034.55 CPU=0:00:03.5 REAL=0:00:03.0)
[05/14 01:40:31    407s] End delay calculation (fullDC). (MEM=2034.55 CPU=0:00:03.7 REAL=0:00:04.0)
[05/14 01:40:31    407s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2034.6M)
[05/14 01:40:31    407s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/14 01:40:31    407s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2034.6M)
[05/14 01:40:31    407s] Starting SI iteration 2
[05/14 01:40:31    407s] Start delay calculation (fullDC) (1 T). (MEM=2002.77)
[05/14 01:40:31    407s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 0. 
[05/14 01:40:31    407s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 0. 
[05/14 01:40:31    407s] Total number of fetched objects 5174
[05/14 01:40:31    407s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/14 01:40:31    407s] AAE_INFO-618: Total number of nets in the design is 5197,  0.9 percent of the nets selected for SI analysis
[05/14 01:40:31    407s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 100. 
[05/14 01:40:31    407s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 5174. 
[05/14 01:40:31    407s] Total number of fetched objects 5174
[05/14 01:40:31    407s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/14 01:40:31    407s] AAE_INFO-618: Total number of nets in the design is 5197,  0.9 percent of the nets selected for SI analysis
[05/14 01:40:31    407s] End delay calculation. (MEM=2051.98 CPU=0:00:00.1 REAL=0:00:00.0)
[05/14 01:40:31    407s] End delay calculation (fullDC). (MEM=2051.98 CPU=0:00:00.2 REAL=0:00:01.0)
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFSX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFSRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFSRQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFSQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFRQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNSX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNSRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNSRQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNSQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNRQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <SRDFFNQX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <RTLATX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <RTLATSRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <RTLATRX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7283):	The cell <RDFFX1> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[05/14 01:40:31    407s] **WARN: (EMS-27):	Message (IMPOPT-7283) has exceeded the current message display limit of 20.
[05/14 01:40:31    407s] To increase the message display limit, refer to the product command reference manual.
[05/14 01:40:31    407s] **WARN: (IMPOPT-7272):	Found 71 std cell out of 563 that cannot be placed legally and will be marked don't use
[05/14 01:40:31    407s] GigaOpt running with 1 threads.
[05/14 01:40:31    407s] *** CheckDesignCatOpt #1 [finish] : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:06:47.5/0:12:45.0 (0.5), mem = 2129.5M
[05/14 01:40:31    407s] 
[05/14 01:40:31    407s] =============================================================================================
[05/14 01:40:31    407s]  Step TAT Report for CheckDesignCatOpt #1                                       21.12-s106_1
[05/14 01:40:31    407s] =============================================================================================
[05/14 01:40:31    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:40:31    407s] ---------------------------------------------------------------------------------------------
[05/14 01:40:31    407s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:40:31    407s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   9.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/14 01:40:31    407s] [ CheckInitTiming        ]      1   0:00:00.4  (   7.9 % )     0:00:04.3 /  0:00:04.2    1.0
[05/14 01:40:31    407s] [ CheckDesignStatus      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckPhysical          ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.5    1.0
[05/14 01:40:31    407s] [ CheckOptConstraints    ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.3    1.0
[05/14 01:40:31    407s] [ CheckTimingSetup       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckOptIgnoredInst    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckOptIgnoredNets    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 01:40:31    407s] [ CheckOptFlowSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckPowerOptSetup     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckRouteAwareOpt     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckStackViaInRule    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ CheckRCNets            ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 01:40:31    407s] [ CheckEEQCells          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:40:31    407s] [ FullDelayCalc          ]      2   0:00:03.9  (  69.5 % )     0:00:03.9 /  0:00:03.8    1.0
[05/14 01:40:31    407s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 01:40:31    407s] ---------------------------------------------------------------------------------------------
[05/14 01:40:31    407s]  CheckDesignCatOpt #1 TOTAL         0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.5    1.0
[05/14 01:40:31    407s] ---------------------------------------------------------------------------------------------
[05/14 01:40:31    407s] 
[05/14 01:40:31    407s]         Messages issued during checks:
[05/14 01:40:31    407s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:31    407s] | ID                | Severity  | Count       | Description                                                                                                                       |
[05/14 01:40:31    407s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:31    407s] | IMPOPT-7272       | warning   | 1           | Found %d std cell out of %d that cannot be placed legally and will be marked don't use                                            |
[05/14 01:40:31    407s] | IMPOPT-7283       | warning   | 71          | The cell <%s> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization. |
[05/14 01:40:31    407s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:31    407s] 		(Real time: 0:00:06.0, Memory: 2129.5M)
[05/14 01:40:31    407s] 
[05/14 01:40:31    407s]         Checking 'cts' category...
[05/14 01:40:33    409s] **WARN: (CHKCTS-10):	Route type(s) default_route_type_nonleaf used for trunk or top clock nets do not have a non-default rule (NDR) set.
[05/14 01:40:33    409s] Type 'man CHKCTS-10' for more detail.
[05/14 01:40:33    409s] Reading RCDB with compressed RC data.
[05/14 01:40:33    409s] **ERROR: (CHKCTS-24):	Insufficient number of clock gating cells for clock_tree 20MHz_CLK and power_domain auto-default. Have cells: {}.
[05/14 01:40:33    409s] Type 'man CHKCTS-24' for more detail.
[05/14 01:40:33    409s] **WARN: (CHKCTS-5):	CTS skew target must be set to a numeric value for the primary corner DelayCorner_WC for skew_group 20MHz_CLK/ConstraintMode_BC.
[05/14 01:40:33    409s] Type 'man CHKCTS-5' for more detail.
[05/14 01:40:33    409s] **WARN: (CHKCTS-4):	An auto generated scaled skew target of 0.104ns will be used for delay_corner DelayCorner_WC and delay_type late for skew_group 20MHz_CLK/ConstraintMode_BC.
[05/14 01:40:33    409s] Type 'man CHKCTS-4' for more detail.
[05/14 01:40:33    409s] **WARN: (CHKCTS-5):	CTS skew target must be set to a numeric value for the primary corner DelayCorner_WC for skew_group 20MHz_CLK/ConstraintMode_WC.
[05/14 01:40:33    409s] Type 'man CHKCTS-5' for more detail.
[05/14 01:40:33    409s] **WARN: (CHKCTS-4):	An auto generated scaled skew target of 0.104ns will be used for delay_corner DelayCorner_WC and delay_type late for skew_group 20MHz_CLK/ConstraintMode_WC.
[05/14 01:40:33    409s] Type 'man CHKCTS-4' for more detail.
[05/14 01:40:33    409s] Leaving CCOpt scope - Cleaning up placement interface...
[05/14 01:40:33    409s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 01:40:33    409s]         Messages issued during checks:
[05/14 01:40:33    409s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:33    409s] | ID                | Severity  | Count       | Description                                                                                                      |
[05/14 01:40:33    409s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:33    409s] | CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                 |
[05/14 01:40:33    409s] | CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                      |
[05/14 01:40:33    409s] | CHKCTS-4          | warning   | 2           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s. |
[05/14 01:40:33    409s] | CHKCTS-5          | warning   | 2           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                      |
[05/14 01:40:33    409s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:33    409s] 		(Real time: 0:00:02.0, Memory: 2140.7M)
[05/14 01:40:33    409s] 
[05/14 01:40:33    409s]         Checking 'route' category...
[05/14 01:40:34    410s] #Checking placement violation...
[05/14 01:40:34    410s] Begin checking placement ... (start mem=2140.7M, init mem=2140.7M)
[05/14 01:40:34    410s] *info: Placed = 5138           (Fixed = 68)
[05/14 01:40:34    410s] *info: Unplaced = 0           
[05/14 01:40:34    410s] Placement Density:95.00%(27341/28779)
[05/14 01:40:34    410s] Placement Density (including fixed std cells):95.00%(27341/28779)
[05/14 01:40:34    410s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2140.7M)
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.82 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking wire integrity...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.84 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking unplaced instance...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking track...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking blocked track...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking 3rd-party violation...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking ECO route violation...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking unplaced I/O pin...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.57 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking congestion...
[05/14 01:40:34    410s] #
[05/14 01:40:34    410s] #                    
[05/14 01:40:34    410s] #              %Gcell
[05/14 01:40:34    410s] #     Layer   OverCon
[05/14 01:40:34    410s] #  ------------------
[05/14 01:40:34    410s] #  Metal1     (0.00%)
[05/14 01:40:34    410s] #  Metal2     (0.00%)
[05/14 01:40:34    410s] #  Metal3     (0.00%)
[05/14 01:40:34    410s] #  Metal4     (0.00%)
[05/14 01:40:34    410s] #  Metal5     (0.00%)
[05/14 01:40:34    410s] #  Metal6     (0.00%)
[05/14 01:40:34    410s] #  Metal7     (0.00%)
[05/14 01:40:34    410s] #  Metal8     (0.00%)
[05/14 01:40:34    410s] #  Metal9     (0.00%)
[05/14 01:40:34    410s] #  Metal10    (0.00%)
[05/14 01:40:34    410s] #  Metal11    (0.00%)
[05/14 01:40:34    410s] #  ------------------
[05/14 01:40:34    410s] #     Total   (0.00%)
[05/14 01:40:34    410s] #
[05/14 01:40:34    410s] #  Overflow: 0.00% H + 0.00% V
[05/14 01:40:34    410s] #
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.58 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking hotspot...
[05/14 01:40:34    410s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:40:34    410s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/14 01:40:34    410s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:40:34    410s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/14 01:40:34    410s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:40:34    410s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[05/14 01:40:34    410s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:40:34    410s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/14 01:40:34    410s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/14 01:40:34    410s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.75 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking same-cell violation...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.75 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s] #Checking pin layer escape...
[05/14 01:40:34    410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.75 (MB), peak = 1627.61 (MB)
[05/14 01:40:34    410s]         No issues found during checks.
[05/14 01:40:34    410s] 		(Real time: 0:00:01.0, Memory: 2146.6M)
[05/14 01:40:34    410s] 
[05/14 01:40:34    410s]         Checking 'signoff' category...
[05/14 01:40:34    410s] **ERROR: (IMPESO-450):	Tempus executable is not part of the PATH environment variable, so tool won't be able to run signoff timing analysis.
[05/14 01:40:34    410s] **WARN: (IMPESO-451):	qrc executable is not part of the PATH environment variable, so tool won't be able to run signoff parasitic extraction.
[05/14 01:40:34    410s] **ERROR: (IMPESO-444):	There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis.
[05/14 01:40:34    410s]         Messages issued during checks:
[05/14 01:40:34    410s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:34    410s] | ID                | Severity  | Count       | Description                                                                                                             |
[05/14 01:40:34    410s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:34    410s] | IMPESO-444        | error     | 1           | There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis.                   |
[05/14 01:40:34    410s] | IMPESO-450        | error     | 1           | Tempus executable is not part of the PATH environment variable, so tool won't be able to run signoff timing analysis.   |
[05/14 01:40:34    410s] | IMPESO-451        | warning   | 1           | qrc executable is not part of the PATH environment variable, so tool won't be able to run signoff parasitic extraction. |
[05/14 01:40:34    410s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 01:40:34    410s] 		(Real time: 0:00:00.0, Memory: 2146.6M)
[05/14 01:40:34    410s] 
[05/14 01:40:34    410s] **INFO: Identified 3 error(s) and 85 warning(s) during 'check_design -type {all}'.
[05/14 01:40:34    410s] End: Design checking
[05/14 01:40:58    412s] <CMD> zoomBox 2.83600 47.36300 47.40400 9.56500
[05/14 01:40:59    413s] <CMD> zoomBox 17.52150 30.89550 29.34750 19.51200
[05/14 01:41:01    413s] <CMD> zoomBox 19.68150 25.73650 27.93600 21.80850
[05/14 01:41:02    413s] <CMD> selectInst postCTSholdFE_PHC1520_i4004_sp_board_n_304
[05/14 01:41:05    414s] <CMD> fit
[05/14 01:41:07    414s] <CMD> zoomBox 12.70850 45.67050 52.19900 6.18000
[05/14 01:41:08    414s] <CMD> deselectAll
[05/14 01:41:08    414s] <CMD> selectInst postCTSholdFE_PHC1526_i4004_ip_board_n_344
[05/14 01:41:09    414s] <CMD> deselectAll
[05/14 01:41:09    414s] <CMD> selectInst postCTSholdFE_PHC1509_i4004_alu_board_n_352
[05/14 01:41:12    415s] <CMD> fit
[05/14 01:41:14    415s] <CMD> deselectAll
[05/14 01:41:14    415s] <CMD> selectInst postCTSholdFE_PHC955_n_1695
[05/14 01:41:14    415s] <CMD> deselectAll
[05/14 01:41:14    415s] <CMD> selectInst postCTSholdFE_PHC1392_n_492
[05/14 01:41:15    415s] <CMD> deselectAll
[05/14 01:41:15    415s] <CMD> selectInst postCTSholdFE_PHC209_i4004_id_board_opr_3
[05/14 01:41:15    415s] <CMD> deselectAll
[05/14 01:41:15    415s] <CMD> selectInst g30789__3680
[05/14 01:41:16    415s] <CMD> deselectAll
[05/14 01:41:16    415s] <CMD> selectInst postCTSholdFE_PHC1345_ram_0_ram3_ram_array_19_2
[05/14 01:41:17    416s] <CMD> deselectAll
[05/14 01:41:17    416s] <CMD> selectInst postCTSholdFE_PHC1341_ram_0_ram2_ram_array_11_0
[05/14 01:41:17    416s] <CMD> deselectAll
[05/14 01:41:17    416s] <CMD> selectInst postCTSholdFE_PHC897_ram_0_rfsh_addr_0
[05/14 01:41:37    417s] <CMD> zoomBox -7.60100 50.46600 62.63600 -0.87200
[05/14 01:41:39    418s] <CMD> zoomBox 1.06000 22.62050 24.32750 1.68000
[05/14 01:41:40    418s] <CMD> zoomBox 3.76950 11.17050 13.93350 3.76200
[05/14 01:41:41    418s] <CMD> deselectAll
[05/14 01:41:41    418s] <CMD> selectInst postCTSholdFE_PHC1595_clockgen_clockdiv_0
[05/14 01:41:44    419s] <CMD> zoomBox -205.36750 -49.35700 130.39950 88.74550
[05/14 01:41:45    419s] <CMD> deselectAll
[05/14 01:41:46    419s] <CMD> zoomBox -26.68200 73.40100 98.49850 -30.17600
[05/14 01:41:47    419s] <CMD> zoomBox -75.03600 -26.63250 139.01600 61.40800
[05/14 01:41:48    419s] <CMD> zoomBox -62.31250 -23.62050 119.63150 51.21400
[05/14 01:41:48    419s] <CMD> zoomBox -51.49800 -21.06050 103.15500 42.54900
[05/14 01:41:48    419s] <CMD> zoomBox -42.30600 -18.89850 89.15000 35.17000
[05/14 01:41:49    419s] <CMD> zoomBox -34.49200 -17.06050 77.24550 28.89750
[05/14 01:41:50    420s] <CMD> selectInst postCTSholdFE_PHC1566_i4004_id_board_n_439
[05/14 01:41:51    420s] <CMD> panPage 0 1
[05/14 01:41:51    420s] <CMD> panPage 0 1
[05/14 01:41:52    420s] <CMD> panPage 0 1
[05/14 01:41:53    420s] <CMD> deselectAll
[05/14 01:41:53    420s] <CMD> selectInst postCTSholdFE_PHC1359_ram_0_ram0_ram_array_16_0
[05/14 01:41:54    420s] <CMD> panPage 0 -1
[05/14 01:41:54    420s] <CMD> panPage 0 -1
[05/14 01:41:54    420s] <CMD> panPage 0 -1
[05/14 01:41:54    420s] <CMD> panPage 1 0
[05/14 01:41:55    420s] <CMD> panPage 1 0
[05/14 01:41:55    420s] <CMD> panPage 1 0
[05/14 01:41:55    420s] <CMD> panPage 0 1
[05/14 01:41:55    420s] <CMD> panPage 1 0
[05/14 01:41:56    420s] <CMD> panPage 0 1
[05/14 01:41:56    421s] <CMD> panPage 0 1
[05/14 01:41:56    421s] <CMD> panPage -1 0
[05/14 01:41:56    421s] <CMD> panPage -1 0
[05/14 01:41:56    421s] <CMD> panPage -1 0
[05/14 01:41:57    421s] <CMD> panPage -1 0
[05/14 01:41:57    421s] <CMD> panPage 0 1
[05/14 01:41:57    421s] <CMD> panPage 0 1
[05/14 01:41:57    421s] <CMD> panPage 0 1
[05/14 01:41:57    421s] <CMD> panPage 0 1
[05/14 01:41:58    421s] <CMD> panPage 1 0
[05/14 01:42:00    421s] <CMD> panPage 0 -1
[05/14 01:42:00    421s] <CMD> panPage 0 -1
[05/14 01:42:00    421s] <CMD> panPage 0 -1
[05/14 01:42:01    421s] <CMD> zoomBox 2.32500 40.28650 97.30200 79.35100
[05/14 01:42:01    421s] <CMD> zoomBox 5.16900 41.81100 85.89950 75.01600
[05/14 01:42:02    421s] <CMD> deselectAll
[05/14 01:42:02    421s] <CMD> selectInst postCTSholdFE_PHC1375_n_454
[05/14 01:42:41    425s] <CMD> timeDesign -
[05/14 01:42:41    425s] 
[05/14 01:42:41    425s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[05/14 01:42:41    425s] 
[05/14 01:42:41    425s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
[05/14 01:42:42    425s] <CMD> timeDesign
[05/14 01:42:42    425s] **ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff
[05/14 01:42:42    425s] 
[05/14 01:42:42    425s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[05/14 01:42:42    425s] 
[05/14 01:42:42    425s] -help                       # Prints out the command usage
[05/14 01:42:42    425s] -drvReports                 # Generate DRV Report option  (bool, optional)
[05/14 01:42:42    425s] -expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
[05/14 01:42:42    425s] -expandedViews              # Expand View option  (bool, optional)
[05/14 01:42:42    425s] -hold                       # Hold Timing Report option  (bool, optional)
[05/14 01:42:42    425s] -idealClock                 # Ideal Clock option  (bool, optional)
[05/14 01:42:42    425s] -numPaths <integer>         # Number of Path option  (int, optional)
[05/14 01:42:42    425s] -outDir <string>            # Output Directory option  (string, optional)
[05/14 01:42:42    425s] -pathreports                # Generate Path Report option  (bool, optional)
[05/14 01:42:42    425s] -postCTS                    # postCTS option  (bool, optional)
[05/14 01:42:42    425s] -postRoute                  # postRoute option  (bool, optional)
[05/14 01:42:42    425s] -preCTS                     # preCTS option  (bool, optional)
[05/14 01:42:42    425s] -prePlace                   # prePlace option (bool, optional)
[05/14 01:42:42    425s] -prefix <string>            # File Name Prefix option  (string, optional)
[05/14 01:42:42    425s] -proto                      # to support flexmodel  (bool, optional)
[05/14 01:42:42    425s] -reportOnly                 # reportOnly option  (bool, optional)
[05/14 01:42:42    425s] -slackReports               # Generate Slack Report option  (bool, optional)
[05/14 01:42:42    425s] -timingDebugReport          # Timing Debug Report option  (bool, optional)
[05/14 01:42:42    425s] -useTransitionFiles         # Use Transistion Files option  (bool, optional)
[05/14 01:42:42    425s] 
[05/14 01:42:42    425s] 
[05/14 01:43:04    426s] <CMD> report_timing
[05/14 01:44:00    431s] <CMD> timeDesign -hold
[05/14 01:44:00    431s] **ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff
[05/14 01:44:00    431s] 
[05/14 01:44:00    431s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[05/14 01:44:00    431s] 
[05/14 01:44:00    431s] -help                       # Prints out the command usage
[05/14 01:44:00    431s] -drvReports                 # Generate DRV Report option  (bool, optional)
[05/14 01:44:00    431s] -expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
[05/14 01:44:00    431s] -expandedViews              # Expand View option  (bool, optional)
[05/14 01:44:00    431s] -hold                       # Hold Timing Report option  (bool, optional)
[05/14 01:44:00    431s] -idealClock                 # Ideal Clock option  (bool, optional)
[05/14 01:44:00    431s] -numPaths <integer>         # Number of Path option  (int, optional)
[05/14 01:44:00    431s] -outDir <string>            # Output Directory option  (string, optional)
[05/14 01:44:00    431s] -pathreports                # Generate Path Report option  (bool, optional)
[05/14 01:44:00    431s] -postCTS                    # postCTS option  (bool, optional)
[05/14 01:44:00    431s] -postRoute                  # postRoute option  (bool, optional)
[05/14 01:44:00    431s] -preCTS                     # preCTS option  (bool, optional)
[05/14 01:44:00    431s] -prePlace                   # prePlace option (bool, optional)
[05/14 01:44:00    431s] -prefix <string>            # File Name Prefix option  (string, optional)
[05/14 01:44:00    431s] -proto                      # to support flexmodel  (bool, optional)
[05/14 01:44:00    431s] -reportOnly                 # reportOnly option  (bool, optional)
[05/14 01:44:00    431s] -slackReports               # Generate Slack Report option  (bool, optional)
[05/14 01:44:00    431s] -timingDebugReport          # Timing Debug Report option  (bool, optional)
[05/14 01:44:00    431s] -useTransitionFiles         # Use Transistion Files option  (bool, optional)
[05/14 01:44:00    431s] 
[05/14 01:44:00    431s] 
[05/14 01:44:09    431s] <CMD> timeDesign -hold -postCTS
[05/14 01:44:09    431s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[05/14 01:44:09    431s] AAE_INFO: switching -siAware from true to false ...
[05/14 01:44:10    432s] AAE DB initialization (MEM=2133.59 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 01:44:10    432s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/14 01:44:10    432s] *** timeDesign #13 [begin] : totSession cpu/real = 0:07:12.2/0:16:23.6 (0.4), mem = 2133.6M
[05/14 01:44:10    432s]  Reset EOS DB
[05/14 01:44:10    432s] Ignoring AAE DB Resetting ...
[05/14 01:44:10    432s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2133.590M)
[05/14 01:44:10    432s] tQuantus: Use design signature to decide re-extraction is ON
[05/14 01:44:10    432s] #Start Inst Signature in MT(0)
[05/14 01:44:10    432s] #Start Net Signature in MT(9425383)
[05/14 01:44:10    432s] #Calculate SNet Signature in MT (53794800)
[05/14 01:44:10    432s] #Run time and memory report for RC extraction:
[05/14 01:44:10    432s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/14 01:44:10    432s] #Run Statistics for snet signature:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =     0.00 (MB), total memory =  1481.59 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] #Run Statistics for Net Final Signature:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =     0.00 (MB), total memory =  1481.58 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] #Run Statistics for Net launch:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =     0.00 (MB), total memory =  1481.58 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] #Run Statistics for Net init_dbsNet_slist:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =     0.00 (MB), total memory =  1481.58 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] #Run Statistics for net signature:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =     0.00 (MB), total memory =  1481.58 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] #Run Statistics for inst signature:
[05/14 01:44:10    432s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/14 01:44:10    432s] #   Increased memory =   -42.91 (MB), total memory =  1481.58 (MB), peak memory =  1627.61 (MB)
[05/14 01:44:10    432s] tQuantus: Original signature = 102786958, new signature = 102786958
[05/14 01:44:10    432s] tQuantus: Design is clean by design signature
[05/14 01:44:10    432s] Opening parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d' for reading (mem: 2107.590M)
[05/14 01:44:10    432s] Closing parasitic data file '/tmp/innovus_temp_6513_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_9Aco2D/mcs4_6513_bhN44J.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2107.590M)
[05/14 01:44:10    432s] The design is extracted. Skipping TQuantus.
[05/14 01:44:10    432s] 
[05/14 01:44:10    432s] TimeStamp Deleting Cell Server Begin ...
[05/14 01:44:10    432s] 
[05/14 01:44:10    432s] TimeStamp Deleting Cell Server End ...
[05/14 01:44:10    432s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/14 01:44:10    432s] Type 'man IMPEXT-3493' for more detail.
[05/14 01:44:10    432s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2105.6M, EPOCH TIME: 1747201450.388303
[05/14 01:44:10    432s] All LLGs are deleted
[05/14 01:44:10    432s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.6M, EPOCH TIME: 1747201450.388495
[05/14 01:44:10    432s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2105.6M, EPOCH TIME: 1747201450.388608
[05/14 01:44:10    432s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2105.6M, EPOCH TIME: 1747201450.388886
[05/14 01:44:10    432s] Start to check current routing status for nets...
[05/14 01:44:10    432s] All nets are already routed correctly.
[05/14 01:44:10    432s] End to check current routing status for nets (mem=2105.6M)
[05/14 01:44:10    432s] Extraction called for design 'mcs4' of instances=5138 and nets=5197 using extraction engine 'preRoute' .
[05/14 01:44:10    432s] PreRoute RC Extraction called for design mcs4.
[05/14 01:44:10    432s] RC Extraction called in multi-corner(2) mode.
[05/14 01:44:10    432s] RCMode: PreRoute
[05/14 01:44:10    432s]       RC Corner Indexes            0       1   
[05/14 01:44:10    432s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 01:44:10    432s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 01:44:10    432s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 01:44:10    432s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 01:44:10    432s] Shrink Factor                : 1.00000
[05/14 01:44:10    432s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 01:44:10    432s] Using Quantus QRC technology file ...
[05/14 01:44:10    432s] 
[05/14 01:44:10    432s] Trim Metal Layers:
[05/14 01:44:10    432s] LayerId::1 widthSet size::1
[05/14 01:44:10    432s] LayerId::2 widthSet size::1
[05/14 01:44:10    432s] LayerId::3 widthSet size::1
[05/14 01:44:10    432s] LayerId::4 widthSet size::1
[05/14 01:44:10    432s] LayerId::5 widthSet size::1
[05/14 01:44:10    432s] LayerId::6 widthSet size::1
[05/14 01:44:10    432s] LayerId::7 widthSet size::1
[05/14 01:44:10    432s] LayerId::8 widthSet size::1
[05/14 01:44:10    432s] LayerId::9 widthSet size::1
[05/14 01:44:10    432s] LayerId::10 widthSet size::1
[05/14 01:44:10    432s] LayerId::11 widthSet size::1
[05/14 01:44:10    432s] Updating RC grid for preRoute extraction ...
[05/14 01:44:10    432s] eee: pegSigSF::1.070000
[05/14 01:44:10    432s] Initializing multi-corner resistance tables ...
[05/14 01:44:10    432s] eee: l::1 avDens::0.103168 usedTrk::1123.499385 availTrk::10890.000000 sigTrk::1123.499385
[05/14 01:44:10    432s] eee: l::2 avDens::0.281240 usedTrk::2861.478709 availTrk::10174.500000 sigTrk::2861.478709
[05/14 01:44:10    432s] eee: l::3 avDens::0.319370 usedTrk::3449.193417 availTrk::10800.000000 sigTrk::3449.193417
[05/14 01:44:10    432s] eee: l::4 avDens::0.323367 usedTrk::3151.860095 availTrk::9747.000000 sigTrk::3151.860095
[05/14 01:44:10    432s] eee: l::5 avDens::0.265984 usedTrk::2537.488528 availTrk::9540.000000 sigTrk::2537.488528
[05/14 01:44:10    432s] eee: l::6 avDens::0.182740 usedTrk::1578.049093 availTrk::8635.500000 sigTrk::1578.049093
[05/14 01:44:10    432s] eee: l::7 avDens::0.062752 usedTrk::333.212867 availTrk::5310.000000 sigTrk::333.212867
[05/14 01:44:10    432s] eee: l::8 avDens::0.002209 usedTrk::0.188889 availTrk::85.500000 sigTrk::0.188889
[05/14 01:44:10    432s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:44:10    432s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:44:10    432s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 01:44:10    432s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 01:44:10    432s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.365075 ; uaWl: 1.000000 ; uaWlH: 0.550999 ; aWlH: 0.000000 ; Pmax: 0.884900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.000000 ;
[05/14 01:44:10    432s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2105.590M)
[05/14 01:44:10    432s] Effort level <high> specified for reg2reg path_group
[05/14 01:44:10    432s] All LLGs are deleted
[05/14 01:44:10    432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2117.9M, EPOCH TIME: 1747201450.993698
[05/14 01:44:10    432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2117.9M, EPOCH TIME: 1747201450.996968
[05/14 01:44:10    432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.9M, EPOCH TIME: 1747201450.998467
[05/14 01:44:11    432s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2117.9M, EPOCH TIME: 1747201451.001887
[05/14 01:44:11    432s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2117.9M, EPOCH TIME: 1747201451.029247
[05/14 01:44:11    432s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2117.9M, EPOCH TIME: 1747201451.030095
[05/14 01:44:11    432s] Fast DP-INIT is on for default
[05/14 01:44:11    432s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2117.9M, EPOCH TIME: 1747201451.036412
[05/14 01:44:11    432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:2117.9M, EPOCH TIME: 1747201451.037953
[05/14 01:44:11    432s] All LLGs are deleted
[05/14 01:44:11    432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2117.9M, EPOCH TIME: 1747201451.044258
[05/14 01:44:11    432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1747201451.044703
[05/14 01:44:11    432s] Starting delay calculation for Hold views
[05/14 01:44:11    432s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/14 01:44:11    432s] #################################################################################
[05/14 01:44:11    432s] # Design Stage: PostRoute
[05/14 01:44:11    432s] # Design Name: mcs4
[05/14 01:44:11    432s] # Design Mode: 45nm
[05/14 01:44:11    432s] # Analysis Mode: MMMC OCV 
[05/14 01:44:11    432s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:44:11    432s] # Signoff Settings: SI Off 
[05/14 01:44:11    432s] #################################################################################
[05/14 01:44:11    432s] Calculate late delays in OCV mode...
[05/14 01:44:11    432s] Calculate early delays in OCV mode...
[05/14 01:44:11    432s] Calculate late delays in OCV mode...
[05/14 01:44:11    432s] Calculate early delays in OCV mode...
[05/14 01:44:11    432s] Topological Sorting (REAL = 0:00:00.0, MEM = 2115.9M, InitMEM = 2115.9M)
[05/14 01:44:11    432s] Start delay calculation (fullDC) (1 T). (MEM=2115.89)
[05/14 01:44:11    432s] Start AAE Lib Loading. (MEM=2135.89)
[05/14 01:44:11    432s] End AAE Lib Loading. (MEM=2154.97 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 01:44:11    432s] End AAE Lib Interpolated Model. (MEM=2154.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:44:12    433s] Total number of fetched objects 5174
[05/14 01:44:12    434s] Total number of fetched objects 5174
[05/14 01:44:12    434s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:44:12    434s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:44:12    434s] End delay calculation. (MEM=2208.72 CPU=0:00:01.4 REAL=0:00:01.0)
[05/14 01:44:13    434s] End delay calculation (fullDC). (MEM=2172.11 CPU=0:00:01.9 REAL=0:00:02.0)
[05/14 01:44:13    434s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2172.1M) ***
[05/14 01:44:13    434s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:15 mem=2172.1M)
[05/14 01:44:13    435s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.950  |  2.283  |
|           TNS (ns):|-851.653 |-851.653 |  0.000  |
|    Violating Paths:|  1622   |  1622   |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:44:13    435s] Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:44:13    435s] Total CPU time: 3.21 sec
[05/14 01:44:13    435s] Total Real time: 4.0 sec
[05/14 01:44:13    435s] Total Memory Usage: 2093.089844 Mbytes
[05/14 01:44:13    435s] Reset AAE Options
[05/14 01:44:13    435s] *** timeDesign #13 [finish] : cpu/real = 0:00:03.0/0:00:03.6 (0.8), totSession cpu/real = 0:07:15.2/0:16:27.2 (0.4), mem = 2093.1M
[05/14 01:44:13    435s] 
[05/14 01:44:13    435s] =============================================================================================
[05/14 01:44:13    435s]  Final TAT Report for timeDesign #13                                            21.12-s106_1
[05/14 01:44:13    435s] =============================================================================================
[05/14 01:44:13    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:44:13    435s] ---------------------------------------------------------------------------------------------
[05/14 01:44:13    435s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:44:13    435s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:02.6 /  0:00:02.4    0.9
[05/14 01:44:13    435s] [ ExtractRC              ]      2   0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 01:44:13    435s] [ TimingUpdate           ]      1   0:00:00.2  (   4.4 % )     0:00:02.2 /  0:00:02.1    0.9
[05/14 01:44:13    435s] [ FullDelayCalc          ]      1   0:00:02.1  (  57.8 % )     0:00:02.1 /  0:00:02.0    0.9
[05/14 01:44:13    435s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 01:44:13    435s] [ GenerateReports        ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    0.8
[05/14 01:44:13    435s] [ MISC                   ]          0:00:00.6  (  18.0 % )     0:00:00.6 /  0:00:00.4    0.6
[05/14 01:44:13    435s] ---------------------------------------------------------------------------------------------
[05/14 01:44:13    435s]  timeDesign #13 TOTAL               0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.0    0.8
[05/14 01:44:13    435s] ---------------------------------------------------------------------------------------------
[05/14 01:44:13    435s] 
[05/14 01:44:21    435s] <CMD> timeDesign -postCTS
[05/14 01:44:21    435s] *** timeDesign #14 [begin] : totSession cpu/real = 0:07:15.9/0:16:34.9 (0.4), mem = 2093.1M
[05/14 01:44:21    435s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2093.1M, EPOCH TIME: 1747201461.448556
[05/14 01:44:21    435s] All LLGs are deleted
[05/14 01:44:21    435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2093.1M, EPOCH TIME: 1747201461.450983
[05/14 01:44:21    435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2093.1M, EPOCH TIME: 1747201461.451084
[05/14 01:44:21    435s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2093.1M, EPOCH TIME: 1747201461.451242
[05/14 01:44:21    435s] Start to check current routing status for nets...
[05/14 01:44:21    435s] All nets are already routed correctly.
[05/14 01:44:21    435s] End to check current routing status for nets (mem=2093.1M)
[05/14 01:44:21    435s] Effort level <high> specified for reg2reg path_group
[05/14 01:44:21    436s] All LLGs are deleted
[05/14 01:44:21    436s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.1M, EPOCH TIME: 1747201461.728735
[05/14 01:44:21    436s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2107.1M, EPOCH TIME: 1747201461.732232
[05/14 01:44:21    436s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.1M, EPOCH TIME: 1747201461.733824
[05/14 01:44:21    436s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2107.1M, EPOCH TIME: 1747201461.736977
[05/14 01:44:21    436s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2107.1M, EPOCH TIME: 1747201461.766027
[05/14 01:44:21    436s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2107.1M, EPOCH TIME: 1747201461.766907
[05/14 01:44:21    436s] Fast DP-INIT is on for default
[05/14 01:44:21    436s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2107.1M, EPOCH TIME: 1747201461.772589
[05/14 01:44:21    436s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2107.1M, EPOCH TIME: 1747201461.774140
[05/14 01:44:21    436s] All LLGs are deleted
[05/14 01:44:21    436s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.1M, EPOCH TIME: 1747201461.779848
[05/14 01:44:21    436s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2107.1M, EPOCH TIME: 1747201461.780371
[05/14 01:44:21    436s] Starting delay calculation for Setup views
[05/14 01:44:21    436s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/14 01:44:21    436s] #################################################################################
[05/14 01:44:21    436s] # Design Stage: PostRoute
[05/14 01:44:21    436s] # Design Name: mcs4
[05/14 01:44:21    436s] # Design Mode: 45nm
[05/14 01:44:21    436s] # Analysis Mode: MMMC OCV 
[05/14 01:44:21    436s] # Parasitics Mode: No SPEF/RCDB 
[05/14 01:44:21    436s] # Signoff Settings: SI Off 
[05/14 01:44:21    436s] #################################################################################
[05/14 01:44:21    436s] Calculate early delays in OCV mode...
[05/14 01:44:21    436s] Calculate late delays in OCV mode...
[05/14 01:44:21    436s] Calculate early delays in OCV mode...
[05/14 01:44:21    436s] Calculate late delays in OCV mode...
[05/14 01:44:21    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 2105.1M, InitMEM = 2105.1M)
[05/14 01:44:21    436s] Start delay calculation (fullDC) (1 T). (MEM=2105.14)
[05/14 01:44:21    436s] End AAE Lib Interpolated Model. (MEM=2125.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 01:44:22    437s] Total number of fetched objects 5174
[05/14 01:44:23    437s] Total number of fetched objects 5174
[05/14 01:44:23    437s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:44:23    438s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 01:44:23    438s] End delay calculation. (MEM=2177.37 CPU=0:00:01.5 REAL=0:00:01.0)
[05/14 01:44:23    438s] End delay calculation (fullDC). (MEM=2177.37 CPU=0:00:01.8 REAL=0:00:02.0)
[05/14 01:44:23    438s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2177.4M) ***
[05/14 01:44:23    438s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:07:18 mem=2177.4M)
[05/14 01:44:26    438s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 34.266  | 36.255  | 34.266  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1793   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.005   |     10 (10)      |
|   max_tran     |    140 (375)     |   -0.142   |    141 (381)     |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 01:44:26    438s] Density: 95.002%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 01:44:26    438s] Total CPU time: 2.99 sec
[05/14 01:44:26    438s] Total Real time: 5.0 sec
[05/14 01:44:26    438s] Total Memory Usage: 2148.785156 Mbytes
[05/14 01:44:26    438s] Info: pop threads available for lower-level modules during optimization.
[05/14 01:44:26    438s] *** timeDesign #14 [finish] : cpu/real = 0:00:03.0/0:00:04.7 (0.6), totSession cpu/real = 0:07:18.9/0:16:39.6 (0.4), mem = 2148.8M
[05/14 01:44:26    438s] 
[05/14 01:44:26    438s] =============================================================================================
[05/14 01:44:26    438s]  Final TAT Report for timeDesign #14                                            21.12-s106_1
[05/14 01:44:26    438s] =============================================================================================
[05/14 01:44:26    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 01:44:26    438s] ---------------------------------------------------------------------------------------------
[05/14 01:44:26    438s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 01:44:26    438s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.6 % )     0:00:04.3 /  0:00:02.7    0.6
[05/14 01:44:26    438s] [ DrvReport              ]      1   0:00:01.6  (  34.8 % )     0:00:01.6 /  0:00:00.2    0.1
[05/14 01:44:26    438s] [ TimingUpdate           ]      1   0:00:00.2  (   4.4 % )     0:00:02.1 /  0:00:02.0    0.9
[05/14 01:44:26    438s] [ FullDelayCalc          ]      1   0:00:01.9  (  40.1 % )     0:00:01.9 /  0:00:01.8    1.0
[05/14 01:44:26    438s] [ TimingReport           ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.1    0.8
[05/14 01:44:26    438s] [ GenerateReports        ]      1   0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 01:44:26    438s] [ MISC                   ]          0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    0.8
[05/14 01:44:26    438s] ---------------------------------------------------------------------------------------------
[05/14 01:44:26    438s]  timeDesign #14 TOTAL               0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:03.0    0.6
[05/14 01:44:26    438s] ---------------------------------------------------------------------------------------------
[05/14 01:44:26    438s] 
[05/14 01:44:51    441s] <CMD> getAnalysisMode -checkType -quiet
[05/14 01:45:00    441s] <CMD> get_time_unit
[05/14 01:45:00    441s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[05/14 01:45:00    442s] **WARN: (IMPGTD-354):	WARNING: No timing paths found in top.mtarpt...
[05/14 01:45:24    444s] <CMD> getAnalysisMode -checkType
[05/14 01:45:24    444s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[05/14 01:46:14    448s] <CMD> zoomBox -0.62250 41.27150 94.35500 80.33600
[05/14 01:46:15    448s] <CMD> zoomBox -15.45150 39.88950 116.00550 93.95850
[05/14 01:46:15    448s] <CMD> zoomBox -35.97650 37.94600 145.97250 112.78250
[05/14 01:46:15    448s] <CMD> zoomBox -64.38450 35.25650 187.44850 138.83650
[05/14 01:46:17    448s] <CMD> zoomBox -163.94650 -6.06650 318.48650 192.36050
[05/14 01:46:35    450s] <CMD> setLayerPreference node_layer -isVisible 1
[05/14 01:46:36    450s] <CMD> deselectAll
[05/14 01:46:41    451s] <CMD> fit
[05/14 01:47:16    454s] <CMD> setLayerPreference node_layer -isVisible 0
[05/14 02:19:40    553s] <CMD> setLayerPreference node_layer -isVisible 1
[05/14 02:19:52    555s] <CMD> setLayerPreference node_layer -isVisible 0
[05/14 02:19:53    555s] <CMD> zoomBox -18.60200 63.72350 104.38300 -26.54100
[05/14 02:19:55    555s] <CMD> zoomBox 5.47800 40.36550 65.65450 -0.14800
[05/14 02:19:55    556s] <CMD> zoomBox 21.43950 28.34200 47.67850 7.72950
[05/14 02:19:56    556s] <CMD> zoomBox 4.82700 7.10200 63.78600 31.35200
[05/14 02:19:57    556s] <CMD> zoomBox -0.67250 6.35750 68.69100 34.88700
[05/14 02:19:57    556s] <CMD> zoomBox -7.14250 5.48150 74.46150 39.04550
[05/14 02:19:57    556s] <CMD> zoomBox -14.75400 4.45100 81.25050 43.93800
[05/14 02:19:58    556s] <CMD> zoomBox -23.70900 3.23850 89.23750 49.69400
[05/14 02:19:58    556s] <CMD> zoomBox -46.63900 0.13450 109.68900 64.43300
[05/14 02:20:01    556s] <CMD> fit
[05/14 02:37:36    623s] <CMD> setLayerPreference node_layer -isVisible 1
[05/14 02:37:37    623s] <CMD> zoomBox -62.72850 -8.26450 276.19150 131.13500
[05/14 02:37:38    623s] <CMD> zoomBox -1.47950 -6.68100 243.39000 94.03500
[05/14 02:37:38    623s] <CMD> zoomBox 21.75600 -5.13500 229.89500 80.47350
[05/14 02:37:38    623s] <CMD> zoomBox 41.50550 -3.82100 218.42400 68.94650
[05/14 02:37:39    624s] <CMD> zoomBox 72.56250 -1.75450 200.38650 50.82000
[05/14 02:37:39    624s] <CMD> zoomBox 139.89000 2.72500 161.28150 11.52350
[05/14 02:37:40    624s] <CMD> zoomBox 141.91950 2.86000 160.10300 10.33900
[05/14 02:37:40    624s] <CMD> zoomBox 143.64500 2.97500 159.10100 9.33200
[05/14 02:37:41    624s] <CMD> selectWire 151.6600 3.2850 151.7400 13.2450 2 FE_PHN701_ram_0_ram1_ram_array_2_3
[05/14 02:37:42    624s] <CMD> uiSetTool stretchWire
[05/14 02:37:49    625s] <CMD> editResize -direction y -offset 1.27 -side low -keep_center_line auto
[05/14 02:38:41    630s] <CMD> deselectAll
[05/14 02:38:43    630s] <CMD> selectWire 154.8600 3.6650 157.5400 3.7450 3 FE_PHN1307_ram_0_ram0_ram_array_3_2
[05/14 02:38:45    630s] <CMD> uiSetTool moveWire
[05/14 02:38:48    631s] <CMD> editResize -direction y -offset 1.35 -side low -keep_center_line auto
[05/14 02:38:50    631s] <CMD> selectWire 154.8600 3.6650 157.5400 3.7450 3 FE_PHN1307_ram_0_ram0_ram_array_3_2
[05/14 02:38:51    631s] <CMD> uiSetTool moveWire
[05/14 02:38:57    632s] <CMD> deselectAll
[05/14 02:38:58    632s] <CMD> selectWire 151.6600 4.5550 151.7400 13.2450 2 FE_PHN701_ram_0_ram1_ram_array_2_3
[05/14 02:40:00    638s] <CMD> deselectAll
[05/14 02:40:00    638s] <CMD> selectInst postCTSholdFE_PHC1311_ram_0_ram0_ram_array_3_3
[05/14 02:42:50    646s] <CMD> deselectAll
[05/14 02:42:50    646s] <CMD> selectWire 151.6600 4.5550 151.7400 13.2450 2 FE_PHN701_ram_0_ram1_ram_array_2_3
[05/14 02:42:51    646s] <CMD> uiSetTool stretchWire
[05/14 02:43:14    648s] <CMD> setLayerPreference pinObj -isVisible 1
[05/14 02:43:18    649s] <CMD> setLayerPreference pinObj -isSelectable 1
[05/14 02:43:21    649s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/14 02:43:22    649s] <CMD> setLayerPreference layoutObj -isVisible 0
[05/14 02:43:23    649s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/14 02:45:21    659s] <CMD> uiSetTool addVia
[05/14 02:45:22    659s] <CMD> editAddVia 151.7215 4.648
[05/14 02:46:35    667s] <CMD> editAddVia 151.74 4.62
[05/14 02:46:38    668s] <CMD> editAddVia 151.926 4.6755
[05/14 02:46:42    668s] <CMD> uiSetTool select
[05/14 02:48:33    676s] <CMD> deselectAll
[05/14 02:49:26    680s] <CMD> setEditMode -snap false
[05/14 02:51:15    689s] <CMD> setLayerPreference node_track -isVisible 1
[05/14 02:52:00    693s] <CMD> zoomBox 142.80350 2.40900 160.98700 9.88800
[05/14 02:52:01    693s] <CMD> zoomBox 141.72450 1.69100 163.11750 10.49000
[05/14 02:52:01    693s] <CMD> zoomBox 140.48300 0.86250 165.65100 11.21400
[05/14 02:52:02    693s] <CMD> zoomBox 139.43050 -0.02950 169.04000 12.14900
[05/14 02:52:03    693s] <CMD> zoomBox 142.08350 7.14600 145.92950 4.92000
[05/14 02:53:25    700s] <CMD> man ecoRoute
[05/14 02:54:07    700s] <CMD> selectInst postCTSholdFE_PHC1314_ram_0_ram0_ram_array_10_2
[05/14 02:54:07    700s] <CMD> zoomBox 144.86750 6.44200 144.94200 6.33150
[05/14 02:54:07    700s] <CMD> gui_select -rect {144.94550 6.40750 144.95050 6.40250}
[05/14 02:54:07    700s] <CMD> deselectAll
[05/14 02:54:07    700s] <CMD> selectVia 144.8350 6.3000 144.9650 6.4300 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:07    700s] <CMD> gui_select -rect {144.94650 6.39600 144.95750 6.41100}
[05/14 02:54:07    700s] <CMD> deselectAll
[05/14 02:54:08    700s] <CMD> zoomBox 144.77050 6.33150 145.03900 6.44200
[05/14 02:54:10    701s] <CMD> zoomBox 144.74350 6.32050 145.05950 6.45050
[05/14 02:54:10    701s] <CMD> panPage 0 -1
[05/14 02:54:11    701s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:12    701s] <CMD> zoomBox 144.71000 6.26650 145.08200 6.41950
[05/14 02:54:13    701s] <CMD> panPage 0 1
[05/14 02:54:15    701s] <CMD> deselectAll
[05/14 02:54:15    701s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:18    702s] <CMD> setLayerPreference node_inst -isSelectable 0
[05/14 02:54:18    702s] <CMD> deselectAll
[05/14 02:54:18    702s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:19    702s] <CMD> deselectAll
[05/14 02:54:19    702s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:24    702s] <CMD> setLayerPreference node_cell -isSelectable 1
[05/14 02:54:26    703s] <CMD> setLayerPreference node_module -isSelectable 0
[05/14 02:54:27    703s] <CMD> setLayerPreference node_cell -isSelectable 0
[05/14 02:54:29    703s] <CMD> deselectAll
[05/14 02:54:29    703s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:30    703s] <CMD> deselectAll
[05/14 02:54:30    703s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:30    703s] <CMD> deselectAll
[05/14 02:54:30    703s] <CMD> selectVia 144.8350 6.3000 144.9650 6.4300 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:31    703s] <CMD> deselectAll
[05/14 02:54:31    703s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:33    704s] <CMD> deselectAll
[05/14 02:54:33    704s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:33    704s] <CMD> panPage 0 -1
[05/14 02:54:45    705s] <CMD> deselectAll
[05/14 02:54:45    705s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:45    705s] <CMD> deselectAll
[05/14 02:54:45    705s] <CMD> selectVia 144.8350 6.3000 144.9650 6.4300 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:54:45    705s] <CMD> deselectAll
[05/14 02:54:45    705s] <CMD> selectVia 144.8350 6.3000 144.9650 6.4300 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:56:06    714s] <CMD> uiSetTool cutWire
[05/14 02:56:11    715s] <CMD> deleteSelectedFromFPlan
[05/14 02:56:14    715s] <CMD> setLayerPreference allM1 -isVisible 0
[05/14 02:56:14    715s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/14 02:56:14    715s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM11Cont -isVisible 1
[05/14 02:56:14    715s] <CMD> setLayerPreference allM12Cont -isVisible 1
[05/14 02:56:17    716s] <CMD> uiSetTool select
[05/14 02:57:16    720s] <CMD> zoomBox 144.69300 6.25450 145.13050 6.43450
[05/14 02:57:16    720s] <CMD> zoomBox 144.64350 6.22650 145.25000 6.47600
[05/14 02:57:17    720s] <CMD> zoomBox 144.57550 6.18800 145.41550 6.53350
[05/14 02:57:17    720s] <CMD> panPage 0 1
[05/14 02:57:17    720s] <CMD> zoomBox 144.53200 6.26650 145.52050 6.67300
[05/14 02:57:20    721s] <CMD> zoomBox 144.39750 6.25200 145.56050 6.73050
[05/14 02:57:21    721s] <CMD> zoomBox 144.28600 6.24000 145.65500 6.80300
[05/14 02:57:38    723s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:57:42    723s] <CMD> uiSetTool addLineShape
[05/14 02:57:45    724s] <CMD> zoomBox 144.37550 6.27200 145.53950 6.75100
[05/14 02:57:46    724s] <CMD> zoomBox 144.45050 6.29800 145.44000 6.70500
[05/14 02:57:53    725s] <CMD> uiSetTool addWire
[05/14 02:57:53    725s] <CMD> setEditMode -type regular
[05/14 02:57:55    725s] <CMD> setLayerPreference Metal1/Wire -isVisible 1
[05/14 02:57:55    725s] <CMD> redraw
[05/14 02:57:55    725s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> undo
[05/14 02:58:07    727s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool select
[05/14 02:58:41    732s] <CMD> deselectAll
[05/14 02:58:41    732s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:59:03    734s] <CMD> uiSetTool p2pRoute
[05/14 02:59:04    734s] <CMD> deselectAll
[05/14 02:59:04    734s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:59:06    734s] <CMD> deselectAll
[05/14 02:59:06    734s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:59:06    734s] **ERROR: (IMPPPR-154):	The source and target -net objects "FE_PHN505_ram_0_ram1_ram_array_10_1 (144.9070 6.5270)" "-1 (144.9040 6.5010)" are too close to route.
[05/14 02:59:08    735s] <CMD> deselectAll
[05/14 02:59:08    735s] **ERROR: (IMPPPR-159):	No valid object has been selected. Need to provide a netName which can be specified from the "Flip Chip" "Point To Point" form.
[05/14 02:59:12    735s] <CMD> uiSetTool p2pRoute
[05/14 02:59:14    736s] <CMD> uiSetTool select
[05/14 02:59:45    738s] **ERROR: (IMPSYT-6000):	No Object Selected.
[05/14 02:59:47    739s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 02:59:51    739s] <CMD> uiSetTool addWire
[05/14 02:59:52    740s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addVia
[05/14 03:00:05    741s] <CMD> report_via -name_only -special
[05/14 03:00:05    741s] <CMD> setEditMode -via_cut_layer Via1
[05/14 03:00:05    741s] <CMD> setEditMode -cut_class {}
[05/14 03:00:05    741s] <CMD> setEditMode -via_cell_name 0x0
[05/14 03:00:12    743s] <CMD> setLayerPreference Via1/Cont -isVisible 1
[05/14 03:00:12    743s] <CMD> redraw
[05/14 03:00:12    743s] <CMD> editAddVia 144.914 6.548
[05/14 03:00:41    745s] <CMD> setEditMode -type patch
[05/14 03:00:48    746s] <CMD> setEditMode -layer Metal2
[05/14 03:00:57    747s] <CMD> uiSetTool select
[05/14 03:01:04    748s] <CMD> editFixWideWires
[05/14 03:01:05    748s] <CMD> deselectAll
[05/14 03:01:05    748s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:07    749s] <CMD> editFixWideWires
[05/14 03:01:15    750s] <CMD> deselectAll
[05/14 03:01:15    750s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:17    750s] <CMD> gui_select -rect {144.89750 6.63800 145.00550 6.62000}
[05/14 03:01:17    750s] <CMD> deselectAll
[05/14 03:01:24    751s] <CMD> gui_select -rect {144.85250 6.46150 144.96650 6.37000}
[05/14 03:01:25    751s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:31    752s] <CMD> deselectAll
[05/14 03:01:31    752s] <CMD> selectVia 144.8350 6.3000 144.9650 6.4300 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:32    752s] <CMD> deselectAll
[05/14 03:01:32    752s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:33    752s] <CMD> deselectAll
[05/14 03:01:33    752s] <CMD> selectWire 133.6600 6.3250 144.9400 6.4050 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:35    753s] <CMD> gui_select -rect {144.96400 6.37500 144.98850 6.37500}
[05/14 03:01:35    753s] <CMD> deselectAll
[05/14 03:01:39    753s] <CMD> selectWire 133.6600 6.3250 144.9400 6.4050 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:40    754s] <CMD> deselectAll
[05/14 03:01:40    754s] <CMD> selectWire 133.6600 6.3250 144.9400 6.4050 3 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:43    754s] <CMD> uiSetTool addWire
[05/14 03:01:43    754s] <CMD> setEditMode -type regular
[05/14 03:01:43    754s] <CMD> setEditMode -nets FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:01:54    755s] <CMD> setEditMode -status ROUTED -nets FE_PHN505_ram_0_ram1_ram_array_10_1 -layer_horizontal Metal3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 03:01:55    755s] <CMD> setEditMode -status ROUTED -nets FE_PHN505_ram_0_ram1_ram_array_10_1 -layer_horizontal Metal3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 03:02:26    758s] <CMD> setEditMode -spacing_horizontal 0.070
[05/14 03:02:26    758s] <CMD> setEditMode -spacing_vertical 0.070
[05/14 03:02:26    758s] <CMD> setEditMode -spacing 0.070
[05/14 03:02:26    758s] <CMD> editAddRoute 144.708 6.6045
[05/14 03:02:27    759s] <CMD> editAddRoute 144.732 6.5115
[05/14 03:02:28    759s] <CMD> editAddRoute 144.911 6.6435
[05/14 03:03:25    765s] <CMD> man ecoRoute
[05/14 03:04:00    766s] <CMD> man ecoPlace
[05/14 03:04:41    768s] <CMD> man route_fix_signoff_drc
[05/14 03:05:16    771s] <CMD> editAddRoute 144.927 6.66
[05/14 03:05:20    772s] <CMD> editAddRoute 144.919 6.648
[05/14 03:05:21    772s] <CMD> panPage 0 1
[05/14 03:05:30    774s] <CMD> editAddRoute 144.919 6.67
[05/14 03:06:11    779s] <CMD> editAddRoute 144.914 6.6805
[05/14 03:06:35    783s] <CMD> editAddRoute 144.899 6.6645
[05/14 03:06:39    784s] <CMD> editAddRoute 144.877 6.67
[05/14 03:07:15    788s] <CMD> setEditMode -status ROUTED -nets FE_PHN505_ram_0_ram1_ram_array_10_1 -layer_horizontal Metal3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 03:08:07    793s] <CMD> editAddRoute 144.921 6.673
[05/14 03:08:11    794s] <CMD> editAddRoute 144.911 6.6735
[05/14 03:08:14    795s] <CMD> uiSetTool select
[05/14 03:08:14    795s] <CMD> deselectAll
[05/14 03:08:14    795s] <CMD> selectWire 144.8600 6.3250 144.9400 44.2150 2 FE_PHN505_ram_0_ram1_ram_array_10_1
[05/14 03:08:14    795s] <CMD> setEditMode -status ROUTED -nets FE_PHN505_ram_0_ram1_ram_array_10_1 -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 03:08:16    795s] <CMD> uiSetTool addWire
[05/14 03:08:17    795s] <CMD> editAddRoute 144.902 6.688
[05/14 03:09:06    800s] <CMD> zoomBox 144.32600 6.39550 145.49050 6.87450
[05/14 03:09:06    800s] <CMD> zoomBox 144.19000 6.37100 145.56100 6.93500
[05/14 03:09:54    805s] <CMD> editAddRoute 144.893 6.7345
[05/14 03:09:58    805s] <CMD> editAddRoute 144.909 6.4445
[05/14 03:10:01    806s] <CMD> editAddRoute 144.915 6.7295
[05/14 03:10:03    806s] <CMD> editAddRoute 145.135 6.6025
[05/14 03:10:03    806s] <CMD> editCommitRoute 145.135 6.6025
[05/14 03:10:03    806s] <CMD> setEditMode -status ROUTED -nets FE_PHN505_ram_0_ram1_ram_array_10_1 -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 03:12:46    819s] <CMD> zoomBox 144.06100 6.32050 145.67400 6.98400
[05/14 03:12:46    819s] <CMD> zoomBox 143.90900 6.26100 145.80650 7.04150
[05/14 03:12:46    819s] <CMD> zoomBox 143.72950 6.19150 145.96250 7.11000
[05/14 03:12:47    819s] <CMD> zoomBox 142.23150 5.61500 147.26650 7.68600
[05/14 03:12:47    819s] <CMD> zoomBox 141.75650 5.43200 147.68000 7.86850
[05/14 03:12:51    820s] <CMD> zoomBox 141.27000 5.24900 148.23950 8.11550
[05/14 03:12:52    820s] <CMD> zoomBox 134.42050 2.65550 156.16350 11.59850
[05/14 03:12:52    820s] <CMD> zoomBox 132.64150 1.97950 158.22150 12.50050
[05/14 03:12:53    820s] <CMD> zoomBox 130.54850 1.17300 160.64300 13.55100
[05/14 03:12:55    821s] <CMD> zoomBox 126.33950 0.18300 161.74500 14.74550
[05/14 03:12:56    821s] <CMD> zoomBox 121.38750 -0.98200 163.04100 16.15050
[05/14 03:12:56    821s] <CMD> zoomBox 66.86650 -13.76950 177.31200 31.65750
[05/14 03:12:58    822s] <CMD> zoomBox 148.68750 6.42050 156.52450 1.97050
[05/14 03:13:02    823s] <CMD> setLayerPreference node_cell -isSelectable 1
[05/14 03:13:03    823s] <CMD> setLayerPreference node_cell -isSelectable 0
[05/14 03:13:03    823s] <CMD> setLayerPreference node_cell -isSelectable 1
[05/14 03:13:04    823s] <CMD> setLayerPreference node_cell -isSelectable 0
[05/14 03:13:08    823s] <CMD> setLayerPreference pinObj -isVisible 0
[05/14 03:13:09    823s] <CMD> setLayerPreference pinObj -isVisible 1
[05/14 03:13:10    823s] <CMD> setLayerPreference pinObj -isVisible 0
[05/14 03:13:11    823s] <CMD> setLayerPreference pinObj -isVisible 1
[05/14 03:13:11    824s] <CMD> setLayerPreference pinObj -isVisible 0
[05/14 03:13:13    824s] <CMD> zoomBox 152.46600 5.24950 152.88250 4.77450
[05/14 03:13:14    825s] <CMD> zoomBox 152.47800 5.15650 152.61950 5.03350
[05/14 03:13:15    825s] <CMD> zoomBox 151.95000 4.96050 152.74600 5.28800
[05/14 03:13:16    825s] <CMD> zoomBox 150.76450 4.76700 152.87500 5.63500
[05/14 03:13:17    825s] <CMD> zoomBox 150.42800 4.71200 152.91150 5.73350
[05/14 03:13:18    825s] <CMD> setLayerPreference pinObj -isVisible 1
[05/14 03:13:19    826s] <CMD> setLayerPreference pinObj -isSelectable 1
[05/14 03:13:20    826s] <CMD> zoomBox 150.07100 4.66300 152.99250 5.86450
[05/14 03:13:20    826s] <CMD> zoomBox 147.89100 4.36350 153.48800 6.66550
[05/14 03:13:21    826s] <CMD> zoomBox 147.08600 4.25300 153.67100 6.96150
[05/14 03:13:52    829s] <CMD> uiSetTool select
[05/14 03:13:53    830s] <CMD> deselectAll
[05/14 03:13:53    830s] <CMD> selectWire 152.4600 5.5650 152.5400 12.2950 2 FE_PHN1311_ram_0_ram0_ram_array_3_3
[05/14 03:13:53    830s] <CMD> setEditMode -status ROUTED -nets FE_PHN1311_ram_0_ram0_ram_array_3_3 -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/14 04:02:59   1098s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed May 14 04:02:59 2025
  Total CPU time:     0:18:36
  Total real time:    2:35:16
  Peak memory (main): 1623.36MB

[05/14 04:02:59   1098s] 
[05/14 04:02:59   1098s] *** Memory Usage v#1 (Current mem = 2172.332M, initial mem = 311.355M) ***
[05/14 04:02:59   1098s] 
[05/14 04:02:59   1098s] *** Summary of all messages that are not suppressed in this session:
[05/14 04:02:59   1098s] Severity  ID               Count  Summary                                  
[05/14 04:02:59   1098s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/14 04:02:59   1098s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/14 04:02:59   1098s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/14 04:02:59   1098s] ERROR     IMPSE-110            1  File '%s' line %s: %s.                   
[05/14 04:02:59   1098s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/14 04:02:59   1098s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/14 04:02:59   1098s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[05/14 04:02:59   1098s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[05/14 04:02:59   1098s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/14 04:02:59   1098s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[05/14 04:02:59   1098s] WARNING   IMPGTD-354           1  WARNING: No timing paths found in %s...  
[05/14 04:02:59   1098s] WARNING   IMPDB-2078          54  Output pin %s of instance %s is connecte...
[05/14 04:02:59   1098s] ERROR     IMPSPR-55            5  <e> to open Edit Route form to input net...
[05/14 04:02:59   1098s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/14 04:02:59   1098s] WARNING   IMPDC-348           54  The output pin %s is connected to power/...
[05/14 04:02:59   1098s] ERROR     IMPPPR-154           1  The source and target -net objects "%s (...
[05/14 04:02:59   1098s] ERROR     IMPPPR-159           1  No valid object has been selected. Need ...
[05/14 04:02:59   1098s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[05/14 04:02:59   1098s] WARNING   IMPPP-220            1  The power planner does not create core r...
[05/14 04:02:59   1098s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/14 04:02:59   1098s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/14 04:02:59   1098s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/14 04:02:59   1098s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/14 04:02:59   1098s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/14 04:02:59   1098s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/14 04:02:59   1098s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[05/14 04:02:59   1098s] WARNING   IMPOPT-7272          1  Found %d std cell out of %d that cannot ...
[05/14 04:02:59   1098s] ERROR     IMPOPT-624           2  No option provided for timeDesign. Use e...
[05/14 04:02:59   1098s] WARNING   IMPOPT-7283         71  The cell <%s> does not have any footprin...
[05/14 04:02:59   1098s] WARNING   CHKCTS-4             2  An auto generated scaled skew target of ...
[05/14 04:02:59   1098s] WARNING   CHKCTS-5             2  CTS skew target must be set to a numeric...
[05/14 04:02:59   1098s] ERROR     CHKCTS-24            1  Insufficient number of clock gating cell...
[05/14 04:02:59   1098s] WARNING   CHKCTS-10            1  Route type(s) %s used for trunk or top c...
[05/14 04:02:59   1098s] WARNING   ASN-1                7  The net '%s' has connections that will p...
[05/14 04:02:59   1098s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/14 04:02:59   1098s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[05/14 04:02:59   1098s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[05/14 04:02:59   1098s] ERROR     IMPESO-450           1  Tempus executable is not part of the PAT...
[05/14 04:02:59   1098s] WARNING   IMPESO-451           1  qrc executable is not part of the PATH e...
[05/14 04:02:59   1098s] ERROR     IMPESO-444           1  There has to be at least one host and so...
[05/14 04:02:59   1098s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/14 04:02:59   1098s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/14 04:02:59   1098s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/14 04:02:59   1098s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/14 04:02:59   1098s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/14 04:02:59   1098s] *** Message Summary: 288 warning(s), 20 error(s)
[05/14 04:02:59   1098s] 
[05/14 04:02:59   1098s] --- Ending "Innovus" (totcpu=0:18:19, real=2:35:15, mem=2172.3M) ---
