<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>radeon_vce_v2_0.c source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_vce_v2_0.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_vce_v2_0.c'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='radeon_vce_v2_0.c.html'>radeon_vce_v2_0.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: radeon_vce_v2_0.c,v 1.1 2018/08/27 14:38:20 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2013 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="8">8</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="9">9</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="10">10</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="11">11</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="12">12</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="13">13</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</i></td></tr>
<tr><th id="19">19</th><td><i> * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</i></td></tr>
<tr><th id="21">21</th><td><i> * USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="24">24</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="25">25</th><td><i> * of the Software.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> * Authors: Christian KÃ¶nig &lt;christian.koenig@amd.com&gt;</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../../sys/cdefs.h.html">&lt;sys/cdefs.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><a class="macro" href="../../../../../../sys/cdefs_elf.h.html#156" title="__asm(&quot;.pushsection &quot; &quot;.ident&quot; &quot;\n&quot; &quot;.asciz \&quot;&quot; &quot;$NetBSD: radeon_vce_v2_0.c,v 1.1 2018/08/27 14:38:20 riastradh Exp $&quot; &quot;\&quot;\n&quot; &quot;.popsection&quot;)" data-ref="_M/__KERNEL_RCSID">__KERNEL_RCSID</a>(<var>0</var>, <q>"$NetBSD: radeon_vce_v2_0.c,v 1.1 2018/08/27 14:38:20 riastradh Exp $"</q>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/linux/firmware.h.html">&lt;linux/firmware.h&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/drm/drmP.h.html">&lt;drm/drmP.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="radeon.h.html">"radeon.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="radeon_asic.h.html">"radeon_asic.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="cikd.h.html">"cikd.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/VCE_V2_0_FW_SIZE" data-ref="_M/VCE_V2_0_FW_SIZE">VCE_V2_0_FW_SIZE</dfn>	(256 * 1024)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/VCE_V2_0_STACK_SIZE" data-ref="_M/VCE_V2_0_STACK_SIZE">VCE_V2_0_STACK_SIZE</dfn>	(64 * 1024)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/VCE_V2_0_DATA_SIZE" data-ref="_M/VCE_V2_0_DATA_SIZE">VCE_V2_0_DATA_SIZE</dfn>	(23552 * RADEON_MAX_VCE_HANDLES)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vce_v2_0_set_sw_cg" title='vce_v2_0_set_sw_cg' data-type='void vce_v2_0_set_sw_cg(struct radeon_device * rdev, _Bool gated)' data-ref="vce_v2_0_set_sw_cg" data-ref-filename="vce_v2_0_set_sw_cg">vce_v2_0_set_sw_cg</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col1 decl" id="1rdev" title='rdev' data-type='struct radeon_device *' data-ref="1rdev" data-ref-filename="1rdev">rdev</dfn>, <a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="local col2 decl" id="2gated" title='gated' data-type='_Bool' data-ref="2gated" data-ref-filename="2gated">gated</dfn>)</td></tr>
<tr><th id="44">44</th><td>{</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="3tmp" title='tmp' data-type='u32' data-ref="3tmp" data-ref-filename="3tmp">tmp</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>	<b>if</b> (<a class="local col2 ref" href="#2gated" title='gated' data-ref="2gated" data-ref-filename="2gated">gated</a>) {</td></tr>
<tr><th id="48">48</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x202fc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>);</td></tr>
<tr><th id="49">49</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> |= <var>0xe70000</var>;</td></tr>
<tr><th id="50">50</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202fc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207bc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>);</td></tr>
<tr><th id="53">53</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> |= <var>0xff000000</var>;</td></tr>
<tr><th id="54">54</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207bc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207c0), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>);</td></tr>
<tr><th id="57">57</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> &amp;= ~<var>0x3fc</var>;</td></tr>
<tr><th id="58">58</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207c0), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207a0), (0), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2128" title="0x207a0" data-ref="_M/VCE_CGTT_CLK_OVERRIDE">VCE_CGTT_CLK_OVERRIDE</a>, <var>0</var>);</td></tr>
<tr><th id="61">61</th><td>    } <b>else</b> {</td></tr>
<tr><th id="62">62</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x202fc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>);</td></tr>
<tr><th id="63">63</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> |= <var>0xe7</var>;</td></tr>
<tr><th id="64">64</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> &amp;= ~<var>0xe70000</var>;</td></tr>
<tr><th id="65">65</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202fc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207bc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>);</td></tr>
<tr><th id="68">68</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> |= <var>0x1fe000</var>;</td></tr>
<tr><th id="69">69</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> &amp;= ~<var>0xff000000</var>;</td></tr>
<tr><th id="70">70</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207bc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207c0), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>);</td></tr>
<tr><th id="73">73</th><td>		<a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a> |= <var>0x3fc</var>;</td></tr>
<tr><th id="74">74</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207c0), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>, <a class="local col3 ref" href="#3tmp" title='tmp' data-ref="3tmp" data-ref-filename="3tmp">tmp</a>);</td></tr>
<tr><th id="75">75</th><td>	}</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vce_v2_0_set_dyn_cg" title='vce_v2_0_set_dyn_cg' data-type='void vce_v2_0_set_dyn_cg(struct radeon_device * rdev, _Bool gated)' data-ref="vce_v2_0_set_dyn_cg" data-ref-filename="vce_v2_0_set_dyn_cg">vce_v2_0_set_dyn_cg</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col4 decl" id="4rdev" title='rdev' data-type='struct radeon_device *' data-ref="4rdev" data-ref-filename="4rdev">rdev</dfn>, <a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="local col5 decl" id="5gated" title='gated' data-type='_Bool' data-ref="5gated" data-ref-filename="5gated">gated</dfn>)</td></tr>
<tr><th id="79">79</th><td>{</td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="6orig" title='orig' data-type='u32' data-ref="6orig" data-ref-filename="6orig">orig</dfn>, <dfn class="local col7 decl" id="7tmp" title='tmp' data-type='u32' data-ref="7tmp" data-ref-filename="7tmp">tmp</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>	<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x202fc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>);</td></tr>
<tr><th id="83">83</th><td>	<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> &amp;= ~<var>0x00060006</var>;</td></tr>
<tr><th id="84">84</th><td>	<b>if</b> (<a class="local col5 ref" href="#5gated" title='gated' data-ref="5gated" data-ref-filename="5gated">gated</a>) {</td></tr>
<tr><th id="85">85</th><td>		<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> |= <var>0xe10000</var>;</td></tr>
<tr><th id="86">86</th><td>	} <b>else</b> {</td></tr>
<tr><th id="87">87</th><td>		<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> |= <var>0xe1</var>;</td></tr>
<tr><th id="88">88</th><td>		<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> &amp;= ~<var>0xe10000</var>;</td></tr>
<tr><th id="89">89</th><td>	}</td></tr>
<tr><th id="90">90</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202fc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>, <a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<a class="local col6 ref" href="#6orig" title='orig' data-ref="6orig" data-ref-filename="6orig">orig</a> = <a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207bc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>);</td></tr>
<tr><th id="93">93</th><td>	<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> &amp;= ~<var>0x1fe000</var>;</td></tr>
<tr><th id="94">94</th><td>	<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> &amp;= ~<var>0xff000000</var>;</td></tr>
<tr><th id="95">95</th><td>	<b>if</b> (<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> != <a class="local col6 ref" href="#6orig" title='orig' data-ref="6orig" data-ref-filename="6orig">orig</a>)</td></tr>
<tr><th id="96">96</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207bc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>, <a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>	<a class="local col6 ref" href="#6orig" title='orig' data-ref="6orig" data-ref-filename="6orig">orig</a> = <a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207c0), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>);</td></tr>
<tr><th id="99">99</th><td>	<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> &amp;= ~<var>0x3fc</var>;</td></tr>
<tr><th id="100">100</th><td>	<b>if</b> (<a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a> != <a class="local col6 ref" href="#6orig" title='orig' data-ref="6orig" data-ref-filename="6orig">orig</a>)</td></tr>
<tr><th id="101">101</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207c0), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>, <a class="local col7 ref" href="#7tmp" title='tmp' data-ref="7tmp" data-ref-filename="7tmp">tmp</a>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	<b>if</b> (<a class="local col5 ref" href="#5gated" title='gated' data-ref="5gated" data-ref-filename="5gated">gated</a>)</td></tr>
<tr><th id="104">104</th><td>		<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207a0), (0), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2128" title="0x207a0" data-ref="_M/VCE_CGTT_CLK_OVERRIDE">VCE_CGTT_CLK_OVERRIDE</a>, <var>0</var>);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vce_v2_0_disable_cg" title='vce_v2_0_disable_cg' data-type='void vce_v2_0_disable_cg(struct radeon_device * rdev)' data-ref="vce_v2_0_disable_cg" data-ref-filename="vce_v2_0_disable_cg">vce_v2_0_disable_cg</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col8 decl" id="8rdev" title='rdev' data-type='struct radeon_device *' data-ref="8rdev" data-ref-filename="8rdev">rdev</dfn>)</td></tr>
<tr><th id="108">108</th><td>{</td></tr>
<tr><th id="109">109</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207a0), (7), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2128" title="0x207a0" data-ref="_M/VCE_CGTT_CLK_OVERRIDE">VCE_CGTT_CLK_OVERRIDE</a>, <var>7</var>);</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>void</em> <dfn class="decl def fn" id="vce_v2_0_enable_mgcg" title='vce_v2_0_enable_mgcg' data-ref="vce_v2_0_enable_mgcg" data-ref-filename="vce_v2_0_enable_mgcg">vce_v2_0_enable_mgcg</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col9 decl" id="9rdev" title='rdev' data-type='struct radeon_device *' data-ref="9rdev" data-ref-filename="9rdev">rdev</dfn>, <a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="local col0 decl" id="10enable" title='enable' data-type='_Bool' data-ref="10enable" data-ref-filename="10enable">enable</dfn>)</td></tr>
<tr><th id="113">113</th><td>{</td></tr>
<tr><th id="114">114</th><td>	<a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="local col1 decl" id="11sw_cg" title='sw_cg' data-type='_Bool' data-ref="11sw_cg" data-ref-filename="11sw_cg">sw_cg</dfn> = <a class="macro" href="../../../../../../sys/stdbool.h.html#40" title="0" data-ref="_M/false">false</a>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>	<b>if</b> (<a class="local col0 ref" href="#10enable" title='enable' data-ref="10enable" data-ref-filename="10enable">enable</a> &amp;&amp; (<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>-&gt;<a class="ref field" href="radeon.h.html#radeon_device::cg_flags" title='radeon_device::cg_flags' data-ref="radeon_device::cg_flags" data-ref-filename="radeon_device..cg_flags">cg_flags</a> &amp; <a class="macro" href="radeon.h.html#209" title="(1 &lt;&lt; 14)" data-ref="_M/RADEON_CG_SUPPORT_VCE_MGCG">RADEON_CG_SUPPORT_VCE_MGCG</a>)) {</td></tr>
<tr><th id="117">117</th><td>		<b>if</b> (<a class="local col1 ref" href="#11sw_cg" title='sw_cg' data-ref="11sw_cg" data-ref-filename="11sw_cg">sw_cg</a>)</td></tr>
<tr><th id="118">118</th><td>			<a class="tu ref fn" href="#vce_v2_0_set_sw_cg" title='vce_v2_0_set_sw_cg' data-use='c' data-ref="vce_v2_0_set_sw_cg" data-ref-filename="vce_v2_0_set_sw_cg">vce_v2_0_set_sw_cg</a>(<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>, <a class="macro" href="../../../../../../sys/stdbool.h.html#39" title="1" data-ref="_M/true">true</a>);</td></tr>
<tr><th id="119">119</th><td>		<b>else</b></td></tr>
<tr><th id="120">120</th><td>			<a class="tu ref fn" href="#vce_v2_0_set_dyn_cg" title='vce_v2_0_set_dyn_cg' data-use='c' data-ref="vce_v2_0_set_dyn_cg" data-ref-filename="vce_v2_0_set_dyn_cg">vce_v2_0_set_dyn_cg</a>(<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>, <a class="macro" href="../../../../../../sys/stdbool.h.html#39" title="1" data-ref="_M/true">true</a>);</td></tr>
<tr><th id="121">121</th><td>	} <b>else</b> {</td></tr>
<tr><th id="122">122</th><td>		<a class="tu ref fn" href="#vce_v2_0_disable_cg" title='vce_v2_0_disable_cg' data-use='c' data-ref="vce_v2_0_disable_cg" data-ref-filename="vce_v2_0_disable_cg">vce_v2_0_disable_cg</a>(<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>		<b>if</b> (<a class="local col1 ref" href="#11sw_cg" title='sw_cg' data-ref="11sw_cg" data-ref-filename="11sw_cg">sw_cg</a>)</td></tr>
<tr><th id="125">125</th><td>			<a class="tu ref fn" href="#vce_v2_0_set_sw_cg" title='vce_v2_0_set_sw_cg' data-use='c' data-ref="vce_v2_0_set_sw_cg" data-ref-filename="vce_v2_0_set_sw_cg">vce_v2_0_set_sw_cg</a>(<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>, <a class="macro" href="../../../../../../sys/stdbool.h.html#40" title="0" data-ref="_M/false">false</a>);</td></tr>
<tr><th id="126">126</th><td>		<b>else</b></td></tr>
<tr><th id="127">127</th><td>			<a class="tu ref fn" href="#vce_v2_0_set_dyn_cg" title='vce_v2_0_set_dyn_cg' data-use='c' data-ref="vce_v2_0_set_dyn_cg" data-ref-filename="vce_v2_0_set_dyn_cg">vce_v2_0_set_dyn_cg</a>(<a class="local col9 ref" href="#9rdev" title='rdev' data-ref="9rdev" data-ref-filename="9rdev">rdev</a>, <a class="macro" href="../../../../../../sys/stdbool.h.html#40" title="0" data-ref="_M/false">false</a>);</td></tr>
<tr><th id="128">128</th><td>	}</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vce_v2_0_init_cg" title='vce_v2_0_init_cg' data-type='void vce_v2_0_init_cg(struct radeon_device * rdev)' data-ref="vce_v2_0_init_cg" data-ref-filename="vce_v2_0_init_cg">vce_v2_0_init_cg</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col2 decl" id="12rdev" title='rdev' data-type='struct radeon_device *' data-ref="12rdev" data-ref-filename="12rdev">rdev</dfn>)</td></tr>
<tr><th id="132">132</th><td>{</td></tr>
<tr><th id="133">133</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="13tmp" title='tmp' data-type='u32' data-ref="13tmp" data-ref-filename="13tmp">tmp</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x202f8), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2121" title="0x202f8" data-ref="_M/VCE_CLOCK_GATING_A">VCE_CLOCK_GATING_A</a>);</td></tr>
<tr><th id="136">136</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> &amp;= ~(<a class="macro" href="cikd.h.html#2122" title="(0xf &lt;&lt; 0)" data-ref="_M/CGC_CLK_GATE_DLY_TIMER_MASK">CGC_CLK_GATE_DLY_TIMER_MASK</a> | <a class="macro" href="cikd.h.html#2124" title="(0xff &lt;&lt; 4)" data-ref="_M/CGC_CLK_GATER_OFF_DLY_TIMER_MASK">CGC_CLK_GATER_OFF_DLY_TIMER_MASK</a>);</td></tr>
<tr><th id="137">137</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> |= (<a class="macro" href="cikd.h.html#2123" title="((0) &lt;&lt; 0)" data-ref="_M/CGC_CLK_GATE_DLY_TIMER">CGC_CLK_GATE_DLY_TIMER</a>(<var>0</var>) | <a class="macro" href="cikd.h.html#2125" title="((4) &lt;&lt; 4)" data-ref="_M/CGC_CLK_GATER_OFF_DLY_TIMER">CGC_CLK_GATER_OFF_DLY_TIMER</a>(<var>4</var>));</td></tr>
<tr><th id="138">138</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> |= <a class="macro" href="cikd.h.html#2126" title="(1 &lt;&lt; 18)" data-ref="_M/CGC_UENC_WAIT_AWAKE">CGC_UENC_WAIT_AWAKE</a>;</td></tr>
<tr><th id="139">139</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202f8), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2121" title="0x202f8" data-ref="_M/VCE_CLOCK_GATING_A">VCE_CLOCK_GATING_A</a>, <a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x207bc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>);</td></tr>
<tr><th id="142">142</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> &amp;= ~(<a class="macro" href="cikd.h.html#2130" title="(0xf &lt;&lt; 0)" data-ref="_M/CLOCK_ON_DELAY_MASK">CLOCK_ON_DELAY_MASK</a> | <a class="macro" href="cikd.h.html#2132" title="(0xff &lt;&lt; 4)" data-ref="_M/CLOCK_OFF_DELAY_MASK">CLOCK_OFF_DELAY_MASK</a>);</td></tr>
<tr><th id="143">143</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> |= (<a class="macro" href="cikd.h.html#2131" title="((0) &lt;&lt; 0)" data-ref="_M/CLOCK_ON_DELAY">CLOCK_ON_DELAY</a>(<var>0</var>) | <a class="macro" href="cikd.h.html#2133" title="((4) &lt;&lt; 4)" data-ref="_M/CLOCK_OFF_DELAY">CLOCK_OFF_DELAY</a>(<var>4</var>));</td></tr>
<tr><th id="144">144</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x207bc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>, <a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> = <a class="macro" href="radeon.h.html#2612" title="r100_mm_rreg(rdev, (0x202fc), 0)" data-ref="_M/RREG32">RREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>);</td></tr>
<tr><th id="147">147</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> |= <var>0x10</var>;</td></tr>
<tr><th id="148">148</th><td>	<a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a> &amp;= ~<var>0x100000</var>;</td></tr>
<tr><th id="149">149</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202fc), (tmp), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>, <a class="local col3 ref" href="#13tmp" title='tmp' data-ref="13tmp" data-ref-filename="13tmp">tmp</a>);</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>unsigned</em> <dfn class="decl def fn" id="vce_v2_0_bo_size" title='vce_v2_0_bo_size' data-ref="vce_v2_0_bo_size" data-ref-filename="vce_v2_0_bo_size">vce_v2_0_bo_size</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col4 decl" id="14rdev" title='rdev' data-type='struct radeon_device *' data-ref="14rdev" data-ref-filename="14rdev">rdev</dfn>)</td></tr>
<tr><th id="153">153</th><td>{</td></tr>
<tr><th id="154">154</th><td>	<a class="macro" href="../../../include/asm/bug.h.html#56" title="linux_warning((rdev-&gt;vce_fw-&gt;size &gt; (256 * 1024))? (printf(&quot;warning: %s:%d: &quot; &quot;%s\n&quot;, &quot;/___NETBSD_SRC___/objdir.amd64/sys/arch/amd64/compile/GENERIC/../../../../../../sys/external/bsd/drm2/dist/drm/radeon/radeon_vce_v2_0.c&quot;, 154, &quot;rdev-&gt;vce_fw-&gt;size &gt; VCE_V2_0_FW_SIZE&quot;), 1) : 0)" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col4 ref" href="#14rdev" title='rdev' data-ref="14rdev" data-ref-filename="14rdev">rdev</a>-&gt;<a class="ref field" href="radeon.h.html#radeon_device::vce_fw" title='radeon_device::vce_fw' data-ref="radeon_device::vce_fw" data-ref-filename="radeon_device..vce_fw">vce_fw</a>-&gt;<a class="ref field" href="../../../include/linux/firmware.h.html#firmware::size" title='firmware::size' data-ref="firmware::size" data-ref-filename="firmware..size">size</a> &gt; <a class="macro" href="#39" title="(256 * 1024)" data-ref="_M/VCE_V2_0_FW_SIZE">VCE_V2_0_FW_SIZE</a>);</td></tr>
<tr><th id="155">155</th><td>	<b>return</b> <a class="macro" href="#39" title="(256 * 1024)" data-ref="_M/VCE_V2_0_FW_SIZE">VCE_V2_0_FW_SIZE</a> + <a class="macro" href="#40" title="(64 * 1024)" data-ref="_M/VCE_V2_0_STACK_SIZE">VCE_V2_0_STACK_SIZE</a> + <a class="macro" href="#41" title="(23552 * 16)" data-ref="_M/VCE_V2_0_DATA_SIZE">VCE_V2_0_DATA_SIZE</a>;</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>int</em> <dfn class="decl def fn" id="vce_v2_0_resume" title='vce_v2_0_resume' data-ref="vce_v2_0_resume" data-ref-filename="vce_v2_0_resume">vce_v2_0_resume</dfn>(<b>struct</b> <a class="type" href="radeon.h.html#radeon_device" title='radeon_device' data-ref="radeon_device" data-ref-filename="radeon_device">radeon_device</a> *<dfn class="local col5 decl" id="15rdev" title='rdev' data-type='struct radeon_device *' data-ref="15rdev" data-ref-filename="15rdev">rdev</dfn>)</td></tr>
<tr><th id="159">159</th><td>{</td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="16addr" title='addr' data-type='uint64_t' data-ref="16addr" data-ref-filename="16addr">addr</dfn> = <a class="local col5 ref" href="#15rdev" title='rdev' data-ref="15rdev" data-ref-filename="15rdev">rdev</a>-&gt;<a class="ref field" href="radeon.h.html#radeon_device::vce" title='radeon_device::vce' data-ref="radeon_device::vce" data-ref-filename="radeon_device..vce">vce</a>.<a class="ref field" href="radeon.h.html#radeon_vce::gpu_addr" title='radeon_vce::gpu_addr' data-ref="radeon_vce::gpu_addr" data-ref-filename="radeon_vce..gpu_addr">gpu_addr</a>;</td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="17size" title='size' data-type='uint32_t' data-ref="17size" data-ref-filename="17size">size</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x202f8), 0); tmp_ &amp;= (~(1 &lt;&lt; 16)); tmp_ |= ((0) &amp; ~(~(1 &lt;&lt; 16))); r100_mm_wreg(rdev, (0x202f8), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2121" title="0x202f8" data-ref="_M/VCE_CLOCK_GATING_A">VCE_CLOCK_GATING_A</a>, <var>0</var>, ~(<var>1</var> &lt;&lt; <var>16</var>));</td></tr>
<tr><th id="164">164</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x207bc), 0); tmp_ &amp;= (~0xFF9FF000); tmp_ |= ((0x1FF000) &amp; ~(~0xFF9FF000)); r100_mm_wreg(rdev, (0x207bc), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2129" title="0x207bc" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</a>, <var>0x1FF000</var>, ~<var>0xFF9FF000</var>);</td></tr>
<tr><th id="165">165</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x207c0), 0); tmp_ &amp;= (~0x3F); tmp_ |= ((0x3F) &amp; ~(~0x3F)); r100_mm_wreg(rdev, (0x207c0), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2134" title="0x207c0" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</a>, <var>0x3F</var>, ~<var>0x3F</var>);</td></tr>
<tr><th id="166">166</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x202fc), (0xf7), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2127" title="0x202fc" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</a>, <var>0xf7</var>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x21498), (0x00398000), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2139" title="0x21498" data-ref="_M/VCE_LMI_CTRL">VCE_LMI_CTRL</a>, <var>0x00398000</var>);</td></tr>
<tr><th id="169">169</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x214f4), 0); tmp_ &amp;= (~0x1); tmp_ |= ((0x0) &amp; ~(~0x1)); r100_mm_wreg(rdev, (0x214f4), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2143" title="0x214f4" data-ref="_M/VCE_LMI_CACHE_CTRL">VCE_LMI_CACHE_CTRL</a>, <var>0x0</var>, ~<var>0x1</var>);</td></tr>
<tr><th id="170">170</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x214b4), (0), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2141" title="0x214b4" data-ref="_M/VCE_LMI_SWAP_CNTL">VCE_LMI_SWAP_CNTL</a>, <var>0</var>);</td></tr>
<tr><th id="171">171</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x214b8), (0), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2142" title="0x214b8" data-ref="_M/VCE_LMI_SWAP_CNTL1">VCE_LMI_SWAP_CNTL1</a>, <var>0</var>);</td></tr>
<tr><th id="172">172</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x214a0), (0), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2140" title="0x214a0" data-ref="_M/VCE_LMI_VM_CTRL">VCE_LMI_VM_CTRL</a>, <var>0</var>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x2145c), (addr &gt;&gt; 8), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2137" title="0x2145c" data-ref="_M/VCE_LMI_VCPU_CACHE_40BIT_BAR">VCE_LMI_VCPU_CACHE_40BIT_BAR</a>, <a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> &gt;&gt; <var>8</var>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> &amp;= <var>0xff</var>;</td></tr>
<tr><th id="177">177</th><td>	<a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a> = <a class="macro" href="#39" title="(256 * 1024)" data-ref="_M/VCE_V2_0_FW_SIZE">VCE_V2_0_FW_SIZE</a>;</td></tr>
<tr><th id="178">178</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x20024), (addr &amp; 0x7fffffff), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2111" title="0x20024" data-ref="_M/VCE_VCPU_CACHE_OFFSET0">VCE_VCPU_CACHE_OFFSET0</a>, <a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> &amp; <var>0x7fffffff</var>);</td></tr>
<tr><th id="179">179</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x20028), (size), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2112" title="0x20028" data-ref="_M/VCE_VCPU_CACHE_SIZE0">VCE_VCPU_CACHE_SIZE0</a>, <a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>	<a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> += <a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a>;</td></tr>
<tr><th id="182">182</th><td>	<a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a> = <a class="macro" href="#40" title="(64 * 1024)" data-ref="_M/VCE_V2_0_STACK_SIZE">VCE_V2_0_STACK_SIZE</a>;</td></tr>
<tr><th id="183">183</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x2002c), (addr &amp; 0x7fffffff), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2113" title="0x2002c" data-ref="_M/VCE_VCPU_CACHE_OFFSET1">VCE_VCPU_CACHE_OFFSET1</a>, <a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> &amp; <var>0x7fffffff</var>);</td></tr>
<tr><th id="184">184</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x20030), (size), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2114" title="0x20030" data-ref="_M/VCE_VCPU_CACHE_SIZE1">VCE_VCPU_CACHE_SIZE1</a>, <a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> += <a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a>;</td></tr>
<tr><th id="187">187</th><td>	<a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a> = <a class="macro" href="#41" title="(23552 * 16)" data-ref="_M/VCE_V2_0_DATA_SIZE">VCE_V2_0_DATA_SIZE</a>;</td></tr>
<tr><th id="188">188</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x20034), (addr &amp; 0x7fffffff), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2115" title="0x20034" data-ref="_M/VCE_VCPU_CACHE_OFFSET2">VCE_VCPU_CACHE_OFFSET2</a>, <a class="local col6 ref" href="#16addr" title='addr' data-ref="16addr" data-ref-filename="16addr">addr</a> &amp; <var>0x7fffffff</var>);</td></tr>
<tr><th id="189">189</th><td>	<a class="macro" href="radeon.h.html#2615" title="r100_mm_wreg(rdev, (0x20038), (size), 0)" data-ref="_M/WREG32">WREG32</a>(<a class="macro" href="cikd.h.html#2116" title="0x20038" data-ref="_M/VCE_VCPU_CACHE_SIZE2">VCE_VCPU_CACHE_SIZE2</a>, <a class="local col7 ref" href="#17size" title='size' data-ref="17size" data-ref-filename="17size">size</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x21474), 0); tmp_ &amp;= (~0x100); tmp_ |= ((0x0) &amp; ~(~0x100)); r100_mm_wreg(rdev, (0x21474), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2138" title="0x21474" data-ref="_M/VCE_LMI_CTRL2">VCE_LMI_CTRL2</a>, <var>0x0</var>, ~<var>0x100</var>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>	<a class="macro" href="radeon.h.html#2641" title="do { uint32_t tmp_ = r100_mm_rreg(rdev, (0x21300), 0); tmp_ &amp;= (~(1 &lt;&lt; 3)); tmp_ |= (((1 &lt;&lt; 3)) &amp; ~(~(1 &lt;&lt; 3))); r100_mm_wreg(rdev, (0x21300), (tmp_), 0); } while (0)" data-ref="_M/WREG32_P">WREG32_P</a>(<a class="macro" href="cikd.h.html#2135" title="0x21300" data-ref="_M/VCE_SYS_INT_EN">VCE_SYS_INT_EN</a>, <a class="macro" href="cikd.h.html#2136" title="(1 &lt;&lt; 3)" data-ref="_M/VCE_SYS_INT_TRAP_INTERRUPT_EN">VCE_SYS_INT_TRAP_INTERRUPT_EN</a>,</td></tr>
<tr><th id="194">194</th><td>		 ~<a class="macro" href="cikd.h.html#2136" title="(1 &lt;&lt; 3)" data-ref="_M/VCE_SYS_INT_TRAP_INTERRUPT_EN">VCE_SYS_INT_TRAP_INTERRUPT_EN</a>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>	<a class="tu ref fn" href="#vce_v2_0_init_cg" title='vce_v2_0_init_cg' data-use='c' data-ref="vce_v2_0_init_cg" data-ref-filename="vce_v2_0_init_cg">vce_v2_0_init_cg</a>(<a class="local col5 ref" href="#15rdev" title='rdev' data-ref="15rdev" data-ref-filename="15rdev">rdev</a>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
