Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 16:02:24 2022
| Host         : DESKTOP-O778VJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file USR_BD_timing_summary_routed.rpt -pb USR_BD_timing_summary_routed.pb -rpx USR_BD_timing_summary_routed.rpx -warn_on_violation
| Design       : USR_BD
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DFRQ/cnt_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USR4/Q_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 3.978ns (57.764%)  route 2.908ns (42.236%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[3]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  USR4/Q_temp_reg[3]/Q
                         net (fo=2, routed)           2.908     3.364    Q_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     6.886 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.886    Q[3]
    F2                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USR4/Q_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 3.976ns (58.615%)  route 2.807ns (41.385%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  USR4/Q_temp_reg[1]/Q
                         net (fo=3, routed)           2.807     3.263    Q_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     6.783 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.783    Q[1]
    G2                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USR4/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 3.979ns (58.914%)  route 2.775ns (41.086%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[2]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  USR4/Q_temp_reg[2]/Q
                         net (fo=3, routed)           2.775     3.231    Q_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     6.753 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.753    Q[2]
    F1                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USR4/Q_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 3.976ns (59.123%)  route 2.749ns (40.877%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  USR4/Q_temp_reg[0]/Q
                         net (fo=2, routed)           2.749     3.205    Q_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     6.725 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.725    Q[0]
    G1                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.483%)  route 2.974ns (79.517%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.051     3.740    DFRQ/clear
    SLICE_X64Y24         FDRE                                         r  DFRQ/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.483%)  route 2.974ns (79.517%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.051     3.740    DFRQ/clear
    SLICE_X64Y24         FDRE                                         r  DFRQ/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.483%)  route 2.974ns (79.517%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.051     3.740    DFRQ/clear
    SLICE_X64Y24         FDRE                                         r  DFRQ/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.483%)  route 2.974ns (79.517%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.051     3.740    DFRQ/clear
    SLICE_X64Y24         FDRE                                         r  DFRQ/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 0.766ns (20.743%)  route 2.927ns (79.257%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.004     3.693    DFRQ/clear
    SLICE_X64Y26         FDRE                                         r  DFRQ/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 0.766ns (20.743%)  route 2.927ns (79.257%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     1.197    DFRQ/cnt_reg__0[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.321 r  DFRQ/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.565    DFRQ/cnt[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.689 r  DFRQ/cnt[0]_i_1/O
                         net (fo=28, routed)          1.004     3.693    DFRQ/clear
    SLICE_X64Y26         FDRE                                         r  DFRQ/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USR4/Q_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USR4/Q_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.664%)  route 0.126ns (40.336%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USR4/Q_temp_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    USR4/Q[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     0.312 r  USR4/Q_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    USR4/Q_temp[1]
    SLICE_X65Y24         FDRE                                         r  USR4/Q_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USR4/Q_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USR4/Q_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USR4/Q_temp_reg[1]/Q
                         net (fo=3, routed)           0.170     0.311    USR4/Q[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  USR4/Q_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    USR4/Q_temp[0]
    SLICE_X65Y24         FDRE                                         r  USR4/Q_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USR4/Q_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USR4/Q_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.959%)  route 0.194ns (51.041%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  USR4/Q_temp_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USR4/Q_temp_reg[1]/Q
                         net (fo=3, routed)           0.194     0.335    USR4/Q[1]
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.380 r  USR4/Q_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    USR4/Q_temp[2]
    SLICE_X65Y25         FDRE                                         r  USR4/Q_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[14]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     0.289    DFRQ/cnt_reg__0[14]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DFRQ/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DFRQ/cnt_reg[12]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  DFRQ/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[18]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    DFRQ/cnt_reg__0[18]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DFRQ/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DFRQ/cnt_reg[16]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  DFRQ/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     0.289    DFRQ/cnt_reg__0[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DFRQ/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.399    DFRQ/cnt_reg[0]_i_2_n_5
    SLICE_X64Y20         FDRE                                         r  DFRQ/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[6]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     0.289    DFRQ/cnt_reg__0[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DFRQ/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DFRQ/cnt_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  DFRQ/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[22]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[22]/Q
                         net (fo=2, routed)           0.126     0.290    DFRQ/cnt_reg__0[22]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  DFRQ/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    DFRQ/cnt_reg[20]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  DFRQ/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[10]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    DFRQ/cnt_reg__0[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  DFRQ/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    DFRQ/cnt_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  DFRQ/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[26]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFRQ/cnt_reg[26]/Q
                         net (fo=2, routed)           0.127     0.291    DFRQ/cnt_reg__0[26]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  DFRQ/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    DFRQ/cnt_reg[24]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  DFRQ/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------





