ucliGUI::start /afs/asu.edu/users/c/f/a/cfarnsw2/datamining/data_mining_2mapper/src/simv -ucligui 
set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /afs/asu.edu/users/c/f/a/cfarnsw2/datamining/data_mining_2mapper/src/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD28
set ::dve_fid VPD28
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnptY7kvB
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09_Full64" -sync_file /tmp/vcs_dve_rpc.cfarnsw2.11975}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.cfarnsw2.11975}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
# Begin_DVE_Session_Save_Info
# DVE restart session
# Saved on Sat Nov 26 23:01:11 2016
# Designs open: 1
#   Sim: /afs/asu.edu/users/c/f/a/cfarnsw2/datamining/data_mining_2mapper/src/simv
# Toplevel windows open: 2
# 	TopLevel.1
# 	TopLevel.2
#   Source.1: CONNECT_testbench_sample.i_top_level.i_mkNetwork.net_routers_router_core_8.flitBuffers_3
#   Wave.1: 38 signals
#   Group count = 5
#   Group mapper0 signal count = 13
#   Group mapper1 signal count = 12
#   Group reducer signal count = 8
#   Group input_arb signal count = 5
#   Group Group1 signal count = 1
# End_DVE_Session_Save_Info
# DVE version: K-2015.09_Full64
# DVE build date: Aug 25 2015 21:36:02
#<Session mode="Restart" path=".restartSimSession.tcl" type="Debug">
# Application preferences
#<WindowLayout>
# DVE top-level session
# Create and position top-level window: TopLevel.1
set TopLevel.1 TopLevel.1
# Docked window settings
set HSPane.1 HSPane.1
set Hier.1 Hier.1
set DLPane.1 DLPane.1
set Data.1 Data.1
set Console.1 Console.1
set DriverLoad.1 DriverLoad.1
# MDI window settings
set Source.1 Source.1
# End MDI window settings
# Create and position top-level window: TopLevel.2
set TopLevel.2 TopLevel.2
# Docked window settings
# MDI window settings
set Wave.1 Wave.1
# End MDI window settings
#</WindowLayout>
#<Database>
dump -add { CONNECT_testbench_sample CONNECT_testbench_sample.i_top_level CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_1 CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_2 CONNECT_testbench_sample.i_top_level.i_MapReduceReducer_unq1 CONNECT_testbench_sample.i_top_level.i_mkNetwork CONNECT_testbench_sample.i_top_level.i_noc_input_controller CONNECT_testbench_sample.i_top_level.i_ram_sp_sr_sw CONNECT_testbench_sample.task_send_flit mkInputArbiter mkOutputArbiter mkRouterInputArbitersStatic mkRouterOutputArbitersStatic }  -depth 0 -scope "."
dump -add { CONNECT_testbench_sample CONNECT_testbench_sample.i_top_level CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_0 CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_1 CONNECT_testbench_sample.i_top_level.i_MapReduceReducer_unq1 CONNECT_testbench_sample.i_top_level.i_mkNetwork CONNECT_testbench_sample.i_top_level.i_noc_input_controller CONNECT_testbench_sample.i_top_level.i_ram_sp_sr_sw CONNECT_testbench_sample.task_send_flit mkInputArbiter mkOutputArbiter mkRouterInputArbitersStatic mkRouterOutputArbitersStatic }  -depth 0 -scope "."
#</Database>
# DVE Global setting session:
# Global: Breakpoints
stop -disable -file {/afs/asu.edu/users/c/f/a/cfarnsw2/datamining/data_mining/src/mkInputVCQueues.v}  -line {391}
synopsys::watch -raw
# Global: Bus
# Global: Expressions
# Global: Signal Time Shift
# Global: Signal Compare
# Global: Signal Groups
set _session_group_141 mapper0
set mapper0 "$_session_group_141"
set _session_group_142 mapper1
set mapper1 "$_session_group_142"
set _session_group_143 reducer
set reducer "$_session_group_143"
set _session_group_144 input_arb
set input_arb "$_session_group_144"
set _session_group_145 Group1
set Group1 "$_session_group_145"
# Global: Highlighting
# Global: Stack
# Post database loading setting...
# Save global setting...
# Wave/List view global setting
# Close all empty TopLevel windows
foreach __top [gui_ekki_get_window_ids -type TopLevel] {     if { [llength [gui_ekki_get_window_ids -parent $__top]] == 0} {         gui_close_window -window $__top     } }
# DVE View/pane content session:
# Hier 'Hier.1'
catch {gui_list_expand -id ${Hier.1} CONNECT_testbench_sample}
catch {gui_list_expand -id ${Hier.1} CONNECT_testbench_sample.i_top_level}
catch {gui_list_select -id ${Hier.1} {CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_0}}
ucliGUI::getSignalValues -scope CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_0 -radix {hexadecimal hexadecimal hexadecimal binary binary binary hexadecimal binary binary hexadecimal hexadecimal binary hexadecimal hexadecimal binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal binary } -list {{num_credits[2:0]} {get_credit[1:0]} {put_credits_mapper[1:0]} enable rstn en_put_credits_mapper {flit_out_mapper[70:0]} en_get_credit tail {value[63:0]} {counter[31:0]} clk {key[319:0]} {task_id[31:0]} clear finish read_request write_request {int_key[319:0]} {int_value[31:0]} {read_addr[31:0]} {write_addr[31:0]} {index[3:0]} {word[319:0]} done }
# Data 'Data.1'
catch { gui_list_select -id ${Data.1} {CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_0.counter }}
# DriverLoad 'DriverLoad.1'
# Source 'Source.1'
ucliGUI::getSignalValues -scope CONNECT_testbench_sample.i_top_level.i_mkNetwork.net_routers_router_core_8.flitBuffers_3 -radix {binary binary binary hexadecimal binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal } -list {CLK RST_N enq_fifo_in {enq_data_in[69:0]} EN_enq deq_fifo_out EN_deq {deq[69:0]} {notEmpty[1:0]} {notFull[1:0]} {inputVCQueues_ifc_mf_ifc_new_head$wget[2:0]} {inputVCQueues_ifc_mf_ifc_new_tail$wget[2:0]} {inputVCQueues_ifc_mf_ifc_rdFIFO$wget[1:0]} {inputVCQueues_ifc_mf_ifc_wrFIFO$wget[1:0]} {inputVCQueues_ifc_mf_ifc_heads[2:0]} {inputVCQueues_ifc_mf_ifc_heads$D_IN[2:0]} }
# View 'Wave.1'
set groupExD [gui_get_pref_value -category Wave -key exclusiveSG]
set origWaveHeight [gui_get_pref_value -category Wave -key waveRowHeight]
set origGroupCreationState [gui_list_create_group_when_add -wave]
ucliGUI::getSignalValues -scope CONNECT_testbench_sample.i_top_level.i_mkNetwork.net_routers_router_core_8.flitBuffers_3 -radix {binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary hexadecimal hexadecimal } -list {inputVCQueues_ifc_mf_ifc_wrFIFO_whas_AND_input_ETC___d32 {inputVCQueues_ifc_mf_ifc_rdFIFO$wget[1]} NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d63 {inputVCQueues_ifc_mf_ifc_not_empty_1$D_IN} inputVCQueues_ifc_mf_ifc_wrFIFO_whas_AND_input_ETC___d30 {inputVCQueues_ifc_mf_ifc_not_empty_1$EN} NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d60 {inputVCQueues_ifc_mf_ifc_not_full$D_IN} {inputVCQueues_ifc_mf_ifc_wrFIFO$wget[1]} NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d41 {inputVCQueues_ifc_mf_ifc_not_full$EN} inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_AND_in_ETC___d54 {inputVCQueues_ifc_mf_ifc_not_full_1$D_IN} NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d38 {inputVCQueues_ifc_mf_ifc_not_full_1$EN} inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_AND_in_ETC___d52 {inputVCQueues_ifc_mf_ifc_tails$D_IN[2:0]} {x__h2438[2:0]} }
if {$origGroupCreationState} { 	gui_list_create_group_when_add -wave -enable }
if { $groupExD } {  gui_msg_report -code DVWW028 }
# Restore toplevel window zorder
# The toplevel window could be closed if it has no view/pane
if {[gui_exist_window -window ${TopLevel.1}]} { 	gui_set_active_window -window ${TopLevel.1} 	gui_set_active_window -window ${Source.1} 	gui_set_active_window -window ${DLPane.1} }
if {[gui_exist_window -window ${TopLevel.2}]} { 	gui_set_active_window -window ${TopLevel.2} 	gui_set_active_window -window ${Wave.1} }
#</Session>
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 152215000
set synopsys::env(time) 312055000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope CONNECT_testbench_sample.i_top_level.i_MapReduceMapper_unq1_0 -radix {hexadecimal hexadecimal hexadecimal binary binary binary hexadecimal binary binary hexadecimal hexadecimal binary hexadecimal hexadecimal binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal binary } -list {{num_credits[2:0]} {get_credit[1:0]} {put_credits_mapper[1:0]} enable rstn en_put_credits_mapper {flit_out_mapper[70:0]} en_get_credit tail {value[63:0]} {counter[31:0]} clk {key[319:0]} {task_id[31:0]} clear finish read_request write_request {int_key[319:0]} {int_value[31:0]} {read_addr[31:0]} {write_addr[31:0]} {index[3:0]} {word[319:0]} done }
ucliGUI::getSignalValues -scope CONNECT_testbench_sample.i_top_level.i_mkNetwork.net_routers_router_core_8.flitBuffers_3 -radix {binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary binary hexadecimal hexadecimal binary binary hexadecimal binary hexadecimal binary hexadecimal hexadecimal } -list {inputVCQueues_ifc_mf_ifc_wrFIFO_whas_AND_input_ETC___d32 EN_deq {inputVCQueues_ifc_mf_ifc_rdFIFO$wget[1]} NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d63 {inputVCQueues_ifc_mf_ifc_not_empty_1$D_IN} inputVCQueues_ifc_mf_ifc_wrFIFO_whas_AND_input_ETC___d30 {inputVCQueues_ifc_mf_ifc_not_empty_1$EN} NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d60 {inputVCQueues_ifc_mf_ifc_not_full$D_IN} EN_enq {inputVCQueues_ifc_mf_ifc_wrFIFO$wget[1]} NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d41 {inputVCQueues_ifc_mf_ifc_not_full$EN} inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_AND_in_ETC___d54 {inputVCQueues_ifc_mf_ifc_not_full_1$D_IN} NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d38 {inputVCQueues_ifc_mf_ifc_not_full_1$EN} inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_AND_in_ETC___d52 {inputVCQueues_ifc_mf_ifc_tails$D_IN[2:0]} {x__h2438[2:0]} {inputVCQueues_ifc_mf_ifc_tails$EN} {inputVCQueues_ifc_mf_ifc_wrFIFO$wget[0]} {inputVCQueues_ifc_mf_ifc_tails_1$D_IN[2:0]} {inputVCQueues_ifc_mf_ifc_tails_1$EN} {inputVCQueues_ifc_mf_ifc_fifoMem$ADDR_IN[3:0]} enq_fifo_in {fifoWrPtr__h3541[2:0]} {inputVCQueues_ifc_mf_ifc_fifoMem$ADDR_OUT[3:0]} }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
