<!DOCTYPE html>
<html lang="zh-CN">







<head>
	<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
	
	<style type="text/css">	
	p.me{font-size: 60%}
	div.me{
		line-height: 60%;
		font-size: 60%;
		border-style: solid;
		border-color: #ff0000 #00ff00 #0000ff rgb(250,0,255);
		padding: 3px 2px;
		background-color: lightyellow }
	</style>
	
	<meta charset="utf-8">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<link rel="preconnect" href="//pic.zhih.me">
	<link rel="preconnect" href="//www.googletagmanager.com">
	<link rel="preconnect" href="//zz.bdstatic.com">
	<link rel="preconnect" href="//sp0.baidu.com">
	<link rel="preconnect" href="//www.google-analytics.com">
	<link rel="preconnect" href="//cdn1.lncld.net">
	<link rel="preconnect" href="//unpkg.com">
	<link rel="preconnect" href="//app-router.leancloud.cn">
	<link rel="preconnect" href="//9qpuwspm.api.lncld.net">
	<link rel="preconnect" href="//gravatar.loli.net">
	<link rel="preload" href="https://pic.zhih.me/blog/header.jpg" as="image">

	<title>基本单周期CPU设计 | David Stark</title>

	<meta name="HandheldFriendly" content="True">
	<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
	<meta name="generator" content="hexo">
	<meta name="author" content="David Stark">
	<meta name="description" content="2019年春季学期必修课-计算机组成">

	
	<meta name="keywords" content>
	

	
	<link rel="shortcut icon" href="https://github.com/david990917/Ubuntu/blob/master/assets/img/hanwen.PNG?raw=true">
	<link rel="apple-touch-icon" href="https://github.com/david990917/Ubuntu/blob/master/assets/img/hanwen.PNG?raw=true">
	

	
	<meta name="theme-color" content="#3c484e">
	<meta name="msapplication-TileColor" content="#3c484e">
	

	

	

	<meta property="og:site_name" content="David Stark">
	<meta property="og:type" content="article">
	<meta property="og:title" content="基本单周期CPU设计 | David Stark">
	<meta property="og:description" content="2019年春季学期必修课-计算机组成">
	<meta property="og:url" content="https://starky99.com/single-cpu/">

	
	<meta property="article:published_time" content="2019-09-08T20:09:00+08:00"> 
	<meta property="article:author" content="David Stark">
	<meta property="article:published_first" content="David Stark, /single-cpu/">
	

	
	
	
<link rel="stylesheet" href="/css/allinonecss.min.css">


	
	<script async src="https://www.googletagmanager.com/gtag/js?id=UA-144747730-1"></script>
	<script>
		window.dataLayer = window.dataLayer || [];
		function gtag(){dataLayer.push(arguments);}
		gtag('js', new Date());
		gtag('config', 'UA-144747730-1');
	</script>
	
	
	
<link rel="canonical" href="https://starky99.com/single-cpu/">





</head>
<body class="post-template">
	<div class="site-wrapper">
		




<header class="site-header post-site-header outer">
    <div class="inner">
        
<nav class="site-nav"> 
    <div class="site-nav-left">
        <ul class="nav">
            <li>
                
                <a href="/" title="Home">🏠</a>
                
            </li>
            
            
            <li>
                <a href="/me" title="我🌞">我🌞</a>
            </li>
            
            <li>
                <a href="/tags/love" title="Love💕">Love💕</a>
            </li>
            
            <li>
                <a href="https://github.com/david990917/My-LeetCode-Solutions" target="_blank" rel="noopener" title="我的LeetCode题解✅">我的LeetCode题解✅</a>
            </li>
            
            <li>
                <a href="https://starky99.com/myBlog/" title="我的博客特性😃">我的博客特性😃</a>
            </li>
            
            <li>
                <a href="/storage" title="Storage💎">Storage💎</a>
            </li>
            
            <li>
                <a href="https://s3.console.aws.amazon.com/s3/buckets/starky99/?region=ap-south-1&tab=overview" target="_blank" rel="noopener" title="AWS S3 ☁">AWS S3 ☁</a>
            </li>
            
            <li>
                <a href="/my20" title="MY20👦">MY20👦</a>
            </li>
            
            <li>
                <a href="/my2019" title="MY2019💪">MY2019💪</a>
            </li>
            
			
            
			
        </ul> 
    </div>
    
    <div class="search-button-area">
	
        <a href="#search" class="search-button">Search ...</a>
    </div>
     
    <div class="site-nav-right">
        
        <a href="#search" class="search-button">Search ...</a>
         
        
<div class="social-links">
    
    
    <a class="social-link" title="github" href="https://github.com/david990917" target="_blank" rel="noopener">
        <svg viewbox="0 0 1049 1024" xmlns="http://www.w3.org/2000/svg"><path d="M524.979332 0C234.676191 0 0 234.676191 0 524.979332c0 232.068678 150.366597 428.501342 358.967656 498.035028 26.075132 5.215026 35.636014-11.299224 35.636014-25.205961 0-12.168395-0.869171-53.888607-0.869171-97.347161-146.020741 31.290159-176.441729-62.580318-176.441729-62.580318-23.467619-60.841976-58.234462-76.487055-58.234463-76.487055-47.804409-32.15933 3.476684-32.15933 3.476685-32.15933 53.019436 3.476684 80.83291 53.888607 80.83291 53.888607 46.935238 79.963739 122.553122 57.365291 152.97411 43.458554 4.345855-33.897672 18.252593-57.365291 33.028501-70.402857-116.468925-12.168395-239.022047-57.365291-239.022047-259.012982 0-57.365291 20.860106-104.300529 53.888607-140.805715-5.215026-13.037566-23.467619-66.926173 5.215027-139.067372 0 0 44.327725-13.906737 144.282399 53.888607 41.720212-11.299224 86.917108-17.383422 131.244833-17.383422s89.524621 6.084198 131.244833 17.383422C756.178839 203.386032 800.506564 217.29277 800.506564 217.29277c28.682646 72.1412 10.430053 126.029806 5.215026 139.067372 33.897672 36.505185 53.888607 83.440424 53.888607 140.805715 0 201.64769-122.553122 245.975415-239.891218 259.012982 19.121764 16.514251 35.636014 47.804409 35.636015 97.347161 0 70.402857-0.869171 126.898978-0.869172 144.282399 0 13.906737 9.560882 30.420988 35.636015 25.205961 208.601059-69.533686 358.967656-265.96635 358.967655-498.035028C1049.958663 234.676191 814.413301 0 524.979332 0z"/></svg>
    </a>
    
    
    
    
    
    <a class="social-link" title="bilibili" href="https://space.bilibili.com/49026226" target="_blank" rel="noopener">
        <svg viewbox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg"><path d="M360.896 183.968l-90.912-88.096s-14.208-17.472 9.824-37.248c24.16-19.648 25.376-10.912 33.504-5.472s135.2 130.816 135.2 130.816zm301.952 3.264l90.912-88.096s14.208-17.472-9.824-37.248c-24.032-19.648-25.376-10.912-33.504-5.472s-135.2 130.816-135.2 130.816zM1004 350.336c-3.264-137.984-123.168-164.192-123.168-164.192s-614.336-4.96-742.496 0C10.176 222.304 20 350.336 20 350.336s1.696 274.272-.128 413.12c13.824 138.848 120.864 160.928 120.864 160.928s42.72.864 73.92.864c3.264 8.992 5.696 52.544 54.24 52.544 48.416 0 54.24-52.544 54.24-52.544s354.88-1.696 384.352-1.696c1.696 14.816 8.992 54.976 57.536 54.24 48.416-.864 51.712-57.536 51.712-57.536s16.384-1.696 65.664 0C997.344 898.88 1004 764.192 1004 764.192s-1.568-275.872 0-413.856zm-98.912 439.232c0 21.728-17.248 39.456-38.464 39.456H167.2c-21.248 0-38.464-17.6-38.464-39.456V326.336c0-21.728 17.248-39.456 38.464-39.456h699.424c21.248 0 38.464 17.6 38.464 39.456zM202.4 457.152l205.344-39.456 15.52 77.184-203.648 39.456zm638.976 0l-205.344-39.456-15.648 77.184 203.776 39.456zm-418.08 191.392s45.152 81.312 95.264-26.336c48.416 105.088 101.824 27.904 101.824 27.904l30.336 19.776s-56.672 91.136-131.424 22.208c-63.232 68.928-129.728-21.952-129.728-21.952z"/></svg>
    </a>
	
    
    <a class="social-link" title="zhihu" href="https://www.zhihu.com/people/david990917" target="_blank" rel="noopener">
        <?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<svg version="1.1" id="Layer_1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="32px" height="32px" viewbox="0 0 32 32" enable-background="new 0 0 32 32" xml:space="preserve">  <image id="image0" width="32" height="32" x="0" y="0" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAAAAABWESUoAAAABGdBTUEAALGPC/xhBQAAACBjSFJN
AAB6JgAAgIQAAPoAAACA6AAAdTAAAOpgAAA6mAAAF3CculE8AAAAAmJLR0QA/4ePzL8AAAAJcEhZ
cwAACxMAAAsTAQCanBgAAAAHdElNRQfjBhYSDxAju0XaAAABIklEQVQ4y2NgGF5A3wurMBOMYXWa
F6sCFhgj+982CIONG0L//cTAwMDAwAiV53rBdp2BgYHhf6TZIojIFV0UEwJ4D7124NrGwCDAwLDi
NgMDQyaaVQc+8jIce8LAwMAQ+9+HgYGB4dplFEcaqUV8ZmD5g9uRt2T/MjCw/cSt4AsDAwMD2zc8
3gwVZWAQ/ZjFwHAaezBa/IeBTWiOhJpwQ5OBQeD4ygYGhm/2WK348IGBwZLhzA08ccHA4MBgUIxX
QeR78e4oPAq8dTeE3Z5nw8DAIMzMICbDgq6S+9Z/Uwb194cZYv//D5vz7///y6jyjEv/r2ZgYHA9
zaBddvPft56ysiRUm6b+vyfKwMDAoMPAwFC/SwXDKZ5LygThHB6GYQcAq/1Vz+pfeiUAAAAldEVY
dGRhdGU6Y3JlYXRlADIwMTktMDYtMjNUMDE6MTU6MTYtMDc6MDCq/xEoAAAAJXRFWHRkYXRlOm1v
ZGlmeQAyMDE5LTA2LTIzVDAxOjE1OjE2LTA3OjAw26KplAAAAABJRU5ErkJggg==">
</image></svg>

    </a>
    
    
</div>
    </div>
</nav>
    
	</div>
</header>


<div id="site-main" class="site-main outer" role="main">
    <div class="inner">
        <header class="post-full-header">
            <div class="post-full-meta">
                <time class="post-full-meta-date" datetime="2019-09-08T12:22:44.000Z">
                    2019-09-8
                </time>
                
                <span class="date-divider">/</span>
                
                <a href="/categories/tech/">技术</a>&nbsp;&nbsp;
                
                
            </div>
            <h1 class="post-full-title">基本单周期CPU设计</h1>
        </header>
        <div class="post-full ">
            
            <figure class="post-full-image" style="background-image: url(https://images.pexels.com/photos/2876107/pexels-photo-2876107.jpeg?auto=compress&cs=tinysrgb&dpr=2&h=650&w=940)">
            </figure>
            
            <div class="post-full-content">
                <article id="lightgallery" class="markdown-body">
                    <h2 id="实验目的"><a href="#实验目的" class="headerlink" title="实验目的"></a>实验目的</h2><ol>
<li><p>理解计算机5大组成部分的协调工作原理，理解存储程序自动执行的原理。</p>
</li>
<li><p>掌握运算器、存储器、控制器的设计和实现原理。重点掌握控制器设计原理和实现方法。</p>
</li>
<li><p>掌握I/O端口的设计方法，理解I/O地址空间的设计方法。</p>
</li>
<li><p>会通过设计I/O端口与外部设备进行信息交互。</p>
</li>
</ol>
<h2 id="实验内容"><a href="#实验内容" class="headerlink" title="实验内容"></a>实验内容</h2><ol>
<li><p>采用Verilog HDL 在quartusⅡ 中实现基本的具有20 条MIPS 指令的单周期CPU 设计。</p>
</li>
<li><p>利用实验提供的标准测试程序代码，完成仿真测试。</p>
</li>
<li><p>采用 I/O 统一编址方式，即将输入输出的I/O 地址空间，作为数据存取空间的一部分，实现CPU 与外部设备的输入输出端口设计。实验中可采用高端地址。</p>
</li>
<li><p>利用设计的 I/O 端口，通过lw 指令，输入DE2 实验板上的按键等输入设备信息。即将外部设备状态，读到CPU 内部寄存器。</p>
</li>
<li><p>利用设计的 I/O 端口，通过sw 指令，输出对DE2 实验板上的LED 灯等输出设备的控制信号（或数据信息）。即将对外部设备的控制数据，从CPU 内部的寄存器，写入到外部设备的相应控制寄存器（或可直接连接至外部设备的控制输入信号）。</p>
</li>
<li><p>利用自己编写的程序代码，在自己设计的 CPU 上，实现对板载输入开关或按键的状态输入，并将判别或处理结果，利用板载LED 灯或7 段LED 数码管显示出来。</p>
<p>例如，将一路4bit 二进制输入与另一路4bit 二进制输入相加，利用两组分别2 个LED 数码管以10 进制形式显示“被加数”和“加数”，另外一组LED数码管以10 进制形式显示“和”等。（具体任务形式不做严格规定，同学可自由创意）。</p>
</li>
<li><p>在实验报告中，汇报自己的设计思想和方法；并以汇编语言的形式，提供采用以上自行设计的指令集的作品应用功能的程序设计代码，并提供程序主要流程图。1. 采用Verilog HDL 在quartusⅡ中实现基本的具有20 条MIPS 指令的单周期CPU 设计。</p>
</li>
</ol>
<h2 id="实验器材"><a href="#实验器材" class="headerlink" title="实验器材"></a>实验器材</h2><p>DE1-SOC实验板套件1套<br>万用表 1台<br>示波器 1台</p>
<h2 id="顶层设计"><a href="#顶层设计" class="headerlink" title="顶层设计"></a>顶层设计</h2><p>在sc_computer.v文件中，有如下设计。由I/O、cpu、data memory、instruction memory组成，符合冯诺依曼架构。</p>
<p><img alt="IAS" class="post-img b-lazy" href="/single-cpu/IAS.png" data-src="/single-cpu/IAS.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sc_computer (resetn,mem_clk,in_port0,in_port1,clrn,hex0,hex1,hex2,hex3,hex4,hex5);</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">input</span> resetn,clrn,mem_clk,clrn;</span><br><span class="line">	<span class="keyword">reg</span> clock;</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] in_port0,in_port1;</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc,inst,aluout,memout;</span><br><span class="line">   <span class="keyword">wire</span>        imem_clk,dmem_clk;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] out_port0,out_port1,out_port2;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">6</span>:<span class="number">0</span>] hex0,hex1,hex2,hex3,hex4,hex5;</span><br><span class="line">   <span class="keyword">wire</span>   [<span class="number">31</span>:<span class="number">0</span>] data;</span><br><span class="line">   <span class="keyword">wire</span>          wmem; <span class="comment">// all these "wire"s are used to connect or interface the cpu,dmem,imem and so on.</span></span><br><span class="line">   </span><br><span class="line"> </span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> mem_clk)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~clrn)</span><br><span class="line">			clock &lt;= <span class="number">0</span>;</span><br><span class="line">		clock &lt;= ~clock;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">   sc_cpu cpu (clock,clrn,inst,memout,pc,wmem,aluout,data);          <span class="comment">// CPU module.</span></span><br><span class="line">   sc_instmem  imem (pc,inst,clock,mem_clk,imem_clk);                  <span class="comment">// instruction memory.</span></span><br><span class="line">   sc_datamem  dmem (aluout,data,memout,wmem,clock,mem_clk,dmem_clk,clrn, out_port0,out_port1,out_port2,in_port0,in_port1,mem_dataout,io_read_data ); <span class="comment">// data memory.</span></span><br><span class="line">	</span><br><span class="line">	sevenseg sevenseg0(out_port2[<span class="number">7</span>:<span class="number">4</span>],hex0);</span><br><span class="line">	sevenseg sevenseg1(out_port2[<span class="number">3</span>:<span class="number">0</span>],hex1);</span><br><span class="line">    sevenseg sevenseg2(out_port1[<span class="number">7</span>:<span class="number">4</span>],hex2);</span><br><span class="line">	sevenseg sevenseg3(out_port1[<span class="number">3</span>:<span class="number">0</span>],hex3);</span><br><span class="line">	sevenseg sevenseg4(out_port0[<span class="number">7</span>:<span class="number">4</span>],hex4);</span><br><span class="line">	sevenseg sevenseg5(out_port0[<span class="number">3</span>:<span class="number">0</span>],hex5);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="具体实现"><a href="#具体实现" class="headerlink" title="具体实现"></a>具体实现</h2><h3 id="CPU"><a href="#CPU" class="headerlink" title="CPU"></a>CPU</h3><p>sc_cpu.v中，老师已经给了几乎所有的代码，可以看到单周期CPU设计基本按照下图所示<br><img alt="单周期CPU" class="post-img b-lazy" href="/single-cpu/%E5%8D%95%E5%91%A8%E6%9C%9FCPU.png" data-src="/single-cpu/%E5%8D%95%E5%91%A8%E6%9C%9FCPU.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sc_cpu (clock,resetn,inst,mem,pc,wmem,alu,data);</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst,mem;</span><br><span class="line">   <span class="keyword">input</span> clock,resetn;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] pc,alu,data;</span><br><span class="line">   <span class="keyword">output</span> wmem;</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   p4,bpc,npc,adr,ra,alua,alub,res,alu_mem;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]    aluc;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>]    reg_dest,wn;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    pcsource;</span><br><span class="line">   <span class="keyword">wire</span>          zero,wmem,wreg,regrt,m2reg,shift,aluimm,jal,sext;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   sa = &#123; <span class="number">27'b0</span>, inst[<span class="number">10</span>:<span class="number">6</span>] &#125;; <span class="comment">// extend to 32 bits from sa for shift instruction</span></span><br><span class="line">   <span class="keyword">wire</span>          e = sext &amp; inst[<span class="number">15</span>];          <span class="comment">// positive or negative sign at sext signal</span></span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]   imm = &#123;<span class="number">16</span>&#123;e&#125;&#125;;                <span class="comment">// high 16 sign bit</span></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   offset = &#123;imm[<span class="number">13</span>:<span class="number">0</span>],inst[<span class="number">15</span>:<span class="number">0</span>],<span class="number">1'b0</span>,<span class="number">1'b0</span>&#125;;   <span class="comment">//offset(include sign extend)</span></span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   immediate = &#123;imm,inst[<span class="number">15</span>:<span class="number">0</span>]&#125;; <span class="comment">// sign extend to high 16</span></span><br><span class="line">   </span><br><span class="line">   dff32 ip (npc,clock,resetn,pc);  <span class="comment">// define a D-register for PC</span></span><br><span class="line">   </span><br><span class="line">   </span><br><span class="line">   <span class="keyword">assign</span> p4 = pc + <span class="number">32'h4</span>;       <span class="comment">// modified</span></span><br><span class="line">   <span class="keyword">assign</span> adr = p4 + offset;     <span class="comment">// modified</span></span><br><span class="line">   </span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] jpc = &#123;p4[<span class="number">31</span>:<span class="number">28</span>],inst[<span class="number">25</span>:<span class="number">0</span>],<span class="number">1'b0</span>,<span class="number">1'b0</span>&#125;; <span class="comment">// j address </span></span><br><span class="line">   </span><br><span class="line">   sc_cu cu (inst[<span class="number">31</span>:<span class="number">26</span>],inst[<span class="number">5</span>:<span class="number">0</span>],zero,wmem,wreg,regrt,m2reg,</span><br><span class="line">                        aluc,shift,aluimm,pcsource,jal,sext);</span><br><span class="line">                        </span><br><span class="line">                        </span><br><span class="line">   mux2x32 alu_b (data,immediate,aluimm,alub);</span><br><span class="line">   mux2x32 alu_a (ra,sa,shift,alua);</span><br><span class="line">   mux2x32 result(alu,mem,m2reg,alu_mem);</span><br><span class="line">   mux2x32 link (alu_mem,p4,jal,res);</span><br><span class="line">   mux2x5 reg_wn (inst[<span class="number">15</span>:<span class="number">11</span>],inst[<span class="number">20</span>:<span class="number">16</span>],regrt,reg_dest);</span><br><span class="line">   <span class="keyword">assign</span> wn = reg_dest | &#123;<span class="number">5</span>&#123;jal&#125;&#125;; <span class="comment">// jal: r31 &lt;-- p4;      // 31 or reg_dest</span></span><br><span class="line">   mux4x32 nextpc(p4,adr,ra,jpc,pcsource,npc);</span><br><span class="line">   regfile rf (inst[<span class="number">25</span>:<span class="number">21</span>],inst[<span class="number">20</span>:<span class="number">16</span>],res,wn,wreg,clock,resetn,ra,data);</span><br><span class="line">   alu al_unit (alua,alub,aluc,alu,zero);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="CU"><a href="#CU" class="headerlink" title="CU"></a>CU</h3><p>可以在下图中看到，MIPS指令集分成三种指令，判断三种指令的区别和执行的方式是通过sc_cu.v进行判断</p>
<p><img alt="instruction" class="post-img b-lazy" href="/single-cpu/instruction.png" data-src="/single-cpu/instruction.png"></p>
<p>在cu中，通过利用下图的真值表，完成对控制指令的赋值。</p>
<p><img alt="truthtable" class="post-img b-lazy" href="/single-cpu/truthtable.png" data-src="/single-cpu/truthtable.png"></p>
<p>cu.v的代码如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br></pre></td><td class="code"><pre><span class="line">\instruction<span class="variable">.png</span>)![truthtable](D:\瀚文生活\文文学习\Study\大二下学期\计算机组成\实践课程\瀚文实践\实验\truthtable<span class="variable">.png</span>)<span class="keyword">module</span> sc_cu (op, func, z, wmem, wreg, regrt, m2reg, aluc, shift,</span><br><span class="line">              aluimm, pcsource, jal, sext);</span><br><span class="line">   <span class="keyword">input</span>  [<span class="number">5</span>:<span class="number">0</span>] op,func;</span><br><span class="line">   <span class="keyword">input</span>        z;</span><br><span class="line">   <span class="keyword">output</span>       wreg,regrt,jal,m2reg,shift,aluimm,sext,wmem;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] aluc;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] pcsource;</span><br><span class="line">   <span class="keyword">wire</span> r_type = ~|op;</span><br><span class="line">   <span class="keyword">wire</span> i_add = r_type &amp; func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp; ~func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//100000</span></span><br><span class="line">   <span class="keyword">wire</span> i_sub = r_type &amp; func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp;  func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//100010</span></span><br><span class="line">      </span><br><span class="line">   <span class="comment">//  please complete the deleted code.</span></span><br><span class="line">   </span><br><span class="line">   <span class="keyword">wire</span> i_and =   r_type &amp;  func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                 func[<span class="number">2</span>] &amp; ~func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//100100</span></span><br><span class="line">   <span class="keyword">wire</span> i_or  =  r_type &amp;  func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                 func[<span class="number">2</span>] &amp; ~func[<span class="number">1</span>] &amp;  func[<span class="number">0</span>];          <span class="comment">//100101</span></span><br><span class="line">   <span class="keyword">wire</span> i_xor =  r_type &amp;  func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                 func[<span class="number">2</span>] &amp;  func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//100110</span></span><br><span class="line">   <span class="keyword">wire</span> i_sll =  r_type &amp; ~func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp; ~func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//000000</span></span><br><span class="line">   <span class="keyword">wire</span> i_srl =  r_type &amp; ~func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp;  func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//000010</span></span><br><span class="line">   <span class="keyword">wire</span> i_sra =  r_type &amp; ~func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp; ~func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp;  func[<span class="number">1</span>] &amp;  func[<span class="number">0</span>];          <span class="comment">//000011</span></span><br><span class="line">   <span class="keyword">wire</span> i_jr  =  r_type &amp; ~func[<span class="number">5</span>] &amp; ~func[<span class="number">4</span>] &amp;  func[<span class="number">3</span>] &amp;</span><br><span class="line">                ~func[<span class="number">2</span>] &amp; ~func[<span class="number">1</span>] &amp; ~func[<span class="number">0</span>];          <span class="comment">//001000</span></span><br><span class="line">                </span><br><span class="line">   <span class="keyword">wire</span> i_addi = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp; ~op[<span class="number">2</span>] &amp; ~op[<span class="number">1</span>] &amp; ~op[<span class="number">0</span>]; <span class="comment">//001000</span></span><br><span class="line">   <span class="keyword">wire</span> i_andi = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp; ~op[<span class="number">1</span>] &amp; ~op[<span class="number">0</span>]; <span class="comment">//001100</span></span><br><span class="line">   </span><br><span class="line">   <span class="keyword">wire</span> i_ori  = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp; ~op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//001101</span></span><br><span class="line">   <span class="keyword">wire</span> i_xori = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp; ~op[<span class="number">0</span>]; <span class="comment">//001110  </span></span><br><span class="line">   <span class="keyword">wire</span> i_lw   =  op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp; ~op[<span class="number">3</span>] &amp; ~op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//100011</span></span><br><span class="line">   <span class="keyword">wire</span> i_sw   =  op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp; ~op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//101011</span></span><br><span class="line">   <span class="keyword">wire</span> i_beq  = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp; ~op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp; ~op[<span class="number">1</span>] &amp; ~op[<span class="number">0</span>]; <span class="comment">//000100</span></span><br><span class="line">   <span class="keyword">wire</span> i_bne  = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp; ~op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp; ~op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//000101</span></span><br><span class="line">   <span class="keyword">wire</span> i_lui  = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp;  op[<span class="number">3</span>] &amp;  op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//001111</span></span><br><span class="line">   <span class="keyword">wire</span> i_j    = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp; ~op[<span class="number">3</span>] &amp; ~op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp; ~op[<span class="number">0</span>]; <span class="comment">//000010</span></span><br><span class="line">   <span class="keyword">wire</span> i_jal  = ~op[<span class="number">5</span>] &amp; ~op[<span class="number">4</span>] &amp; ~op[<span class="number">3</span>] &amp; ~op[<span class="number">2</span>] &amp;  op[<span class="number">1</span>] &amp;  op[<span class="number">0</span>]; <span class="comment">//000011</span></span><br><span class="line">   </span><br><span class="line">  </span><br><span class="line">   <span class="keyword">assign</span> pcsource[<span class="number">1</span>] = i_jr | i_j | i_jal;</span><br><span class="line">   <span class="keyword">assign</span> pcsource[<span class="number">0</span>] = ( i_beq &amp; z ) | (i_bne &amp; ~z) | i_j | i_jal ;</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">assign</span> wreg = i_add | i_sub | i_and | i_or   | i_xor  |</span><br><span class="line">                 i_sll | i_srl | i_sra | i_addi | i_andi |</span><br><span class="line">                 i_ori | i_xori | i_lw | i_lui  | i_jal;</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">assign</span> aluc[<span class="number">3</span>] = i_sra;</span><br><span class="line">   <span class="keyword">assign</span> aluc[<span class="number">2</span>] = i_sub | i_or | i_srl | i_sra;</span><br><span class="line">   <span class="keyword">assign</span> aluc[<span class="number">1</span>] = i_xor | i_sll | i_srl | i_sra | i_xori;</span><br><span class="line">   <span class="keyword">assign</span> aluc[<span class="number">0</span>] = i_and | i_or | i_srl | i_sll | i_sra | i_andi | i_ori;</span><br><span class="line">   <span class="keyword">assign</span> shift   = i_sll | i_srl | i_sra ;</span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span> aluimm  = i_addi | i_andi | i_ori | i_xori | i_lw | i_sw | i_lui;</span><br><span class="line">   <span class="keyword">assign</span> sext    = i_addi | i_lw | i_sw | i_beq | i_bne;</span><br><span class="line">   <span class="keyword">assign</span> wmem    = i_sw;</span><br><span class="line">   <span class="keyword">assign</span> m2reg   = i_lw;</span><br><span class="line">   <span class="keyword">assign</span> regrt   = i_addi | i_andi | i_ori | i_xori | i_lw | i_sw;</span><br><span class="line">   <span class="keyword">assign</span> jal     = i_jal;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="ALU"><a href="#ALU" class="headerlink" title="ALU"></a>ALU</h3><p>sc_alu.v通过输入的aluc进行判断，完成算术逻辑单元的操作<br>代码如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> alu (a,b,aluc,s,z);</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,b;</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] aluc;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] s;</span><br><span class="line">   <span class="keyword">output</span>        z;</span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] s;</span><br><span class="line">   <span class="keyword">reg</span>        z;</span><br><span class="line">   <span class="keyword">always</span> @ (a <span class="keyword">or</span> b <span class="keyword">or</span> aluc) </span><br><span class="line">      <span class="keyword">begin</span>                                   <span class="comment">// event</span></span><br><span class="line">         <span class="keyword">casex</span> (aluc)</span><br><span class="line">             <span class="number">4'bx000</span>: s = a + b;              <span class="comment">//x000 ADD</span></span><br><span class="line">             <span class="number">4'bx100</span>: s = a - b;              <span class="comment">//x100 SUB</span></span><br><span class="line">             <span class="number">4'bx001</span>: s = a &amp; b;              <span class="comment">//x001 AND</span></span><br><span class="line">             <span class="number">4'bx101</span>: s = a | b;              <span class="comment">//x101 OR</span></span><br><span class="line">             <span class="number">4'bx010</span>: s = a ^ b;              <span class="comment">//x010 XOR</span></span><br><span class="line">             <span class="number">4'bx110</span>: s = b &lt;&lt; <span class="number">16</span>;            <span class="comment">//x110 LUI: imm &lt;&lt; 16bit             </span></span><br><span class="line">             <span class="number">4'b0011</span>: s = b &lt;&lt; a;             <span class="comment">//0011 SLL: rd &lt;- (rt &lt;&lt; sa)</span></span><br><span class="line">             <span class="number">4'b0111</span>: s = b &gt;&gt; a;             <span class="comment">//0111 SRL: rd &lt;- (rt &gt;&gt; sa) (logical)</span></span><br><span class="line">             <span class="number">4'b1111</span>: s = <span class="built_in">$signed</span>(b) &gt;&gt;&gt; a;   <span class="comment">//1111 SRA: rd &lt;- (rt &gt;&gt; sa) (arithmetic)</span></span><br><span class="line">             <span class="keyword">default</span>: s = <span class="number">0</span>;</span><br><span class="line">         <span class="keyword">endcase</span></span><br><span class="line">         <span class="keyword">if</span> (s == <span class="number">0</span> )  z = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">else</span> z = <span class="number">0</span>;         </span><br><span class="line">      <span class="keyword">end</span>      </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="I-O"><a href="#I-O" class="headerlink" title="I/O"></a>I/O</h3><p>I/O部分采用了实验四的方法，将I/O地址和内存地址统一编址的方法，对于课程实验中RISC风格的类MIPS指令系统，对I/O端口的访问（读：输入来自于外部信号；写：输出到外部的信号），采用同访问MEM一样的lw指令和sw指令，由硬件通过对地址的识别区分，实现对MEM访问和I/O访问的区分。</p>
<p><img alt="IO" class="post-img b-lazy" href="/single-cpu/IO.png" data-src="/single-cpu/IO.png">![IO](</p>
<h2 id="指令设计"><a href="#指令设计" class="headerlink" title="指令设计"></a>指令设计</h2><p>通过汇编器生成mif文件，然后用datamem和instmem分别读取，我实现了add、and、or</p>
<figure class="highlight mips"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">        <span class="keyword">addi	</span>	$<span class="number">1</span>, $<span class="number">0</span>, <span class="number">128</span></span><br><span class="line">        <span class="keyword">addi	</span>	$<span class="number">2</span>, $<span class="number">0</span>, <span class="number">132</span></span><br><span class="line">        <span class="keyword">addi	</span>	$<span class="number">3</span>, $<span class="number">0</span>, <span class="number">136</span></span><br><span class="line">        <span class="keyword">addi </span>		$<span class="number">4</span>, $<span class="number">0</span>, <span class="number">192</span></span><br><span class="line">        <span class="keyword">addi </span>		$<span class="number">5</span>, $<span class="number">0</span>, <span class="number">196</span>	</span><br><span class="line"><span class="symbol">loop:</span>	<span class="keyword">addi </span>		$<span class="number">7</span>, $<span class="number">0</span>, <span class="number">0</span>	</span><br><span class="line">        <span class="keyword">addi </span>		$<span class="number">8</span>, $<span class="number">0</span>, <span class="number">0</span>	</span><br><span class="line">        <span class="keyword">lw </span>		$<span class="number">7</span>, <span class="number">0</span>($<span class="number">4</span>)		</span><br><span class="line">        <span class="keyword">lw	</span>	$<span class="number">8</span>, <span class="number">0</span>($<span class="number">5</span>)		</span><br><span class="line">        <span class="keyword">add	</span>	$<span class="number">9</span>, $<span class="number">7</span>, $<span class="number">8</span>		</span><br><span class="line">        <span class="keyword">or	</span>	$<span class="number">10</span>, $<span class="number">7</span>, $<span class="number">8</span></span><br><span class="line">        <span class="keyword">and	</span>	$<span class="number">11</span>, $<span class="number">7</span>, $<span class="number">8</span>	</span><br><span class="line">        <span class="keyword">sw	</span>	$<span class="number">9</span>, <span class="number">0</span>($<span class="number">1</span>)		</span><br><span class="line">        <span class="keyword">sw	</span>	$<span class="number">10</span>, <span class="number">0</span>($<span class="number">2</span>)</span><br><span class="line">        <span class="keyword">sw	</span>	$<span class="number">11</span>, <span class="number">0</span>($<span class="number">3</span>)	</span><br><span class="line">        <span class="keyword">j	</span>	loop</span><br></pre></td></tr></table></figure>

<h2 id="实验流程和收获"><a href="#实验流程和收获" class="headerlink" title="实验流程和收获"></a>实验流程和收获</h2><p>本次实验是从修改代码入手：修改了alu的代码，使之能够处理基础的运算；修改cu的代码，是指能够理解输入的指令，并输出对应的控制信号；修改sc_computer的代码，布局顶层设计，处理端口的输入输出信息。</p>
<p>接下来使用testbench写测试文件，使用modelsim进行模拟测试。测试CPU的基本功能。</p>
<p>继续修改sc_computer的代码，使之连接到外部的输入输出的设备。</p>
<p>处理io文件，自己修改mif文件，使之实现我们需要的功能。</p>
<h2 id="实验总结"><a href="#实验总结" class="headerlink" title="实验总结"></a>实验总结</h2><p>本次实验我学习了单周期cpu基本的结构，对理论课程上学习到的知识点了解地更加形象，同时也能够较为熟练地应用Verilog语言和 quartusII 实现自己需要的指令。<br>本次实验的难点部分在于从无到有的一个知识体系的构建，从一开始对I/O和汇编语言一头雾水，控制单元的不熟悉，到现在能够明白如何设计以及为什么这样设计cpu，受益匪浅。</p>

                </article>
				
				
					<div class="me">
						<my_post_copyright>
						  <p><span>本文标题: </span><a href="/single-cpu/">基本单周期CPU设计</a></p>
						  <p><span>文章作者: </span><a href="/" title="访问 David Stark 的个人博客">David Stark</a></p>
						  <p><span>发布时间: </span>2019年09月08日 - 20:09</p>
						  <p><span>最后更新: </span>2019年09月10日 - 10:09</p>
						  <p><span id="busuanzi_container_page_pv">本文累计阅读：<span id="busuanzi_value_page_pv"></span></span></p>					  
						  <p><span>原始链接: </span><a href="/single-cpu/" title="基本单周期CPU设计">https://starky99.com/single-cpu/</a></p></my_post_copyright></div>
				
				
				<div>
					
						<div style="text-align:center;color:#787878;font-size:14px;">---本文结束✔感谢阅读---</div>
					
				</div>
                <ul class="tags-postTags">
                    
                    <li>
                        <a href="/tags/%E8%AF%BE%E7%A8%8B/" rel="tag"># 课程</a>
                    </li>
                    
                </ul>
            </div>
        </div>
    </div>

    
    <nav id="gobottom" class="pagination">
        
        <a class="prev-post" title="5段流水线CPU设计" href="/cpu-pipeline/">
            ← 5段流水线CPU设计
        </a>
        
        <span class="prev-next-post">·</span>
        
        <a class="next-post" title="基于Verilog和FPGA的多功能秒表设计" href="/verilog-fpga/">
            基于Verilog和FPGA的多功能秒表设计 →
        </a>
        
    </nav>

    
    <div class="inner">
        <div id="comment"></div>
    </div>
    
</div>

<div class="toc-bar">
    <div class="toc-btn-bar">
        <a href="#site-main" class="toc-btn">
            <svg viewbox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg"><path d="M793.024 710.272a32 32 0 1 0 45.952-44.544l-310.304-320a32 32 0 0 0-46.4 0.48l-297.696 320a32 32 0 0 0 46.848 43.584l274.752-295.328 286.848 295.808z"/></svg>
        </a>
        <div class="toc-btn toc-switch">
            <svg class="toc-open" viewbox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg"><path d="M779.776 480h-387.2a32 32 0 0 0 0 64h387.2a32 32 0 0 0 0-64M779.776 672h-387.2a32 32 0 0 0 0 64h387.2a32 32 0 0 0 0-64M256 288a32 32 0 1 0 0 64 32 32 0 0 0 0-64M392.576 352h387.2a32 32 0 0 0 0-64h-387.2a32 32 0 0 0 0 64M256 480a32 32 0 1 0 0 64 32 32 0 0 0 0-64M256 672a32 32 0 1 0 0 64 32 32 0 0 0 0-64"/></svg>
            <svg class="toc-close hide" viewbox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg"><path d="M512 960c-247.039484 0-448-200.960516-448-448S264.960516 64 512 64 960 264.960516 960 512 759.039484 960 512 960zM512 128.287273c-211.584464 0-383.712727 172.128262-383.712727 383.712727 0 211.551781 172.128262 383.712727 383.712727 383.712727 211.551781 0 383.712727-172.159226 383.712727-383.712727C895.712727 300.415536 723.551781 128.287273 512 128.287273z"/><path d="M557.05545 513.376159l138.367639-136.864185c12.576374-12.416396 12.672705-32.671738 0.25631-45.248112s-32.704421-12.672705-45.248112-0.25631l-138.560301 137.024163-136.447897-136.864185c-12.512727-12.512727-32.735385-12.576374-45.248112-0.063647-12.512727 12.480043-12.54369 32.735385-0.063647 45.248112l136.255235 136.671523-137.376804 135.904314c-12.576374 12.447359-12.672705 32.671738-0.25631 45.248112 6.271845 6.335493 14.496116 9.504099 22.751351 9.504099 8.12794 0 16.25588-3.103239 22.496761-9.247789l137.567746-136.064292 138.687596 139.136568c6.240882 6.271845 14.432469 9.407768 22.65674 9.407768 8.191587 0 16.352211-3.135923 22.591372-9.34412 12.512727-12.480043 12.54369-32.704421 0.063647-45.248112L557.05545 513.376159z"/></svg>
        </div>
        <a href="#gobottom" class="toc-btn">
            <svg viewbox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg"><path d="M231.424 346.208a32 32 0 0 0-46.848 43.584l297.696 320a32 32 0 0 0 46.4 0.48l310.304-320a32 32 0 1 0-45.952-44.544l-286.848 295.808-274.752-295.36z"/></svg>
        </a>
    </div>
    <div class="toc-main">
        <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#实验目的"><span class="toc-text">实验目的</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验内容"><span class="toc-text">实验内容</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验器材"><span class="toc-text">实验器材</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#顶层设计"><span class="toc-text">顶层设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#具体实现"><span class="toc-text">具体实现</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#CPU"><span class="toc-text">CPU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#CU"><span class="toc-text">CU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#ALU"><span class="toc-text">ALU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#I-O"><span class="toc-text">I&#x2F;O</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#指令设计"><span class="toc-text">指令设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验流程和收获"><span class="toc-text">实验流程和收获</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验总结"><span class="toc-text">实验总结</span></a></li></ol>
    </div>
</div>



	</div>
	


<aside class="read-next outer">
    <div class="inner">
        <div class="read-next-feed">
            
            

<article class="read-next-card" style="background-image: url(https://images.pexels.com/photos/2418996/pexels-photo-2418996.jpeg?auto=compress&cs=tinysrgb&dpr=3&h=750&w=1260)">
  <header class="read-next-card-header">
    <small class="read-next-card-header-sitetitle">&mdash; David Stark &mdash;</small>
    <h3 class="read-next-card-header-title">最新文章</h3>
  </header>
  <div class="read-next-divider">
    <svg xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24">
      <path d="M13 14.5s2 3 5 3 5.5-2.463 5.5-5.5S21 6.5 18 6.5c-5 0-7 11-12 11C2.962 17.5.5 15.037.5 12S3 6.5 6 6.5s4.5 3.5 4.5 3.5"/>
    </svg>
  </div>
  <div class="read-next-card-content">
    <ul>
      
      
      
      <li>
        <a href="/interstellar/">星际穿越</a>
      </li>
      
      
      
      <li>
        <a href="/leetcode-python-auto-show/">LeetCode自动展示</a>
      </li>
      
      
      
      <li>
        <a href="/windows-subsystem-ubuntu/">Windows子系统Ubuntu</a>
      </li>
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    </ul>
  </div>
  <footer class="read-next-card-footer">
    <a href="/archives">  MORE  → </a>
  </footer>
</article>

            
            
            

<article class="read-next-card" style="background-image: url(https://images.pexels.com/photos/2418996/pexels-photo-2418996.jpeg?auto=compress&cs=tinysrgb&dpr=3&h=750&w=1260)">
    <header class="read-next-card-header tagcloud-card">
        <h3 class="read-next-card-header-title">分类</h3>
    </header>
    <div class="read-next-card-content">
        <ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/python/">Python</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/tech/">技术</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/words/">文字</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/algorithm/">算法</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/%E8%A7%82%E5%BD%B1/">观影</a></li></ul>
    </div>
</article>


            
            
            

<article class="read-next-card" style="background-image: url(https://images.pexels.com/photos/2418996/pexels-photo-2418996.jpeg?auto=compress&cs=tinysrgb&dpr=3&h=750&w=1260)">
	<header class="read-next-card-header tagcloud-card">
		<h3 class="read-next-card-header-title">标签云</h3>
	</header>
	<div class="read-next-card-content-ext">
		<a href="/tags/C/" style="font-size: 14px;">C++</a> <a href="/tags/Django/" style="font-size: 15.43px;">Django</a> <a href="/tags/Dlib/" style="font-size: 14px;">Dlib</a> <a href="/tags/LeetCode/" style="font-size: 14px;">LeetCode</a> <a href="/tags/ubuntu/" style="font-size: 15.43px;">Ubuntu</a> <a href="/tags/blog/" style="font-size: 18.29px;">blog</a> <a href="/tags/docker/" style="font-size: 16.86px;">docker</a> <a href="/tags/1point3acra/" style="font-size: 16.86px;">一亩三分地</a> <a href="/tags/history/" style="font-size: 14px;">历史</a> <a href="/tags/love/" style="font-size: 18.29px;">恋爱</a> <a href="/tags/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84/" style="font-size: 19.71px;">数据结构</a> <a href="/tags/travel/" style="font-size: 18.29px;">旅行</a> <a href="/tags/summerApply/" style="font-size: 14px;">暑研</a> <a href="/tags/others/" style="font-size: 14px;">杂记</a> <a href="/tags/%E6%AF%8F%E5%A4%A9%E9%83%BD%E5%9C%A8%E8%BF%9B%E6%AD%A5/" style="font-size: 14px;">每天都在进步</a> <a href="/tags/environment/" style="font-size: 16.86px;">环境</a> <a href="/tags/masterApply/" style="font-size: 14px;">研究生申请</a> <a href="/tags/programmer/" style="font-size: 21.14px;">程序员</a> <a href="/tags/america/" style="font-size: 16.86px;">美国</a> <a href="/tags/work/" style="font-size: 16.86px;">职场</a> <a href="/tags/english/" style="font-size: 14px;">英文</a> <a href="/tags/plan/" style="font-size: 14px;">规划</a> <a href="/tags/book/" style="font-size: 22.57px;">读书笔记</a> <a href="/tags/%E8%AF%BE%E7%A8%8B/" style="font-size: 24px;">课程</a> <a href="/tags/%E9%A2%98/" style="font-size: 14px;">题</a> <a href="/tags/soup/" style="font-size: 14px;">鸡汤</a>
	</div>
</article>

            
        </div>
    </div>
</aside>

	




<div id="search" class="search-overlay">
    <div class="search-form">
        
        <img class="search-overlay-logo" src="https://github.com/david990917/Ubuntu/blob/master/assets/img/hanwen.PNG?raw=true" alt="David Stark">
        
        <input id="local-search-input" class="search-input" type="text" name="search" placeholder="搜索 ...">
        <a class="search-overlay-close" href="#"></a>
    </div>
    <div id="local-search-result"></div>
</div>

<footer class="site-footer outer">
	<div class="site-footer-content inner">
		<div class="copyright">
			<a href="/" title="David Stark">David Stark</a>
			&copy; 2021
		</div>
		<nav class="site-footer-nav">
			
			<a href="https://www.zhihu.com/lives/users/5a60f1248f4a9d4c5994ceb0ad681ca1" title="欢迎支持我的知乎Live💗" target="_blank" rel="noopener">欢迎支持我的知乎Live💗</a>
			
		</nav>
	</div>
</footer>
	


<script>if(window.navigator && navigator.serviceWorker) {navigator.serviceWorker.getRegistrations().then(function(registrations) {for(let registration of registrations) {registration.unregister()}})}</script>


<script async src="/js/allinone.min.js" id="scriptLoad"></script>






<script>
    document.getElementById('scriptLoad').addEventListener('load', function () {
        var bLazy = new Blazy()
    })
</script>




<div class="floating-header">
	<div class="floating-header-logo">
        <a href="/" title="David Stark">
			
                <img src="https://github.com/david990917/Ubuntu/blob/master/assets/img/hanwen.PNG?raw=true" alt="David Stark icon">
			
            <span>David Stark</span>
        </a>
    </div>
    <span class="floating-header-divider">&mdash;</span>
    <div class="floating-header-title">基本单周期CPU设计</div>
    <progress class="progress" value="0">
        <span class="progress-container">
            <span class="progress-bar"></span>
        </span>
    </progress>
</div>
<script>
    document.getElementById('scriptLoad').addEventListener('load', function () {
        postProgressBar()
    })
</script>





<script src="/js/lightgallery.min.js"></script>


<link rel="stylesheet" href="/css/lightgallery.min.css">

<script>
    lightGallery(document.getElementById('lightgallery'), {
        selector: '.post-img'
    });
</script>




<script async src="https://cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
<script async src="https://unpkg.com/valine@1.3.4/dist/Valine.min.js"></script>
<script>
    window.addEventListener("load", function() {
        new Valine({
            el: '#comment' ,
            verify: false,
            notify: false,
            appId: '',
            appKey: '',
            placeholder: 'Just go go',
            pageSize: 10,
            avatar: 'mm',
            visitor: true,
        })
    });
</script>





<script>
    document.getElementById('scriptLoad').addEventListener('load', function(){
        searchFunc("/")
    });
</script>





<script>
    document.addEventListener('DOMContentLoaded',function(){
        var bp = document.createElement('script');
        var curProtocol = window.location.protocol.split(':')[0];
        if (curProtocol === 'https') {
            bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';
        }
        else {
            bp.src = 'http://push.zhanzhang.baidu.com/push.js';
        }
        var s = document.getElementsByTagName("script")[0];
        s.parentNode.insertBefore(bp, s);
    });
</script>


</body>
</html>
