# eSPI  Enhanced Serial Peripheral Interface
eSPI (Enhanced Serial Peripheral Interface) æ˜¯é›»è…¦ä¸»æ©Ÿæ¿ä¸Šçš„ã€Œç¥ç¶“ç¸½ç·šã€ï¼Œå®ƒä¸»è¦è² è²¬é€£æ¥ PCH (ä¸»æ§ç«¯/å—æ©‹) èˆ‡ EC/BMC (åµŒå…¥å¼æ§åˆ¶å™¨)ï¼Œè™•ç†é‚£äº›ã€Œé›»è…¦é–‹æ©Ÿå‰ã€ä»¥åŠã€Œç³»çµ±é‹è¡Œä¸­ã€çš„ç‘£ç¢ç®¡ç†ä»»å‹™ã€‚  
eSPI é€éé€šé“åŒ– (Channelization) çš„è¨­è¨ˆï¼Œè®“ PCH (Master) èˆ‡ EC (Slave) èƒ½åœ¨æ¥µå°‘çš„æ¥è…³ä¸‹å®Œæˆ  
<img width="651" height="260" alt="image" src="https://github.com/user-attachments/assets/7800a0f1-3f56-4be6-be1d-2c038e3d085c"/>  
### EC
åœ¨ eSPI é«”ç³»ä¸­ï¼ŒEC é€šå¸¸å……ç•¶ Slave
* è§’è‰²ï¼šè² è²¬ç­†é›»çš„é›»æºç®¡ç†ã€éµç›¤æ§åˆ¶ã€é¢¨æ‰‡è½‰é€ŸåŠé›»æ± ç‹€æ…‹ç›£æ§ã€‚
* é€²åŒ–ï¼šåœ¨ LPC æ™‚ä»£ï¼ŒEC é€éå¤šçµ„å¯¦é«”ç·šè·¯é€£æ¥ PCHï¼›
* åœ¨ eSPI æ™‚ä»£ï¼ŒEC åªéœ€è¦ä¸€çµ„ eSPI ä»‹é¢å³å¯è™•ç†æ‰€æœ‰æºé€šï¼ŒåŒ…å«å–ä»£åŸæœ¬çš„ SMBus å’Œä¸­æ–·ç·šã€‚
### Flash Sharing (MAFS vs. SAFS)
é€™æ˜¯ eSPI æœ€å…·é©å‘½æ€§çš„åŠŸèƒ½ã€‚éå» BIOS Flash é€šå¸¸ç”± PCH æ§åˆ¶ï¼ŒEC Flash ç”± EC æ§åˆ¶ã€‚ç¾åœ¨é›™æ–¹å¯ä»¥ã€Œå…±äº«ã€åŒä¸€é¡† Flash æ™¶ç‰‡ï¼Œåˆ†ç‚ºå…©ç¨®æ¨¡å¼ï¼š
1. MAFS (Master Attached Flash Sharing)
> * å®šç¾©ï¼šFlash æ™¶ç‰‡å¯¦é«”é€£æ¥åœ¨ Master (PCH) ä¸Šã€‚
> * é‹ä½œï¼šEC (Slave) è‹¥éœ€è¦è®€å–è‡ªå·±çš„éŸŒé«”ï¼Œå¿…é ˆé€é eSPI çš„ Flash Access Channel å‘ PCH ç™¼å‡ºè«‹æ±‚ï¼Œç”± PCH ä»£ç‚ºè®€å–å¾Œå†å‚³å› ECã€‚
> * å„ªé»ï¼šç¯€çœæˆæœ¬ï¼Œæ•´å°æ©Ÿå™¨åªéœ€è¦ä¸€é¡† Flash æ™¶ç‰‡
2. SAFS (Slave Attached Flash Sharing)
> * å®šç¾©ï¼šFlash æ™¶ç‰‡å¯¦é«”é€£æ¥åœ¨ Slave (EC) ä¸Šã€‚
> * é‹ä½œï¼šPCH å•Ÿå‹•æ™‚æ‰€éœ€çš„èº«åˆ†è¾¨è­˜æˆ–åˆå§‹åŒ–ä»£ç¢¼ï¼Œéœ€é€é eSPI å‘ EC è«‹æ±‚ç²å–ã€‚
### Flash Channel Controller (MAFCC vs. SAFCC)
é€™æ˜¯ç¡¬é«”å…§éƒ¨çš„é‚è¼¯æ§åˆ¶å–®å…ƒï¼Œè² è²¬è™•ç†ä¸Šè¿° Sharing æ¨¡å¼çš„é€šè¨Šå”å®šï¼š
* MAFCC (Master Attached Flash Channel Controller)ï¼šä½æ–¼ PCH ç«¯ã€‚å®ƒè² è²¬è™•ç†ä¾†è‡ª Slave çš„ã€Œé ç«¯ Flash å­˜å–è¦æ±‚ã€ã€‚å®ƒæœƒåˆ¤æ–·æ¬Šé™ã€ä½å€æ˜ å°„ï¼Œä¸¦æ§åˆ¶å¯¦é«” SPI ä»‹é¢å»è®€å– Flashã€‚
* SAFCC (Slave Attached Flash Channel Controller)ï¼šä½æ–¼ EC ç«¯ã€‚å®ƒè² è²¬å°‡ EC å…§éƒ¨çš„å­˜å–è«‹æ±‚å°è£æˆ eSPI å°åŒ…ç™¼é€çµ¦ Masterï¼Œæˆ–åœ¨ SAFS æ¨¡å¼ä¸‹è™•ç† Master çš„å­˜å–è«‹æ±‚ã€‚
### Out-of-Band (OOB) Channel
é€™æ˜¯ eSPI å››å¤§é€šé“ä¹‹ä¸€ï¼ˆChannel 3ï¼‰ã€‚
* ç”¨é€”ï¼šå–ä»£äº†å‚³çµ±çš„ SMBus ä»‹é¢ã€‚
* åŠŸèƒ½ï¼šå°ˆé–€ç”¨æ–¼æ™¶ç‰‡çµ„é–“çš„ç®¡ç†è³‡è¨Šå‚³è¼¸ã€‚ä¾‹å¦‚ï¼šIntel ME (Management Engine) èˆ‡ EC ä¹‹é–“çš„æºé€šã€‚é€™æ¢é€šé“ç¨ç«‹æ–¼ BIOS/OS çš„è³‡æ–™å‚³è¼¸ï¼Œå³ä½¿ç³»çµ±åœ¨å¾…å‘½ç‹€æ…‹ä¸‹ä¹Ÿèƒ½é‹ä½œã€‚
### Turn-around Cycle (TAR)
é€™æ˜¯ç‰©ç†å±¤ï¼ˆPhysical Layerï¼‰çš„ä¸€å€‹çŸ­æš«æ™‚é–“å€é–“ï¼Œç”¨æ–¼åˆ‡æ›è³‡æ–™ç·šçš„æ§åˆ¶æ¬Šã€‚
* æ©Ÿåˆ¶ï¼šeSPI æ˜¯åŠé›™å·¥ï¼ˆHalf-duplexï¼‰é€šè¨Šï¼ŒMaster èˆ‡ Slave å…±ç”¨è³‡æ–™ç·šã€‚
* å‹•ä½œï¼šç•¶ Master å‚³å®ŒæŒ‡ä»¤å¾Œï¼Œæœƒé‡‹æ”¾è³‡æ–™ç·šæ§åˆ¶æ¬Šï¼Œç­‰å¾… Slave æ¥æ‰‹å›æ‡‰ã€‚é€™æ®µã€Œç„¡äººé©…å‹•ã€æˆ–ã€Œåˆ‡æ›é©…å‹•è€…ã€çš„ç©ºæª”ï¼ˆé€šå¸¸æ˜¯ 2 å€‹ Clockï¼‰å°±ç¨±ç‚º Turn-around Cycleã€‚
* é‡è¦æ€§ï¼šTAR ç¢ºä¿äº†å…©ç«¯ä¸æœƒåŒæ™‚å°é›»è·¯é©…å‹•ï¼Œé¿å…ç™¼ç”Ÿè¨Šè™Ÿç¢°æ’ï¼ˆBus Contentionï¼‰ã€‚
### ğŸ’» LPC vs eSPI æ¶æ§‹æ¯”è¼ƒ
| åŠŸèƒ½é …ç›® | å‚³çµ± LPC åšæ³• | eSPI åšæ³• |
| :--- | :--- | :--- |
| **Flash å­˜å–** | å„è‡ªç¨ç«‹ï¼Œæ¥è…³å¤š | MAFS / SAFS å…±äº«ï¼Œæ¥è…³å°‘ |
| **æ§åˆ¶å™¨é‚è¼¯** | å–®ç´”çš„ç‹€æ…‹æ©Ÿ | MAFCC / SAFCC è¤‡é›œå°åŒ…ç®¡ç† |
| **é »å¤–é€šè¨Š** | é¡å¤–çš„ SMBus ç·šè·¯ | Out-of-Band Channel è™›æ“¬åŒ– |
| **è¨Šè™Ÿåˆ‡æ›** | è¼ƒé•·çš„å»¶é² | Turn-around Cycle ç²¾ç¢ºè¨ˆæ™‚ |  

## Signal Description
### ğŸ”Œ eSPI ä»‹é¢æ¥è…³å®šç¾© (Pin Definition)
> eSPI é€éè™›æ“¬åŒ–é€šé“ï¼Œå¤§å¹…ç¸®æ¸›äº† PCH èˆ‡ EC/BMC ä¹‹é–“çš„å¯¦é«”æ¥è…³éœ€æ±‚ã€‚

| è¨Šè™Ÿ | é¡å‹ | èªªæ˜ |
| :--- | :--- | :--- |
| **CLK** | Input | ç”± PCH æä¾›çš„åŒæ­¥æ™‚è„ˆã€‚ |
| **IO[0:3]** | Bi-dir | é›™å‘è³‡æ–™ç·šã€‚**IO1** æ”¯æ´ x2/x4 æ¨¡å¼ææ˜‡å‚³è¼¸æ•ˆç‡ã€‚ |
| **CS#** | Input | å•Ÿå‹•å‚³è¼¸çš„é¸å–è¨Šè™Ÿã€‚ |
| **Alert#** | Output | (å¯é¸) å¯¦é«”è­¦å‘Šè¨Šè™Ÿï¼Œå–®ä¸€ Slave ä¸‹å»ºè­°æ”¹ç”¨ **In-band** æ¨¡å¼ä»¥ç¯€çœ GPIOã€‚ |

### ESPI Clock(O)
eSPI clock output from the PCH to slave device
### ESPI Data Signal(IO)
è‹±ï¼šESPI Data Signal 1: **Bi-directional** pin used to **transfer data** between the PCH and eSPI slave device.  
ä¸­ï¼šé€™æ ¹é‡è…³æ˜¯ ã€Œé›™å‘å‚³éè³‡æ–™ã€ çš„é€šé“ï¼Œç„¡è«–æ˜¯ PCH è¦å‚³è³‡æ–™çµ¦å¾å±¬è¨­å‚™ï¼ˆSlaveï¼‰ï¼Œé‚„æ˜¯å¾å±¬è¨­å‚™è¦å›å‚³è³‡æ–™çµ¦ PCHï¼Œéƒ½æœƒç”¨åˆ°é€™æ¢ç·šã€‚  
1. **Bi-directional** (é›™å‘)ï¼š é€™ä»£è¡¨ IO1 è…³ä½ä¸¦éå›ºå®šçš„ã€Œè¼¸å…¥ã€æˆ–ã€Œè¼¸å‡ºã€ã€‚åœ¨å‚³è¼¸çš„éç¨‹ä¸­ï¼Œå®ƒæœƒæ ¹æ“šç•¶ä¸‹çš„ æ–¹å‘è½‰æŠ˜ï¼ˆTurn-around Cycleï¼‰ åˆ‡æ›è§’è‰²ï¼š
> * Master å‚³çµ¦ Slaveï¼š PCH é©…å‹•è¨Šè™Ÿï¼ˆOutputï¼‰ï¼ŒSlave æ¥æ”¶ã€‚
> * Slave å‚³çµ¦ Masterï¼š Slave é©…å‹•è¨Šè™Ÿï¼ˆOutputï¼‰ï¼ŒPCH æ¥æ”¶ã€‚
2. **Transfer data** (å‚³è¼¸è³‡æ–™)ï¼š eSPI æ”¯æ´å¤šç¨®è³‡æ–™é »å¯¬æ¨¡å¼ï¼ŒIO1 çš„åƒèˆ‡ç¨‹åº¦å–æ±ºæ–¼ç›®å‰ä½¿ç”¨çš„ Bus Modeï¼š
> * Single I/O Mode (x1)ï¼š åªæœ‰ IO0 å‚³è³‡æ–™ï¼ŒIO1 ä¸»è¦æ˜¯è¼”åŠ©è§’è‰²æˆ–é–’ç½®ã€‚
> * Dual I/O Mode (x2)ï¼š ä½¿ç”¨ IO0 å’Œ IO1 åŒæ™‚å‚³è¼¸ï¼ˆé€Ÿåº¦ç¿»å€ï¼‰ã€‚
> * Quad I/O Mode (x4)ï¼š ä½¿ç”¨ IO0, IO1, IO2, IO3 å››æ ¹ç·šåŒæ™‚å‚³è¼¸ï¼ˆé€Ÿåº¦æœ€é«˜ï¼‰ã€‚
### ESPI Chip Select(O)
è‹±ï¼šESPI Chip Select 0: **Driving CS# signal low** to **select eSPI slave** for the transaction.  
1. **Driving CS# signal low** (æ‹‰ä½è¨Šè™Ÿ)ï¼š åœ¨é–’ç½®ç‹€æ…‹ï¼ˆIdleï¼‰æ™‚ï¼ŒCS# æœƒç¶­æŒåœ¨é«˜é›»ä½ï¼ˆHighï¼‰ã€‚ç•¶ PCH è¦é–‹å§‹è·ŸæŸå€‹ Slave è¬›è©±æ™‚ï¼ŒæœƒæŠŠé€™æ ¹é‡è…³çš„é›»å£“æ‹‰ä½åˆ° 0V (Low)ã€‚é€™å°±åƒæ˜¯åœ¨é»åï¼šã€Œå˜¿ï¼å°±æ˜¯ä½ ï¼Œè«‹æº–å‚™å¥½æ¥æ”¶è³‡æ–™ã€‚ã€
2. **Select eSPI slave** (é¸å–å¾å±¬ç«¯)ï¼š ä¸€å€‹ PCH å¯èƒ½é€£æ¥å¤šå€‹ Slaveï¼ˆé›–ç„¶å¸¸è¦‹æ˜¯ä¸€å€‹ï¼Œä½†è¦ç¯„æ”¯æ´å¤šå€‹ï¼‰ã€‚æ¯å€‹ Slave æœƒæœ‰è‡ªå·±ç¨ç«‹çš„ CS# ç·šè·¯ã€‚
> * CS0# è¢«æ‹‰ä½ï¼šé¸ä¸­ç¬¬ä¸€å€‹ Slaveï¼ˆé€šå¸¸æ˜¯ ECï¼‰ã€‚
> * CS1# è¢«æ‹‰ä½ï¼šé¸ä¸­ç¬¬äºŒå€‹ Slaveï¼ˆå¦‚æœæœ‰ï¼‰ã€‚
3. The transaction (å‚³è¼¸äº‹å‹™/äº¤æ˜“)ï¼š ä»£è¡¨ä¸€æ¬¡å®Œæ•´çš„æ•¸æ“šäº¤æ›éç¨‹ï¼ˆå¾ä¸‹æŒ‡ä»¤åˆ°çµæŸï¼‰ã€‚CS# å¿…é ˆåœ¨æ•´å€‹å‚³è¼¸éç¨‹ä¸­å…¨ç¨‹ç¶­æŒä½é›»ä½ï¼Œç›´åˆ°æœ€å¾Œä¸€å€‹ä½å…ƒå‚³å®Œå¾Œæ‰æœƒæ‹‰å›é«˜é›»ä½ï¼ˆDe-assertï¼‰ã€‚
### ESPI Alert(I)
è‹±ï¼šIf only a single Slave is connected, the eSPI Compatibility Specification requires that the Slave must operate with **in-band Alert# signaling** in order to **free up the GPIO pin** required for the **discrete Alert# pin**  
ä¸­ï¼šç•¶ç³»çµ±ä¸­åªæœ‰ä¸€å€‹ eSPI Slaveï¼ˆä¾‹å¦‚åªæœ‰ä¸€é¡† ECï¼‰æ™‚ï¼Œä¸å‡†ä½¿ç”¨å¯¦é«”ç·šè·¯ä¾†å‚³é€ Alert# è¨Šè™Ÿï¼Œå¿…é ˆæ”¹ç”¨ã€Œè™›æ“¬ï¼ˆå…§å»ºï¼‰ã€çš„è¨Šè™Ÿå‚³è¼¸ã€‚
1. **Discrete Alert# pin** (å¯¦é«”æ¥è…³)ï¼š åŸæœ¬ eSPI é™¤äº†ä¸»è¦çš„è³‡æ–™ç·šå’Œæ™‚è„ˆç·šå¤–ï¼Œé‚„æœ‰ä¸€æ ¹ç¨ç«‹çš„ ALRT# æ¥è…³ï¼Œå°ˆé–€è®“ Slaveï¼ˆå¾å±¬ç«¯ï¼‰ç”¨ä¾†ä¸»å‹•å«é†’ Masterï¼ˆä¸»æ§ç«¯ï¼‰æˆ–æ˜¯è«‹æ±‚æ³¨æ„ã€‚
2. **In-band Alert# signaling** (é »å…§è¨Šè™Ÿ)ï¼š é€™æ˜¯ eSPI çš„é»‘ç§‘æŠ€ã€‚å®ƒä¸éœ€è¦é‚£æ ¹å¯¦é«”çš„ ALRT# æ¥è…³ï¼Œè€Œæ˜¯ç›´æ¥åœ¨åŸæœ¬çš„ Data Line (IO0) ä¸Šï¼Œé€éç‰¹å®šçš„é›»æ°£ç‰¹æ€§ï¼ˆä¾‹å¦‚åœ¨æ™‚è„ˆåœæ­¢æ™‚æ‹‰ä½è³‡æ–™ç·šï¼‰ä¾†å‚³éè­¦å‘Šè¨Šæ¯ã€‚
3. **Free up the GPIO pin** (é‡‹æ”¾ GPIO æ¥è…³)ï¼š æ—¢ç„¶è¨Šè™Ÿå·²ç¶“èµ°è³‡æ–™ç·šäº†ï¼ŒåŸæœ¬é ç•™çµ¦ ALRT# çš„é‚£æ ¹å¯¦é«”æ¥è…³å°±å¯ä»¥çœä¸‹ä¾†ï¼Œè®“ PCH æˆ– EC å»åšåˆ¥çš„äº‹ï¼ˆç•¶æˆä¸€èˆ¬çš„ GPIO ä½¿ç”¨ï¼‰ã€‚
#### eSPI å‚³è¼¸çš„æ¨™æº–æ™‚åº
ç•¶ PCH è¦ç™¼èµ·ä¸€å€‹å‹•ä½œæ™‚ï¼Œç¡¬é«”ä¸Šçš„å‹•ä½œé †åºå¦‚ä¸‹ï¼š
1. é¸å–ï¼š PCH å°‡ CS# æ‹‰ä½ã€‚
2. åŒæ­¥ï¼š PCH é–‹å§‹é€å‡º CLK (Clock)ã€‚
3. å‚³è¼¸ï¼š PCH èˆ‡ Slave é€é IO[0:3] äº¤æ›è³‡æ–™ã€‚
4. çµæŸï¼š PCH åœæ­¢ CLKï¼Œä¸¦å°‡ CS# æ‹‰å›é«˜é›»ä½

(An eSPI transaction consists of a Command phase driven by the master, a TAR phase, and a Response phase driven by the slave)
<img width="767" height="215" alt="image" src="https://github.com/user-attachments/assets/1cbf6479-7f8d-4772-9e4a-bfbfe3ad098e" />

| å‹•ä½œæ–¹å‘ | é©…å‹•è³‡æ–™ (Drive) | å–æ¨£è³‡æ–™ (Sample) |
|:---|:---|:---|
|**PCH å‚³çµ¦ Slave**|ä¸‹é™æ²¿ (Falling Edge)|ä¸Šå‡æ²¿ (Rising Edge)|
|**Slave å‚³çµ¦ PCH**|ä¸‹é™æ²¿ (Falling Edge)|ä¸‹é™æ²¿ (Falling Edge)|

**The serial clock must be low at the assertion edge of the CS# while ESPI_RESET# has been de-asserte.** The first data is driven out from the PCH while the serial clock is still low and sampled on the rising edge of the clock by the slave. **Subsequent data is driven on the falling edge of the clock from the PCH and sampled on the rising edge of the clock by the slave.** Data from the slave is driven out on the falling edge of the clock and is sampled on a falling edge of the clock by the PCH.  
### ğŸ“¦ è³‡æ–™å‚³è¼¸å–®ä½ 
eSPI å”è­°å¼·åˆ¶è¦æ±‚æ•¸æ“šå‚³è¼¸çš„å°é½Šï¼š  
eStandard Alignment  
* æ‰€æœ‰ Transaction å¿…é ˆç‚º **8-bit (1 Byte)** çš„å€æ•¸ã€‚(All transactions on eSPI are in eight bit multiples.)
* ç³»çµ±ä¸æ”¯æŒéå­—ç¯€å°é½Š (Non-byte aligned) çš„å‚³è¼¸ã€‚  

Bus Mode vs Clocks per Byte
* **Single Mode (x1):** 8 clocks per byte.
* **Dual Mode (x2):** 4 clocks per byte.
* **Quad Mode (x4):** 2 clocks per byte.
#### WAIT State from eSPI Slave
è‹±ï¼šThere are situations when the slave cannot predict the length of the command packet from the master (PCH). For non-posted transactions, the slave is allowed to respond with a limited number of WAIT states. A WAIT state is a one byte response code. They must be the first set of response bytes from the slave after the TAR cycles.  
ä¸­ï¼šåœ¨æŸäº›æƒ…æ³ä¸‹ï¼Œå¾å±¬ç«¯ (Slave) ç„¡æ³•é çŸ¥ä¾†è‡ªå°ç«¯ (Master/PCH) æŒ‡ä»¤å°åŒ…çš„é•·åº¦ã€‚å°æ–¼ã€éå³ç™¼æ€§äº¤æ˜“ (Non-posted transactions)ã€ï¼Œå¾å±¬ç«¯è¢«å…è¨±å›å‚³æœ‰é™æ•¸é‡çš„ WAIT ç‹€æ…‹ (WAIT states) ä½œç‚ºå›æ‡‰ã€‚ã€ŒWAIT ç‹€æ…‹æ˜¯ä¸€ç¨® 1 ä½å…ƒçµ„ (1 Byte) çš„å›æ‡‰ç¢¼ã€‚åœ¨å‘¨è½‰é€±æœŸ (TAR cycles) çµæŸå¾Œï¼Œå®ƒå€‘å¿…é ˆæ˜¯å¾å±¬ç«¯ç™¼å‡ºçš„ç¬¬ä¸€çµ„å›æ‡‰ä½å…ƒçµ„ã€‚ã€






