{"hier": {
  "type": "module",
  "name": "tb_top",
  "submodname": "tb_top",
  "hier": "tb_top",
  "scopes": [
    {
      "type": "module",
      "name": "rvtop",
      "submodname": "swerv_wrapper",
      "hier": "tb_top.rvtop",
      "scopes": [
        {
          "type": "module",
          "name": "swerv",
          "submodname": "swerv",
          "hier": "tb_top.rvtop.swerv",
          "scopes": [
            {"type": "module", "name": "free_cg", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.free_cg"},
            {"type": "module", "name": "active_cg", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.active_cg"},
            {
              "type": "module",
              "name": "dbg",
              "submodname": "dbg",
              "hier": "tb_top.rvtop.swerv.dbg",
              "scopes": [
                {"type": "module", "name": "dbg_free_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dbg.dbg_free_cgc"},
                {"type": "module", "name": "sb_free_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dbg.sb_free_cgc"},
                {
                  "type": "module",
                  "name": "sbcs_sbbusyerror_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbbusyerror_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbbusyerror_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sbcs_sbbusy_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbbusy_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbbusy_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sbcs_sbreadonaddr_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbreadonaddr_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.sbcs_sbreadonaddr_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sbcs_misc_reg",
                  "submodname": "rvdffs__W5",
                  "hier": "tb_top.rvtop.swerv.dbg.sbcs_misc_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.dbg.sbcs_misc_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sbcs_error_reg",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dbg.sbcs_error_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dbg.sbcs_error_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "dbg_sbdata0_reg",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata0_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata0_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata0_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dbg_sbdata1_reg",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata1_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata1_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dbg_sbdata1_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dbg_sbaddress0_reg",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_sbaddress0_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dbg.dbg_sbaddress0_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dbg_sbaddress0_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dmcontrolff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.dbg.dmcontrolff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dbg.dmcontrolff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "dmcontrol_dmactive_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.dmcontrol_dmactive_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmcontrol_dmactive_ff.dffs"}]
                },
                {"type": "module", "name": "dmcontrol_wrenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmcontrol_wrenff"},
                {
                  "type": "module",
                  "name": "dmstatus_resumeack_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.dmstatus_resumeack_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmstatus_resumeack_reg.dffs"}]
                },
                {"type": "module", "name": "dmstatus_halted_reg", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmstatus_halted_reg"},
                {
                  "type": "module",
                  "name": "dmstatus_haveresetn_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.dmstatus_haveresetn_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmstatus_haveresetn_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "dmabstractcs_busy_reg",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.dmabstractcs_busy_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.dmabstractcs_busy_reg.dffs"}]
                },
                {"type": "module", "name": "dmabstractcs_error_reg", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dbg.dmabstractcs_error_reg"},
                {
                  "type": "module",
                  "name": "dbg_abstractauto_reg",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_abstractauto_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dbg.dbg_abstractauto_reg.dffs"}]
                },
                {"type": "module", "name": "execute_commandff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.execute_commandff"},
                {
                  "type": "module",
                  "name": "dmcommand_reg",
                  "submodname": "rvdffe__W10",
                  "hier": "tb_top.rvtop.swerv.dbg.dmcommand_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W10",
                    "hier": "tb_top.rvtop.swerv.dbg.dmcommand_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dbg.dmcommand_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dmcommand_regno_reg",
                  "submodname": "rvdffe__W10",
                  "hier": "tb_top.rvtop.swerv.dbg.dmcommand_regno_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W10",
                    "hier": "tb_top.rvtop.swerv.dbg.dmcommand_regno_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dbg.dmcommand_regno_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dbg_data0_reg",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_data0_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dbg.dbg_data0_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dbg_data0_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dbg_data1_reg",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_data1_reg",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dbg.dbg_data1_reg.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dbg_data1_reg.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "sb_abmem_cmd_doneff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.sb_abmem_cmd_doneff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.sb_abmem_cmd_doneff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sb_abmem_data_doneff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.sb_abmem_data_doneff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.sb_abmem_data_doneff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "dbg_state_reg",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.dbg.dbg_state_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dbg.dbg_state_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "dmi_rddata_reg",
                  "submodname": "rvdffs__W20",
                  "hier": "tb_top.rvtop.swerv.dbg.dmi_rddata_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dbg.dmi_rddata_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "sb_state_reg",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.dbg.sb_state_reg",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dbg.sb_state_reg.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_bresp_ff",
                  "submodname": "rvdff_fpga__W2",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_bresp_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs__W2",
                    "hier": "tb_top.rvtop.swerv.dbg.axi_bresp_ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dbg.axi_bresp_ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "axi_rresp_ff",
                  "submodname": "rvdff_fpga__W2",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_rresp_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs__W2",
                    "hier": "tb_top.rvtop.swerv.dbg.axi_rresp_ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dbg.axi_rresp_ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "axi_awvalid_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_awvalid_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_awvalid_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_awready_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_awready_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_awready_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_wvalid_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_wvalid_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_wvalid_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_wready_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_wready_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_wready_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_arvalid_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_arvalid_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_arvalid_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_arready_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_arready_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_arready_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_bvalid_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_bvalid_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_bvalid_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_bready_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_bready_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_bready_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_rvalid_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_rvalid_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_rvalid_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "axi_rready_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dbg.axi_rready_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dbg.axi_rready_ff.dffs"}]
                }
              ]
            },
            {
              "type": "module",
              "name": "ifu",
              "submodname": "ifu",
              "hier": "tb_top.rvtop.swerv.ifu",
              "scopes": [
                {
                  "type": "module",
                  "name": "ifc",
                  "submodname": "ifu_ifc_ctl",
                  "hier": "tb_top.rvtop.swerv.ifu.ifc",
                  "scopes": [
                    {"type": "module", "name": "ifu_fa2_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.ifu.ifc.ifu_fa2_cgc"},
                    {"type": "module", "name": "reset_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.ifc.reset_ff"},
                    {"type": "module", "name": "ran_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.ifc.ran_ff"},
                    {
                      "type": "module",
                      "name": "faddmiss_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.ifc.faddmiss_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.ifc.faddmiss_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.ifc.faddmiss_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "fsm_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.ifc.fsm_ff"},
                    {"type": "module", "name": "fbwrite_ff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.ifu.ifc.fbwrite_ff"},
                    {"type": "module", "name": "req_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.ifc.req_ff"},
                    {
                      "type": "module",
                      "name": "faddrf1_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.ifc.faddrf1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.ifc.faddrf1_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.ifc.faddrf1_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "faddrf2_ff", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.ifc.faddrf2_ff"},
                    {"type": "module", "name": "iccrit_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.ifc.iccrit_ff"},
                    {"type": "module", "name": "iccm_rangecheck", "submodname": "rvrangecheck__Cee000000_CB200", "hier": "tb_top.rvtop.swerv.ifu.ifc.iccm_rangecheck"}
                  ]
                },
                {
                  "type": "module",
                  "name": "aln",
                  "submodname": "ifu_aln_ctl",
                  "hier": "tb_top.rvtop.swerv.ifu.aln",
                  "scopes": [
                    {"type": "module", "name": "wrpff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.aln.wrpff"},
                    {"type": "module", "name": "rdpff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.aln.rdpff"},
                    {"type": "module", "name": "q2offsetff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.aln.q2offsetff"},
                    {"type": "module", "name": "q1offsetff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.aln.q1offsetff"},
                    {"type": "module", "name": "q0offsetff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.aln.q0offsetff"},
                    {
                      "type": "module",
                      "name": "misc2ff",
                      "submodname": "rvdffe__W33",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.misc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W33",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.misc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W33", "hier": "tb_top.rvtop.swerv.ifu.aln.misc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "misc1ff",
                      "submodname": "rvdffe__W33",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.misc1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W33",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.misc1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W33", "hier": "tb_top.rvtop.swerv.ifu.aln.misc1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "misc0ff",
                      "submodname": "rvdffe__W33",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.misc0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W33",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.misc0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W33", "hier": "tb_top.rvtop.swerv.ifu.aln.misc0ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brdata2ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.brdata2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.brdata2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.aln.brdata2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brdata1ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.brdata1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.brdata1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.aln.brdata1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brdata0ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.brdata0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.brdata0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.aln.brdata0ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "f2pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.f2pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.f2pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.aln.f2pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "f1pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.f1pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.f1pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.aln.f1pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "f0pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.f0pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.f0pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.aln.f0pcff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "f2valff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.f2valff"},
                    {"type": "module", "name": "f1valff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.f1valff"},
                    {"type": "module", "name": "f0valff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.f0valff"},
                    {
                      "type": "module",
                      "name": "q2parityff",
                      "submodname": "rvdffe__W8",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q2parityff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W8",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q2parityff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.q2parityff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "q1parityff",
                      "submodname": "rvdffe__W8",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q1parityff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W8",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q1parityff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.q1parityff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "q0parityff",
                      "submodname": "rvdffe__W8",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q0parityff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W8",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q0parityff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.ifu.aln.q0parityff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "q2ff",
                      "submodname": "rvdffe__W80",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W80",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W80", "hier": "tb_top.rvtop.swerv.ifu.aln.q2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "q1ff",
                      "submodname": "rvdffe__W80",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W80",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W80", "hier": "tb_top.rvtop.swerv.ifu.aln.q1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "q0ff",
                      "submodname": "rvdffe__W80",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.q0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W80",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.q0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W80", "hier": "tb_top.rvtop.swerv.ifu.aln.q0ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "pchk", "submodname": "rveven_paritycheck", "hier": "tb_top.rvtop.swerv.ifu.aln.pchk"},
                    {"type": "module", "name": "pchk", "submodname": "rveven_paritycheck", "hier": "tb_top.rvtop.swerv.ifu.aln.pchk"},
                    {"type": "module", "name": "pchk", "submodname": "rveven_paritycheck", "hier": "tb_top.rvtop.swerv.ifu.aln.pchk"},
                    {"type": "module", "name": "pchk", "submodname": "rveven_paritycheck", "hier": "tb_top.rvtop.swerv.ifu.aln.pchk"},
                    {"type": "module", "name": "firsthash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.firsthash"},
                    {"type": "module", "name": "secondhash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.secondhash"},
                    {"type": "module", "name": "thirdhash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.thirdhash"},
                    {"type": "module", "name": "fourthhash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.fourthhash"},
                    {"type": "module", "name": "first_brhash", "submodname": "rvbtb_tag_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.first_brhash"},
                    {"type": "module", "name": "second_brhash", "submodname": "rvbtb_tag_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.second_brhash"},
                    {"type": "module", "name": "third_brhash", "submodname": "rvbtb_tag_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.third_brhash"},
                    {"type": "module", "name": "fourth_brhash", "submodname": "rvbtb_tag_hash", "hier": "tb_top.rvtop.swerv.ifu.aln.fourth_brhash"},
                    {
                      "type": "module",
                      "name": "illegal_any_ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.ifu.aln.illegal_any_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.ifu.aln.illegal_any_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.ifu.aln.illegal_any_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "illegal_lockout_any_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.aln.illegal_lockout_any_ff"},
                    {"type": "module", "name": "compress0", "submodname": "ifu_compress_ctl", "hier": "tb_top.rvtop.swerv.ifu.aln.compress0"},
                    {"type": "module", "name": "compress1", "submodname": "ifu_compress_ctl", "hier": "tb_top.rvtop.swerv.ifu.aln.compress1"},
                    {"type": "module", "name": "compress2", "submodname": "ifu_compress_ctl", "hier": "tb_top.rvtop.swerv.ifu.aln.compress2"}
                  ]
                },
                {
                  "type": "module",
                  "name": "bp",
                  "submodname": "ifu_bp_ctl",
                  "hier": "tb_top.rvtop.swerv.ifu.bp",
                  "scopes": [
                    {"type": "module", "name": "f1hash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.f1hash"},
                    {"type": "module", "name": "f2hash", "submodname": "rvbtb_addr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.f2hash"},
                    {"type": "module", "name": "coll_ff", "submodname": "rvdff__Wd", "hier": "tb_top.rvtop.swerv.ifu.bp.coll_ff"},
                    {
                      "type": "module",
                      "name": "btb_lru_ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_lru_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_lru_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_lru_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "fetchghr", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.ifu.bp.fetchghr"},
                    {
                      "type": "module",
                      "name": "faddrf2_ff",
                      "submodname": "rvdffe__W1c",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.faddrf2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1c",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.faddrf2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1c", "hier": "tb_top.rvtop.swerv.ifu.bp.faddrf2_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "predtgt_addr", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.ifu.bp.predtgt_addr"},
                    {"type": "module", "name": "rs_addr", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.ifu.bp.rs_addr"},
                    {
                      "type": "module",
                      "name": "rets_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "rets_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "rets_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "rets_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.bp.rets_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "rdtagf1", "submodname": "rvbtb_tag_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.rdtagf1"},
                    {"type": "module", "name": "rdtagf", "submodname": "rvdff__W9", "hier": "tb_top.rvtop.swerv.ifu.bp.rdtagf"},
                    {"type": "module", "name": "mpghrhs", "submodname": "rvbtb_ghr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.mpghrhs"},
                    {"type": "module", "name": "br0ghrhs", "submodname": "rvbtb_ghr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.br0ghrhs"},
                    {"type": "module", "name": "br1ghrhs", "submodname": "rvbtb_ghr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.br1ghrhs"},
                    {"type": "module", "name": "fghrhs", "submodname": "rvbtb_ghr_hash", "hier": "tb_top.rvtop.swerv.ifu.bp.fghrhs"},
                    {
                      "type": "module",
                      "name": "btb_bank0_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way0",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way1",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way0_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way0_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way0_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way0_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way0_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way0_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way0_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way0_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank0_way1_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank0_way1_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank1_way1_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank1_way1_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank2_way1_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank2_way1_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "btb_bank3_way1_data_out",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1_data_out",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1_data_out.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.ifu.bp.btb_bank3_way1_data_out.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_bank",
                      "submodname": "rvdffs_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_bank.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bht_dataoutf",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.ifu.bp.bht_dataoutf",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.ifu.bp.bht_dataoutf.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.ifu.bp.bht_dataoutf.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "mem_ctl",
                  "submodname": "ifu_mem_ctl",
                  "hier": "tb_top.rvtop.swerv.ifu.mem_ctl",
                  "scopes": [
                    {"type": "module", "name": "dma_iccm_req_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.dma_iccm_req_ff"},
                    {
                      "type": "module",
                      "name": "miss_state_ff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.miss_state_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.miss_state_ff.dffs"}]
                    },
                    {"type": "module", "name": "reset_ic_f", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.reset_ic_f"},
                    {"type": "module", "name": "uncache_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.uncache_ff"},
                    {
                      "type": "module",
                      "name": "ifu_fetch_addr_f2_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_fetch_addr_f2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_fetch_addr_f2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_fetch_addr_f2_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "unc_miss_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.unc_miss_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.unc_miss_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.unc_miss_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mb_rep_wayf2_ff",
                      "submodname": "rvdff_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_rep_wayf2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_rep_wayf2_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_rep_wayf2_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mb_tagv_ff",
                      "submodname": "rvdff_fpga__W4",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_tagv_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W4",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_tagv_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.mb_tagv_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ifu_iccm_acc_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_acc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_acc_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_acc_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ifu_iccm_reg_acc_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_reg_acc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_reg_acc_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_iccm_reg_acc_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "imb_f2_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.imb_f2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.imb_f2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.imb_f2_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "fetch_req_f2_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.fetch_req_f2_ff"},
                    {"type": "module", "name": "sel_f_u_m_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.sel_f_u_m_ff"},
                    {"type": "module", "name": "sel_mb_addr_flop", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.sel_mb_addr_flop"},
                    {"type": "module", "name": "parlo", "submodname": "rveven_paritygen", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.parlo"},
                    {"type": "module", "name": "parlo", "submodname": "rveven_paritygen", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.parlo"},
                    {"type": "module", "name": "parlo", "submodname": "rveven_paritygen", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.parlo"},
                    {"type": "module", "name": "parlo", "submodname": "rveven_paritygen", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.parlo"},
                    {"type": "module", "name": "cumul_err_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.cumul_err_ff"},
                    {"type": "module", "name": "flush_final_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.flush_final_ff"},
                    {
                      "type": "module",
                      "name": "byp_data_first_half",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_first_half",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_first_half.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_first_half.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "byp_data_first_half_err", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_first_half_err"},
                    {"type": "module", "name": "byp_data_first_half_val", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_first_half_val"},
                    {
                      "type": "module",
                      "name": "byp_data_second_half",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_second_half",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_second_half.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_second_half.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "byp_data_second_half_err", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_second_half_err"},
                    {"type": "module", "name": "byp_data_second_half_val", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.byp_data_second_half_val"},
                    {"type": "module", "name": "crit_wd_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.crit_wd_ff"},
                    {"type": "module", "name": "ic_index_q", "submodname": "rvdff__Wb", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_index_q"},
                    {"type": "module", "name": "perr_err_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.perr_err_ff"},
                    {"type": "module", "name": "sbiccm_err_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.sbiccm_err_ff"},
                    {
                      "type": "module",
                      "name": "perr_dat_ff",
                      "submodname": "rvdffs__Wb",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.perr_dat_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wb", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.perr_dat_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "perr_state_ff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.perr_state_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.perr_state_ff.dffs"}]
                    },
                    {"type": "module", "name": "ecc_decode", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_decode"},
                    {"type": "module", "name": "ecc_decode", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_decode"},
                    {"type": "module", "name": "ecc_decode", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_decode"},
                    {"type": "module", "name": "ecc_decode", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_decode"},
                    {"type": "module", "name": "iccm_index_f2", "submodname": "rvdff__Wf", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.iccm_index_f2"},
                    {"type": "module", "name": "ecc_rr_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_rr_ff"},
                    {
                      "type": "module",
                      "name": "ecc_dat0_ff",
                      "submodname": "rvdffs__W20",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_dat0_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_dat0_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "ecc_dat1_ff",
                      "submodname": "rvdffs__W7",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_dat1_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W7", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_dat1_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "ecc_ind0_ff",
                      "submodname": "rvdffs__Wf",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_ind0_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wf", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_ind0_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "ecc_ind1_ff",
                      "submodname": "rvdffs__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_ind1_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ecc_ind1_ff.dffs"}]
                    },
                    {"type": "module", "name": "axi_clken_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_clken_ff"},
                    {"type": "module", "name": "axi_cmd_req_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_req_ff"},
                    {
                      "type": "module",
                      "name": "axi_ic_req_ff2",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_ic_req_ff2",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_ic_req_ff2.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_ic_req_ff2.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "axi_rdy_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rdy_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rdy_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rdy_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "axi_rsp_vld_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rsp_vld_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rsp_vld_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rsp_vld_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "axi_cmd_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "scvi_rsp_cmd_ff",
                      "submodname": "rvdff_fpga__W2",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_cmd_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W2",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_cmd_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_cmd_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "scvi_rsp_tag_ff",
                      "submodname": "rvdff_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_tag_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_tag_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.scvi_rsp_tag_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "axi_data_ff",
                      "submodname": "rvdff_fpga__W40",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_data_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_data_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_data_ff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "axi_mb_beat_count_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_mb_beat_count_ff"},
                    {
                      "type": "module",
                      "name": "axi_cmd_beat_ff",
                      "submodname": "rvdff_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_beat_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_beat_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_cmd_beat_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "axi_rd_addr_ff",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rd_addr_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rd_addr_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.axi_rd_addr_ff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "act_miss_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.act_miss_ff"},
                    {"type": "module", "name": "dma_ok_prev_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.dma_ok_prev_ff"},
                    {"type": "module", "name": "iccm_ecc_encode0", "submodname": "rvecc_encode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.iccm_ecc_encode0"},
                    {"type": "module", "name": "iccm_ecc_encode1", "submodname": "rvecc_encode", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.iccm_ecc_encode1"},
                    {"type": "module", "name": "dma_addr_bt3_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.dma_addr_bt3_ff"},
                    {"type": "module", "name": "ccm_rdy_in_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ccm_rdy_in_ff"},
                    {"type": "module", "name": "ccm_rdy_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ccm_rdy_ff"},
                    {"type": "module", "name": "ccm_err_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ccm_err_ff"},
                    {"type": "module", "name": "dma_data_ff", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.dma_data_ff"},
                    {"type": "module", "name": "reset_all_tag_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.reset_all_tag_ff"},
                    {"type": "module", "name": "status_wr_addr_ff", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.status_wr_addr_ff"},
                    {"type": "module", "name": "status_wren_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.status_wren_ff"},
                    {"type": "module", "name": "status_data_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.status_data_ff"},
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way_status",
                      "submodname": "rvdffs_fpga__W3",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W3",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way_status.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "tag_addr_ff", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.tag_addr_ff"},
                    {"type": "module", "name": "tag_v_we_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.tag_v_we_ff"},
                    {"type": "module", "name": "tag_v_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.tag_v_ff"},
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way0_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way0_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way1_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way1_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way2_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way2_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ic_way3_tagvalid_dup",
                      "submodname": "rvdffs_fpga",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ic_way3_tagvalid_dup.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ifu_pmu_sigs_ff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_pmu_sigs_ff"},
                    {
                      "type": "module",
                      "name": "ifu_debug_sel_ff",
                      "submodname": "rvdffe__W9",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_sel_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W9",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_sel_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W9", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_sel_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ifu_debug_rd_en_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_rd_en_ff"},
                    {
                      "type": "module",
                      "name": "ifu_debug_data_ff",
                      "submodname": "rvdffe__W22",
                      "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_data_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W22",
                        "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_data_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W22", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_data_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ifu_debug_valid_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.ifu.mem_ctl.ifu_debug_valid_ff"}
                  ]
                }
              ]
            },
            {
              "type": "module",
              "name": "exu",
              "submodname": "exu",
              "hier": "tb_top.rvtop.swerv.exu",
              "scopes": [
                {
                  "type": "module",
                  "name": "csr_rs1_ff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.exu.csr_rs1_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.exu.csr_rs1_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.csr_rs1_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "mul_e1",
                  "submodname": "exu_mul_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.mul_e1",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "valid_e1_ff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.valid_e1_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.valid_e1_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "rs1_sign_e1_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs1_sign_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs1_sign_e1_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs1_sign_e1_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "rs2_sign_e1_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs2_sign_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs2_sign_e1_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.rs2_sign_e1_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "low_e1_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e1_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e1_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ld_rs1_byp_e1_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs1_byp_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs1_byp_e1_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs1_byp_e1_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ld_rs2_byp_e1_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs2_byp_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs2_byp_e1_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.ld_rs2_byp_e1_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "a_e1_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e1_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e1_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "b_e1_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e1_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e1_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "valid_e2_ff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.valid_e2_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.valid_e2_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "low_e2_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e2_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e2_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "a_e2_ff",
                      "submodname": "rvdffe__W21",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W21",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.mul_e1.a_e2_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "b_e2_ff",
                      "submodname": "rvdffe__W21",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W21",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.mul_e1.b_e2_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "low_e3_ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e3_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e3_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.mul_e1.low_e3_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "prod_e3_ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.exu.mul_e1.prod_e3_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.exu.mul_e1.prod_e3_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.exu.mul_e1.prod_e3_ff.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "div_e1",
                  "submodname": "exu_div_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.div_e1",
                  "scopes": [
                    {"type": "module", "name": "flush_any_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.div_e1.flush_any_ff"},
                    {"type": "module", "name": "e1val_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.div_e1.e1val_ff"},
                    {"type": "module", "name": "runff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.div_e1.runff"},
                    {"type": "module", "name": "countff", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.exu.div_e1.countff"},
                    {
                      "type": "module",
                      "name": "miscf",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.exu.div_e1.miscf",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.exu.div_e1.miscf.dffs"}]
                    },
                    {"type": "module", "name": "smallnumff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.exu.div_e1.smallnumff"},
                    {
                      "type": "module",
                      "name": "mff",
                      "submodname": "rvdffe__W21",
                      "hier": "tb_top.rvtop.swerv.exu.div_e1.mff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W21",
                        "hier": "tb_top.rvtop.swerv.exu.div_e1.mff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.div_e1.mff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "qff",
                      "submodname": "rvdffe__W21",
                      "hier": "tb_top.rvtop.swerv.exu.div_e1.qff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W21",
                        "hier": "tb_top.rvtop.swerv.exu.div_e1.qff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.div_e1.qff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "aff",
                      "submodname": "rvdffe__W21",
                      "hier": "tb_top.rvtop.swerv.exu.div_e1.aff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W21",
                        "hier": "tb_top.rvtop.swerv.exu.div_e1.aff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.div_e1.aff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "dividend_c", "submodname": "rvtwoscomp", "hier": "tb_top.rvtop.swerv.exu.div_e1.dividend_c"},
                    {"type": "module", "name": "q_ff_c", "submodname": "rvtwoscomp", "hier": "tb_top.rvtop.swerv.exu.div_e1.q_ff_c"},
                    {"type": "module", "name": "a_ff_c", "submodname": "rvtwoscomp", "hier": "tb_top.rvtop.swerv.exu.div_e1.a_ff_c"},
                    {"type": "module", "name": "i_shortq_ff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.exu.div_e1.i_shortq_ff"}
                  ]
                },
                {
                  "type": "module",
                  "name": "i0_alu_e1",
                  "submodname": "exu_alu_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "validff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.validff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.validff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "aff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.aff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.aff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.aff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.bff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.bff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.bff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brimmff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.brimmff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.brimmff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.brimmff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "predictpacketff",
                      "submodname": "rvdffe__W4a",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.predictpacketff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W4a",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.predictpacketff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.predictpacketff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ibradder", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e1.ibradder"}
                  ]
                },
                {
                  "type": "module",
                  "name": "i1_alu_e1",
                  "submodname": "exu_alu_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "validff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.validff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.validff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "aff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.aff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.aff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.aff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.bff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.bff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.bff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brimmff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.brimmff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.brimmff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.brimmff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "predictpacketff",
                      "submodname": "rvdffe__W4a",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.predictpacketff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W4a",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.predictpacketff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.predictpacketff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ibradder", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e1.ibradder"}
                  ]
                },
                {
                  "type": "module",
                  "name": "i0_pp_e2_ff",
                  "submodname": "rvdffe__W4a",
                  "hier": "tb_top.rvtop.swerv.exu.i0_pp_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4a",
                    "hier": "tb_top.rvtop.swerv.exu.i0_pp_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i0_pp_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_pp_e3_ff",
                  "submodname": "rvdffe__W4a",
                  "hier": "tb_top.rvtop.swerv.exu.i0_pp_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4a",
                    "hier": "tb_top.rvtop.swerv.exu.i0_pp_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i0_pp_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_pp_e2_ff",
                  "submodname": "rvdffe__W4a",
                  "hier": "tb_top.rvtop.swerv.exu.i1_pp_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4a",
                    "hier": "tb_top.rvtop.swerv.exu.i1_pp_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i1_pp_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_pp_e3_ff",
                  "submodname": "rvdffe__W4a",
                  "hier": "tb_top.rvtop.swerv.exu.i1_pp_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4a",
                    "hier": "tb_top.rvtop.swerv.exu.i1_pp_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i1_pp_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_ap_e1_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i0_ap_e1_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i0_ap_e1_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i0_ap_e1_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_ap_e2_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i0_ap_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i0_ap_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i0_ap_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_ap_e3_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i0_ap_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i0_ap_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i0_ap_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_ap_e4_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i0_ap_e4_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i0_ap_e4_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i0_ap_e4_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_ap_e1_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i1_ap_e1_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i1_ap_e1_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i1_ap_e1_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_ap_e2_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i1_ap_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i1_ap_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i1_ap_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_ap_e3_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i1_ap_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i1_ap_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i1_ap_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_ap_e4_ff",
                  "submodname": "rvdffe__W14",
                  "hier": "tb_top.rvtop.swerv.exu.i1_ap_e4_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W14",
                    "hier": "tb_top.rvtop.swerv.exu.i1_ap_e4_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.swerv.exu.i1_ap_e4_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_src_e1_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i0_src_e1_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i0_src_e1_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i0_src_e1_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_src_e2_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i0_src_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i0_src_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i0_src_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_src_e3_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i0_src_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i0_src_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i0_src_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_src_e1_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i1_src_e1_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i1_src_e1_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i1_src_e1_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_src_e2_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i1_src_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i1_src_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i1_src_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_src_e3_ff",
                  "submodname": "rvdffe__W4c",
                  "hier": "tb_top.rvtop.swerv.exu.i1_src_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4c",
                    "hier": "tb_top.rvtop.swerv.exu.i1_src_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4c", "hier": "tb_top.rvtop.swerv.exu.i1_src_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "e1ghrff",
                  "submodname": "rvdffs__W5",
                  "hier": "tb_top.rvtop.swerv.exu.e1ghrff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.exu.e1ghrff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "e1ghrdecff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.exu.e1ghrdecff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.exu.e1ghrdecff.dffs"}]
                },
                {"type": "module", "name": "e4ghrff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.exu.e4ghrff"},
                {"type": "module", "name": "e4ghrflushff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.e4ghrflushff"},
                {
                  "type": "module",
                  "name": "i0_alu_e4",
                  "submodname": "exu_alu_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "validff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.validff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.validff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "aff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.aff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.aff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.aff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.bff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.bff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.bff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brimmff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.brimmff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.brimmff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.brimmff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "predictpacketff",
                      "submodname": "rvdffe__W4a",
                      "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.predictpacketff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W4a",
                        "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.predictpacketff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.predictpacketff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ibradder", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.exu.i0_alu_e4.ibradder"}
                  ]
                },
                {
                  "type": "module",
                  "name": "i1_alu_e4",
                  "submodname": "exu_alu_ctl",
                  "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "validff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.validff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.validff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "aff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.aff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.aff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.aff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.bff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.bff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.bff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "brimmff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.brimmff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.brimmff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.brimmff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "predictpacketff",
                      "submodname": "rvdffe__W4a",
                      "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.predictpacketff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W4a",
                        "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.predictpacketff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.predictpacketff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ibradder", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.exu.i1_alu_e4.ibradder"}
                  ]
                },
                {"type": "module", "name": "final_predict_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.exu.final_predict_ff"},
                {
                  "type": "module",
                  "name": "predict_mp_ff",
                  "submodname": "rvdffe__W4a",
                  "hier": "tb_top.rvtop.swerv.exu.predict_mp_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W4a",
                    "hier": "tb_top.rvtop.swerv.exu.predict_mp_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4a", "hier": "tb_top.rvtop.swerv.exu.predict_mp_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_upper_flush_e2_ff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_upper_flush_e2_ff",
                  "submodname": "rvdffe__W21",
                  "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e2_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W21",
                    "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e2_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W21", "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e2_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_upper_flush_e3_ff",
                  "submodname": "rvdffe__W3f",
                  "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W3f",
                    "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3f", "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_upper_flush_e3_ff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e3_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e3_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e3_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i0_upper_flush_e4_ff",
                  "submodname": "rvdffe__W3f",
                  "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e4_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W3f",
                    "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e4_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3f", "hier": "tb_top.rvtop.swerv.exu.i0_upper_flush_e4_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "i1_upper_flush_e4_ff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e4_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e4_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.exu.i1_upper_flush_e4_ff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "pred_correct_upper_e2_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.exu.pred_correct_upper_e2_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.exu.pred_correct_upper_e2_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "pred_correct_upper_e3_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.exu.pred_correct_upper_e3_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.exu.pred_correct_upper_e3_ff.dffs"}]
                },
                {"type": "module", "name": "pred_correct_upper_e4_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.exu.pred_correct_upper_e4_ff"},
                {"type": "module", "name": "sec_decode_e4_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.exu.sec_decode_e4_ff"},
                {
                  "type": "module",
                  "name": "npc_any_ff",
                  "submodname": "rvdffe__W1f",
                  "hier": "tb_top.rvtop.swerv.exu.npc_any_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W1f",
                    "hier": "tb_top.rvtop.swerv.exu.npc_any_ff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.exu.npc_any_ff.dff.dffs"}]
                  }]
                }
              ]
            },
            {
              "type": "module",
              "name": "lsu",
              "submodname": "lsu",
              "hier": "tb_top.rvtop.swerv.lsu",
              "scopes": [
                {
                  "type": "module",
                  "name": "lsu_lsc_ctl",
                  "submodname": "lsu_lsc_ctl",
                  "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "rs1ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.rs1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.rs1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.rs1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "offsetff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.offsetff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.offsetff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.offsetff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "lsadder", "submodname": "rvlsadder", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsadder"},
                    {
                      "type": "module",
                      "name": "addrcheck",
                      "submodname": "lsu_addrcheck",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck",
                      "scopes": [
                        {"type": "module", "name": "start_addr_dccm_rangecheck", "submodname": "rvrangecheck__Cf0040000_CB40", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.start_addr_dccm_rangecheck"},
                        {"type": "module", "name": "end_addr_dccm_rangecheck", "submodname": "rvrangecheck__Cf0040000_CB40", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.end_addr_dccm_rangecheck"},
                        {"type": "module", "name": "start_addr_pic_rangecheck", "submodname": "rvrangecheck__Cf00c0000_CB20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.start_addr_pic_rangecheck"},
                        {"type": "module", "name": "end_addr_pic_rangecheck", "submodname": "rvrangecheck__Cf00c0000_CB20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.end_addr_pic_rangecheck"},
                        {
                          "type": "module",
                          "name": "is_sideeffects_dc2ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc2ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc2ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc2ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "is_sideeffects_dc3ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc3ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc3ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addrcheck.is_sideeffects_dc3ff.dffs.dffs"}]
                          }]
                        }
                      ]
                    },
                    {"type": "module", "name": "lsu_pkt_vlddc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc4ff"},
                    {"type": "module", "name": "lsu_pkt_vlddc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc5ff"},
                    {
                      "type": "module",
                      "name": "lsu_pkt_dc1ff",
                      "submodname": "rvdffe__W12",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W12",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_pkt_dc2ff",
                      "submodname": "rvdffe__W12",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W12",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_pkt_dc3ff",
                      "submodname": "rvdffe__W12",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W12",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc3ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "lsu_pkt_dc4ff", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc4ff"},
                    {"type": "module", "name": "lsu_pkt_dc5ff", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_dc5ff"},
                    {"type": "module", "name": "lsu_result_corr_dc4ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_result_corr_dc4ff"},
                    {
                      "type": "module",
                      "name": "sddc1ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "sddc2ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "sddc3ff",
                      "submodname": "rvdffe__W40",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W40",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc3ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "sddc4ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc4ff"},
                    {"type": "module", "name": "sddc5ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sddc5ff"},
                    {
                      "type": "module",
                      "name": "sadc2ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "sadc3ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc3ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "sadc4ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc4ff"},
                    {"type": "module", "name": "sadc5ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.sadc5ff"},
                    {
                      "type": "module",
                      "name": "end_addr_dc2ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "end_addr_dc3ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc3ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "end_addr_dc4ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc4ff"},
                    {"type": "module", "name": "end_addr_dc5ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.end_addr_dc5ff"},
                    {
                      "type": "module",
                      "name": "addr_in_dccm_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "addr_in_dccm_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_dccm_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "addr_in_pic_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "addr_in_pic_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "access_fault_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "access_fault_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.access_fault_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "addr_external_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "addr_external_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "misaligned_fault_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "misaligned_fault_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.misaligned_fault_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_pkt_vlddc1ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc1ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc1ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_pkt_vlddc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_pkt_vlddc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.lsu_pkt_vlddc3ff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "addr_external_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc4ff"},
                    {"type": "module", "name": "addr_external_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_lsc_ctl.addr_external_dc5ff"}
                  ]
                },
                {
                  "type": "module",
                  "name": "dccm_ctl",
                  "submodname": "lsu_dccm_ctl",
                  "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "picm_data_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.picm_data_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.picm_data_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.picm_data_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_rden_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_rden_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_rden_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_data_hi_ff",
                      "submodname": "rvdff_fpga__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_hi_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_hi_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_hi_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_data_lo_ff",
                      "submodname": "rvdff_fpga__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_lo_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_lo_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_lo_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_data_ecc_hi_ff",
                      "submodname": "rvdff_fpga__W7",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_hi_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W7",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_hi_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W7", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_hi_ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dccm_data_ecc_lo_ff",
                      "submodname": "rvdff_fpga__W7",
                      "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_lo_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W7",
                        "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_lo_ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W7", "hier": "tb_top.rvtop.swerv.lsu.dccm_ctl.dccm_data_ecc_lo_ff.dffs.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "stbuf",
                  "submodname": "lsu_stbuf",
                  "hier": "tb_top.rvtop.swerv.lsu.stbuf",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_data_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_data_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_drain_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_drain_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_flush_vldff",
                      "submodname": "rvdffsc",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff",
                      "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_flush_vldff.dffsc"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dma_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dma_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addr_in_picff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addr_in_picff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_addrff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_addrff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_byteenff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_byteenff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_dataff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_dataff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "WrPtr_dc4ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.stbuf.WrPtr_dc4ff"},
                    {"type": "module", "name": "WrPtr_dc5ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.stbuf.WrPtr_dc5ff"},
                    {
                      "type": "module",
                      "name": "ldst_dual_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ldst_dual_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_fwdbyteen_hi_dc3ff",
                      "submodname": "rvdff_fpga__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_hi_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W4",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_hi_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_hi_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_fwdbyteen_lo_dc3ff",
                      "submodname": "rvdff_fpga__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_lo_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W4",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_lo_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwdbyteen_lo_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ldst_dual_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc4ff"},
                    {"type": "module", "name": "ldst_dual_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_dual_dc5ff"},
                    {"type": "module", "name": "dual_stbuf_write_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.dual_stbuf_write_dc4ff"},
                    {"type": "module", "name": "dual_stbuf_write_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.dual_stbuf_write_dc5ff"},
                    {"type": "module", "name": "ldst_reqvld_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_reqvld_dc4ff"},
                    {"type": "module", "name": "ldst_reqvld_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.stbuf.ldst_reqvld_dc5ff"},
                    {
                      "type": "module",
                      "name": "WrPtrff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.WrPtrff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.stbuf.WrPtrff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "RdPtrff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.RdPtrff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.stbuf.RdPtrff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_fwddata_hi_dc3ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_hi_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_hi_dc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_hi_dc3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "stbuf_fwddata_lo_dc3ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_lo_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_lo_dc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.stbuf.stbuf_fwddata_lo_dc3ff.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "ecc",
                  "submodname": "lsu_ecc",
                  "hier": "tb_top.rvtop.swerv.lsu.ecc",
                  "scopes": [
                    {"type": "module", "name": "lsu_ecc_decode_hi", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.lsu.ecc.lsu_ecc_decode_hi"},
                    {"type": "module", "name": "lsu_ecc_decode_lo", "submodname": "rvecc_decode", "hier": "tb_top.rvtop.swerv.lsu.ecc.lsu_ecc_decode_lo"},
                    {"type": "module", "name": "lsu_ecc_encode", "submodname": "rvecc_encode", "hier": "tb_top.rvtop.swerv.lsu.ecc.lsu_ecc_encode"}
                  ]
                },
                {
                  "type": "module",
                  "name": "trigger",
                  "submodname": "lsu_trigger",
                  "hier": "tb_top.rvtop.swerv.lsu.trigger",
                  "scopes": [
                    {"type": "module", "name": "trigger_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.lsu.trigger.trigger_match"},
                    {"type": "module", "name": "trigger_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.lsu.trigger.trigger_match"},
                    {"type": "module", "name": "trigger_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.lsu.trigger.trigger_match"},
                    {"type": "module", "name": "trigger_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.lsu.trigger.trigger_match"}
                  ]
                },
                {
                  "type": "module",
                  "name": "clkdomain",
                  "submodname": "lsu_clkdomain",
                  "hier": "tb_top.rvtop.swerv.lsu.clkdomain",
                  "scopes": [
                    {"type": "module", "name": "lsu_free_c1_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_free_c1_clkenff"},
                    {"type": "module", "name": "lsu_c1_dc1_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1_dc1_clkenff"},
                    {"type": "module", "name": "lsu_c1_dc2_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1_dc2_clkenff"},
                    {"type": "module", "name": "lsu_c1_dc3_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1_dc3_clkenff"},
                    {"type": "module", "name": "lsu_c1_dc4_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1_dc4_clkenff"},
                    {"type": "module", "name": "lsu_c1_dc5_clkenff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1_dc5_clkenff"},
                    {
                      "type": "module",
                      "name": "lsu_freeze_c1_dc1_clkenff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc1_clkenff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc1_clkenff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc1_clkenff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_freeze_c1_dc2_clkenff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc2_clkenff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc2_clkenff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc2_clkenff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_freeze_c1_dc3_clkenff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc3_clkenff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc3_clkenff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc3_clkenff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_freeze_c1_dc4_clkenff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc4_clkenff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc4_clkenff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_freeze_c1_dc4_clkenff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "lsu_c1dc3_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1dc3_cgc"},
                    {"type": "module", "name": "lsu_c1dc4_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1dc4_cgc"},
                    {"type": "module", "name": "lsu_c1dc5_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c1dc5_cgc"},
                    {"type": "module", "name": "lsu_c2dc3_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c2dc3_cgc"},
                    {"type": "module", "name": "lsu_c2dc4_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c2dc4_cgc"},
                    {"type": "module", "name": "lsu_c2dc5_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_c2dc5_cgc"},
                    {"type": "module", "name": "lsu_store_c1dc4_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_store_c1dc4_cgc"},
                    {"type": "module", "name": "lsu_store_c1dc5_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_store_c1dc5_cgc"},
                    {"type": "module", "name": "lsu_stbuf_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_stbuf_c1_cgc"},
                    {"type": "module", "name": "lsu_bus_ibuf_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_bus_ibuf_c1_cgc"},
                    {"type": "module", "name": "lsu_bus_obuf_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_bus_obuf_c1_cgc"},
                    {"type": "module", "name": "lsu_bus_buf_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_bus_buf_c1_cgc"},
                    {"type": "module", "name": "lsu_free_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.lsu.clkdomain.lsu_free_cgc"}
                  ]
                },
                {
                  "type": "module",
                  "name": "bus_intf",
                  "submodname": "lsu_bus_intf",
                  "hier": "tb_top.rvtop.swerv.lsu.bus_intf",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "bus_buffer",
                      "submodname": "lsu_bus_buffer",
                      "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer",
                      "scopes": [
                        {
                          "type": "module",
                          "name": "ibuf_valid_ff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_valid_ff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_valid_ff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_tagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_tagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_tagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "ibuf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_dataff.dff.dffs"}]
                          }]
                        },
                        {"type": "module", "name": "ibuf_timerff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ibuf_timerff"},
                        {
                          "type": "module",
                          "name": "obuf_wren_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_wren_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_wren_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_wren_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_cmd_done_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_cmd_done_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_cmd_done_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_cmd_done_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_data_done_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_data_done_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_data_done_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_data_done_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_valid_ff",
                          "submodname": "rvdffsc_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_valid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_valid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_valid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_timerff",
                          "submodname": "rvdff_fpga__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_timerff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs__W3",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_timerff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_timerff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_awvalid_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awvalid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awvalid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awvalid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_awready_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awready_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awready_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_awready_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_wvalid_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wvalid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wvalid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wvalid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_wready_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wready_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wready_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_wready_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_arvalid_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arvalid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arvalid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arvalid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_arready_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arready_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arready_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_arready_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_bvalid_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bvalid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bvalid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bvalid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_bready_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bready_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bready_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bready_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_bresp_ff",
                          "submodname": "rvdff_fpga__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bresp_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs__W2",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bresp_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bresp_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_bid_ff",
                          "submodname": "rvdff_fpga__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs__W4",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_bid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_rvalid_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rvalid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rvalid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rvalid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_rready_ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rready_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rready_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rready_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_rresp_ff",
                          "submodname": "rvdff_fpga__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rresp_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs__W2",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rresp_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rresp_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_rid_ff",
                          "submodname": "rvdff_fpga__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rid_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs__W4",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rid_ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rid_ff.dffs.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_tag0ff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_tag0ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_tag0ff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_tag1ff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_tag1ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_tag1ff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_mergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_mergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_mergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "obuf_byteenff",
                          "submodname": "rvdffs__W8",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "obuf_dataff",
                          "submodname": "rvdffe__W40",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W40",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.obuf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_state_ff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_state_ff.dffs"}]
                        },
                        {"type": "module", "name": "buf_ageff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_ageff"},
                        {
                          "type": "module",
                          "name": "buf_dualtagff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualtagff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_samedwff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_samedwff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nomergeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nomergeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dualhiff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dualhiff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_nbff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_nbff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_sideeffectff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_sideeffectff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_unsignff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_unsignff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_writeff",
                          "submodname": "rvdffs",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_writeff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_szff",
                          "submodname": "rvdffs__W2",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_szff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_addrff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_addrff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_byteenff",
                          "submodname": "rvdffs__W4",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_byteenff.dffs"}]
                        },
                        {
                          "type": "module",
                          "name": "buf_dataff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_dataff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "buf_errorff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.buf_errorff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "lsu_axi_rdata_ff",
                          "submodname": "rvdffe__W40",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rdata_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W40",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rdata_ff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_axi_rdata_ff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "ld_freezeff",
                          "submodname": "rvdffsc",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ld_freezeff",
                          "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ld_freezeff.dffsc"}]
                        },
                        {
                          "type": "module",
                          "name": "lsu_FreezePtrff",
                          "submodname": "rvdffs__W3",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_FreezePtrff",
                          "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_FreezePtrff.dffs"}]
                        },
                        {"type": "module", "name": "ld_bus_errorff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ld_bus_errorff"},
                        {"type": "module", "name": "ld_bus_dataff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.ld_bus_dataff"},
                        {"type": "module", "name": "lsu_WrPtr0_dc4ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_WrPtr0_dc4ff"},
                        {"type": "module", "name": "lsu_WrPtr0_dc5ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_WrPtr0_dc5ff"},
                        {"type": "module", "name": "lsu_WrPtr1_dc4ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_WrPtr1_dc4ff"},
                        {"type": "module", "name": "lsu_WrPtr1_dc5ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_WrPtr1_dc5ff"},
                        {"type": "module", "name": "lsu_busreq_dc3ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_busreq_dc3ff"},
                        {"type": "module", "name": "lsu_busreq_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_busreq_dc4ff"},
                        {"type": "module", "name": "lsu_busreq_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_busreq_dc5ff"},
                        {
                          "type": "module",
                          "name": "dec_nonblock_load_freeze_dc3ff",
                          "submodname": "rvdff_fpga",
                          "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.dec_nonblock_load_freeze_dc3ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dffs",
                            "submodname": "rvdffs",
                            "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.dec_nonblock_load_freeze_dc3ff.dffs",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.dec_nonblock_load_freeze_dc3ff.dffs.dffs"}]
                          }]
                        },
                        {"type": "module", "name": "lsu_nonblock_load_valid_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_nonblock_load_valid_dc4ff"},
                        {"type": "module", "name": "lsu_nonblock_load_valid_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer.lsu_nonblock_load_valid_dc5ff"}
                      ]
                    },
                    {"type": "module", "name": "clken_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.clken_ff"},
                    {
                      "type": "module",
                      "name": "ldst_dual_dc2ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc2ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc2ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_full_hit_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_full_hit_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_full_hit_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_full_hit_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ldst_dual_dc3ff",
                      "submodname": "rvdff_fpga",
                      "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs",
                        "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "lsu_byten_dc3ff",
                      "submodname": "rvdff_fpga__W4",
                      "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_byten_dc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dffs",
                        "submodname": "rvdffs__W4",
                        "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_byten_dc3ff.dffs",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_byten_dc3ff.dffs.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "lsu_fwddata_dc3ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_fwddata_dc3ff"},
                    {"type": "module", "name": "ldst_dual_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc4ff"},
                    {"type": "module", "name": "ldst_dual_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.ldst_dual_dc5ff"},
                    {"type": "module", "name": "is_sideeffects_dc4ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.is_sideeffects_dc4ff"},
                    {"type": "module", "name": "is_sideeffects_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.is_sideeffects_dc5ff"},
                    {"type": "module", "name": "lsu_byten_dc4ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_byten_dc4ff"},
                    {"type": "module", "name": "lsu_byten_dc5ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.lsu.bus_intf.lsu_byten_dc5ff"}
                  ]
                },
                {
                  "type": "module",
                  "name": "lsu_i0_valid_dc1ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc1ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc1ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc1ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "lsu_i0_valid_dc2ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc2ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc2ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc2ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "lsu_i0_valid_dc3ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc3ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc3ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc3ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "lsu_i0_valid_dc4ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc4ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc4ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc4ff.dffs.dffs"}]
                  }]
                },
                {"type": "module", "name": "lsu_i0_valid_dc5ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_i0_valid_dc5ff"},
                {"type": "module", "name": "lsu_single_ecc_err_dc4", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_single_ecc_err_dc4"},
                {"type": "module", "name": "lsu_single_ecc_err_dc5", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.lsu.lsu_single_ecc_err_dc5"}
              ]
            },
            {
              "type": "module",
              "name": "dec",
              "submodname": "dec",
              "hier": "tb_top.rvtop.swerv.dec",
              "scopes": [
                {
                  "type": "module",
                  "name": "arf",
                  "submodname": "dec_gpr_ctl__GB1",
                  "hier": "tb_top.rvtop.swerv.dec.arf",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "bankid_ff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.arf.bankid_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.arf.bankid_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "gprff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.arf.gprff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.arf.gprff.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "dec_trigger",
                  "submodname": "dec_trigger",
                  "hier": "tb_top.rvtop.swerv.dec.dec_trigger",
                  "scopes": [
                    {"type": "module", "name": "trigger_i0_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i0_match"},
                    {"type": "module", "name": "trigger_i1_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i1_match"},
                    {"type": "module", "name": "trigger_i0_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i0_match"},
                    {"type": "module", "name": "trigger_i1_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i1_match"},
                    {"type": "module", "name": "trigger_i0_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i0_match"},
                    {"type": "module", "name": "trigger_i1_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i1_match"},
                    {"type": "module", "name": "trigger_i0_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i0_match"},
                    {"type": "module", "name": "trigger_i1_match", "submodname": "rvmaskandmatch", "hier": "tb_top.rvtop.swerv.dec.dec_trigger.trigger_i1_match"}
                  ]
                },
                {
                  "type": "module",
                  "name": "instbuff",
                  "submodname": "dec_ib_ctl",
                  "hier": "tb_top.rvtop.swerv.dec.instbuff",
                  "scopes": [
                    {"type": "module", "name": "flush_upperff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.instbuff.flush_upperff"},
                    {"type": "module", "name": "ibvalff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.instbuff.ibvalff"},
                    {
                      "type": "module",
                      "name": "cinst3ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "cinst2ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "cinst1ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "cinst0ff",
                      "submodname": "rvdffe__W10",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W10",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W10", "hier": "tb_top.rvtop.swerv.dec.instbuff.cinst0ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pc3ff",
                      "submodname": "rvdffe__W25",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.pc3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W25",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.pc3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W25", "hier": "tb_top.rvtop.swerv.dec.instbuff.pc3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pc2ff",
                      "submodname": "rvdffe__W25",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.pc2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W25",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.pc2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W25", "hier": "tb_top.rvtop.swerv.dec.instbuff.pc2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pc1ff",
                      "submodname": "rvdffe__W25",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.pc1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W25",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.pc1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W25", "hier": "tb_top.rvtop.swerv.dec.instbuff.pc1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pc0ff",
                      "submodname": "rvdffe__W25",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.pc0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W25",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.pc0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W25", "hier": "tb_top.rvtop.swerv.dec.instbuff.pc0ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bp3ff",
                      "submodname": "rvdffe__W44",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.bp3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W44",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.bp3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W44", "hier": "tb_top.rvtop.swerv.dec.instbuff.bp3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bp2ff",
                      "submodname": "rvdffe__W44",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.bp2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W44",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.bp2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W44", "hier": "tb_top.rvtop.swerv.dec.instbuff.bp2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bp1ff",
                      "submodname": "rvdffe__W44",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.bp1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W44",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.bp1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W44", "hier": "tb_top.rvtop.swerv.dec.instbuff.bp1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "bp0ff",
                      "submodname": "rvdffe__W44",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.bp0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W44",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.bp0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W44", "hier": "tb_top.rvtop.swerv.dec.instbuff.bp0ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ib3ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.ib3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.ib3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.instbuff.ib3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ib2ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.ib2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.ib2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.instbuff.ib2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "ib1ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.ib1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.ib1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.instbuff.ib1ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "debug_wdata_rs1ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.instbuff.debug_wdata_rs1ff"},
                    {"type": "module", "name": "debug_fence_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.instbuff.debug_fence_ff"},
                    {
                      "type": "module",
                      "name": "ib0ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.instbuff.ib0ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.instbuff.ib0ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.instbuff.ib0ff.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "decode",
                  "submodname": "dec_decode_ctl",
                  "hier": "tb_top.rvtop.swerv.dec.decode",
                  "scopes": [
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {"type": "module", "name": "cam_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.decode.cam_ff"},
                    {
                      "type": "module",
                      "name": "e1loadff",
                      "submodname": "rvdffs__W2",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e1loadff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.e1loadff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "e2loadff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e2loadff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.e2loadff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "e4nbloadff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e4nbloadff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.e4nbloadff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "wbnbloadff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.decode.wbnbloadff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.wbnbloadff.dffs"}]
                    },
                    {"type": "module", "name": "i0_dec", "submodname": "dec_dec_ctl", "hier": "tb_top.rvtop.swerv.dec.decode.i0_dec"},
                    {"type": "module", "name": "i1_dec", "submodname": "dec_dec_ctl", "hier": "tb_top.rvtop.swerv.dec.decode.i1_dec"},
                    {"type": "module", "name": "lsu_idle_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.lsu_idle_ff"},
                    {"type": "module", "name": "leak1_i1_stall_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.leak1_i1_stall_ff"},
                    {"type": "module", "name": "leak1_i0_stall_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.leak1_i0_stall_ff"},
                    {
                      "type": "module",
                      "name": "csrmiscff",
                      "submodname": "rvdffs__W5",
                      "hier": "tb_top.rvtop.swerv.dec.decode.csrmiscff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.dec.decode.csrmiscff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "csr_data_e1ff",
                      "submodname": "rvdffe__W25",
                      "hier": "tb_top.rvtop.swerv.dec.decode.csr_data_e1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W25",
                        "hier": "tb_top.rvtop.swerv.dec.decode.csr_data_e1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W25", "hier": "tb_top.rvtop.swerv.dec.decode.csr_data_e1ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "pause_state_f", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.pause_state_f"},
                    {"type": "module", "name": "pause_state_wb_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.pause_state_wb_ff"},
                    {
                      "type": "module",
                      "name": "write_csr_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.write_csr_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.write_csr_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.write_csr_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "illegal_any_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.illegal_any_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.illegal_any_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.illegal_any_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "illegal_lockout_any_ff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.decode.illegal_lockout_any_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.illegal_lockout_any_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "postsync_stallff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.decode.postsync_stallff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.postsync_stallff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "flushff",
                      "submodname": "rvdffs__W2",
                      "hier": "tb_top.rvtop.swerv.dec.decode.flushff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.flushff.dffs"}]
                    },
                    {"type": "module", "name": "freezeff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.freezeff"},
                    {
                      "type": "module",
                      "name": "freeze_i0_e4ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_e4ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_e4ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_e4ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "freeze_i1_e4ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_e4ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_e4ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_e4ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "freeze_i0_wbff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_wbff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_wbff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i0_wbff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "freeze_i1_wbff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_wbff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_wbff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_i1_wbff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "trap_e1ff",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.dec.decode.trap_e1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.dec.decode.trap_e1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.dec.decode.trap_e1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "trap_e2ff",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.dec.decode.trap_e2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.dec.decode.trap_e2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.dec.decode.trap_e2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "trap_e3ff",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.dec.decode.trap_e3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.dec.decode.trap_e3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.dec.decode.trap_e3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "trap_e4ff",
                      "submodname": "rvdffe__W1a",
                      "hier": "tb_top.rvtop.swerv.dec.decode.trap_e4ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1a",
                        "hier": "tb_top.rvtop.swerv.dec.decode.trap_e4ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1a", "hier": "tb_top.rvtop.swerv.dec.decode.trap_e4ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "freeze_before_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_before_ff"},
                    {"type": "module", "name": "freeze_e4_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.freeze_e4_ff"},
                    {
                      "type": "module",
                      "name": "e4_trigger_ff",
                      "submodname": "rvdffe__W9",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e4_trigger_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W9",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e4_trigger_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W9", "hier": "tb_top.rvtop.swerv.dec.decode.e4_trigger_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0_e1c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0_e1c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i0_e1c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i0_e2c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0_e2c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i0_e2c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i0_e3c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0_e3c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i0_e3c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i0_e4c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0_e4c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i0_e4c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i0_wbc_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0_wbc_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i0_wbc_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i1_e1c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1_e1c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i1_e1c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i1_e2c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1_e2c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i1_e2c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i1_e3c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1_e3c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i1_e3c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i1_e4c_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1_e4c_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i1_e4c_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i1_wbc_ff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1_wbc_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.i1_wbc_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "i0cg0ff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0cg0ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dec.decode.i0cg0ff.dffs"}]
                    },
                    {"type": "module", "name": "i0cg1ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.i0cg1ff"},
                    {
                      "type": "module",
                      "name": "i1cg0ff",
                      "submodname": "rvdffs__W3",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1cg0ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dec.decode.i1cg0ff.dffs"}]
                    },
                    {"type": "module", "name": "i1cg1ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.decode.i1cg1ff"},
                    {
                      "type": "module",
                      "name": "e1ff",
                      "submodname": "rvdffe__W43",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e1ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W43",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e1ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W43", "hier": "tb_top.rvtop.swerv.dec.decode.e1ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "e2ff",
                      "submodname": "rvdffe__W43",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e2ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W43",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e2ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W43", "hier": "tb_top.rvtop.swerv.dec.decode.e2ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "e3ff",
                      "submodname": "rvdffe__W43",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e3ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W43",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e3ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W43", "hier": "tb_top.rvtop.swerv.dec.decode.e3ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "e4ff",
                      "submodname": "rvdffe__W43",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e4ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W43",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e4ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W43", "hier": "tb_top.rvtop.swerv.dec.decode.e4ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "wbff",
                      "submodname": "rvdffe__W43",
                      "hier": "tb_top.rvtop.swerv.dec.decode.wbff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W43",
                        "hier": "tb_top.rvtop.swerv.dec.decode.wbff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W43", "hier": "tb_top.rvtop.swerv.dec.decode.wbff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "divstallff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.divstallff"},
                    {
                      "type": "module",
                      "name": "divpcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.divpcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.divpcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.divpcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "divtriggerff",
                      "submodname": "rvdffs__W4",
                      "hier": "tb_top.rvtop.swerv.dec.decode.divtriggerff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.decode.divtriggerff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "divwbaddrff",
                      "submodname": "rvdffs__W5",
                      "hier": "tb_top.rvtop.swerv.dec.decode.divwbaddrff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.swerv.dec.decode.divwbaddrff.dffs"}]
                    },
                    {"type": "module", "name": "divwbff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.decode.divwbff"},
                    {
                      "type": "module",
                      "name": "i0e2resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e2resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e2resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e2resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e2resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e2resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e2resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e2resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e3resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e3resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e3resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e3resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e3resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e3resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e3resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e3resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e4resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e4resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e4resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e4resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e4resultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e4resultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e4resultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e4resultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0wbresultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0wbresultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0wbresultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0wbresultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1wbresultff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1wbresultff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1wbresultff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1wbresultff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "e1brpcff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e1brpcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e1brpcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.dec.decode.e1brpcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "e2brpcff",
                      "submodname": "rvdffe__Wc",
                      "hier": "tb_top.rvtop.swerv.dec.decode.e2brpcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wc",
                        "hier": "tb_top.rvtop.swerv.dec.decode.e2brpcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wc", "hier": "tb_top.rvtop.swerv.dec.decode.e2brpcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "divinstff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.divinstff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.divinstff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.divinstff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e1instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e1instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e1instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e1instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e2instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e2instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e2instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e2instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e3instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e3instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e3instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e3instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e4instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e4instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e4instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0e4instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0wbinstff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0wbinstff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0wbinstff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0wbinstff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0wb1instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e1instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e1instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e1instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e1instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e2instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e2instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e2instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e2instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e3instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e3instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e3instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e3instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e4instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e4instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e4instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1e4instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1wbinstff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1wbinstff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1wbinstff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1wbinstff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1wb1instff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1instff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1instff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1instff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0wbpcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0wbpcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0wbpcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i0wbpcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0wb1pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i0wb1pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1wb1pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i1wb1pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e2pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e2pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e2pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i0e2pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e3pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e3pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e3pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i0e3pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i0e4pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i0e4pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i0e4pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i0e4pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e2pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e2pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e2pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i1e2pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e3pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e3pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e3pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i1e3pcff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "i1e4pcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1e4pcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1e4pcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i1e4pcff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "ibradder_correct", "submodname": "rvbradder", "hier": "tb_top.rvtop.swerv.dec.decode.ibradder_correct"},
                    {
                      "type": "module",
                      "name": "i1wbpcff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.decode.i1wbpcff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.decode.i1wbpcff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.decode.i1wbpcff.dff.dffs"}]
                      }]
                    }
                  ]
                },
                {
                  "type": "module",
                  "name": "tlu",
                  "submodname": "dec_tlu_ctl",
                  "hier": "tb_top.rvtop.swerv.dec.tlu",
                  "scopes": [
                    {
                      "type": "module",
                      "name": "int_timers",
                      "submodname": "dec_timer_ctl",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers",
                      "scopes": [
                        {
                          "type": "module",
                          "name": "mitcnt0_ff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt0_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt0_ff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt0_ff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "mitcnt1_ff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt1_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt1_ff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitcnt1_ff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "mitb0_ff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb0_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb0_ff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb0_ff.dff.dffs"}]
                          }]
                        },
                        {
                          "type": "module",
                          "name": "mitb1_ff",
                          "submodname": "rvdffe__W20",
                          "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb1_ff",
                          "scopes": [{
                            "type": "module",
                            "name": "dff",
                            "submodname": "rvdffs__W20",
                            "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb1_ff.dff",
                            "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitb1_ff.dff.dffs"}]
                          }]
                        },
                        {"type": "module", "name": "mitctl0_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitctl0_ff"},
                        {"type": "module", "name": "mitctl1_ff", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dec.tlu.int_timers.mitctl1_ff"}
                      ]
                    },
                    {
                      "type": "module",
                      "name": "syncro_ff",
                      "submodname": "rvsyncss__W6",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.syncro_ff",
                      "scopes": [
                        {"type": "module", "name": "sync_ff1", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.syncro_ff.sync_ff1"},
                        {"type": "module", "name": "sync_ff2", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.syncro_ff.sync_ff2"}
                      ]
                    },
                    {"type": "module", "name": "csrwr_wb_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.csrwr_wb_cgc"},
                    {"type": "module", "name": "lsu_e3_e4_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.lsu_e3_e4_cgc"},
                    {"type": "module", "name": "lsu_e4_e5_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.lsu_e4_e5_cgc"},
                    {"type": "module", "name": "e4e5_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.e4e5_cgc"},
                    {"type": "module", "name": "e4e5_int_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.e4e5_int_cgc"},
                    {"type": "module", "name": "freeff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.freeff"},
                    {"type": "module", "name": "reset_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.reset_ff"},
                    {"type": "module", "name": "nmi_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.tlu.nmi_ff"},
                    {"type": "module", "name": "mpvhalt_ff", "submodname": "rvdff__Wb", "hier": "tb_top.rvtop.swerv.dec.tlu.mpvhalt_ff"},
                    {"type": "module", "name": "halt_ff", "submodname": "rvdff__W16", "hier": "tb_top.rvtop.swerv.dec.tlu.halt_ff"},
                    {"type": "module", "name": "exthaltff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.exthaltff"},
                    {"type": "module", "name": "lsu_error_dc4ff", "submodname": "rvdff__W27", "hier": "tb_top.rvtop.swerv.dec.tlu.lsu_error_dc4ff"},
                    {"type": "module", "name": "lsu_dccm_errorff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.lsu_dccm_errorff"},
                    {"type": "module", "name": "lsu_error_wbff", "submodname": "rvdff__W22", "hier": "tb_top.rvtop.swerv.dec.tlu.lsu_error_wbff"},
                    {"type": "module", "name": "freezerfpc_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.freezerfpc_ff"},
                    {"type": "module", "name": "bp_wb_ff", "submodname": "rvdff__W12", "hier": "tb_top.rvtop.swerv.dec.tlu.bp_wb_ff"},
                    {"type": "module", "name": "bp_wb_ghrff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.bp_wb_ghrff"},
                    {"type": "module", "name": "bp_wb_index_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.tlu.bp_wb_index_ff"},
                    {"type": "module", "name": "exctype_wb_ff", "submodname": "rvdff__Wb", "hier": "tb_top.rvtop.swerv.dec.tlu.exctype_wb_ff"},
                    {"type": "module", "name": "flush_lower_ff", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.flush_lower_ff"},
                    {"type": "module", "name": "excinfo_wb_ff", "submodname": "rvdff__Wf", "hier": "tb_top.rvtop.swerv.dec.tlu.excinfo_wb_ff"},
                    {"type": "module", "name": "mstatus_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.mstatus_ff"},
                    {
                      "type": "module",
                      "name": "mtvec_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mtvec_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mtvec_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.mtvec_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "mip_ff", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mip_ff"},
                    {"type": "module", "name": "mie_ff", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mie_ff"},
                    {
                      "type": "module",
                      "name": "mcyclel_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mcyclel_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mcyclel_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mcyclel_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "mcyclef_cout_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.tlu.mcyclef_cout_ff"},
                    {
                      "type": "module",
                      "name": "mcycleh_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mcycleh_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mcycleh_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mcycleh_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "minstretl_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.minstretl_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.minstretl_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.minstretl_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "minstretf_cout_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.minstretf_cout_ff"},
                    {
                      "type": "module",
                      "name": "minstreth_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.minstreth_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.minstreth_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.minstreth_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mscratch_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mscratch_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mscratch_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mscratch_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "npwbc_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.npwbc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.npwbc_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.npwbc_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "pwbc_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.pwbc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.pwbc_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.pwbc_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "mepc_ff", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.mepc_ff"},
                    {"type": "module", "name": "mcause_ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mcause_ff"},
                    {"type": "module", "name": "mtval_ff", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mtval_ff"},
                    {
                      "type": "module",
                      "name": "mcgc_ff",
                      "submodname": "rvdffe__W9",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mcgc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W9",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mcgc_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W9", "hier": "tb_top.rvtop.swerv.dec.tlu.mcgc_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mfdc_ff",
                      "submodname": "rvdffe__Wf",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mfdc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__Wf",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mfdc_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__Wf", "hier": "tb_top.rvtop.swerv.dec.tlu.mfdc_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mrac_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mrac_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mrac_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mrac_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mdseac_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mdseac_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mdseac_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mdseac_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "mpmc_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.tlu.mpmc_ff"},
                    {
                      "type": "module",
                      "name": "micect_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.micect_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.micect_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.micect_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "miccmect_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.miccmect_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.miccmect_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.miccmect_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mdccmect_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mdccmect_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mdccmect_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mdccmect_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "meivt_ff",
                      "submodname": "rvdffe__W16",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.meivt_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W16",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.meivt_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W16", "hier": "tb_top.rvtop.swerv.dec.tlu.meivt_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "meihap_ff",
                      "submodname": "rvdffe__W8",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.meihap_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W8",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.meihap_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.dec.tlu.meihap_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "meicurpl_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.tlu.meicurpl_ff"},
                    {"type": "module", "name": "meicidpl_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.tlu.meicidpl_ff"},
                    {"type": "module", "name": "meipt_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.dec.tlu.meipt_ff"},
                    {
                      "type": "module",
                      "name": "dcsr_ff",
                      "submodname": "rvdffe__We",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.dcsr_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__We",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.dcsr_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__We", "hier": "tb_top.rvtop.swerv.dec.tlu.dcsr_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dpc_ff",
                      "submodname": "rvdffe__W1f",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.dpc_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W1f",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.dpc_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W1f", "hier": "tb_top.rvtop.swerv.dec.tlu.dpc_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dicawics_ff",
                      "submodname": "rvdffe__W11",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.dicawics_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W11",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.dicawics_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W11", "hier": "tb_top.rvtop.swerv.dec.tlu.dicawics_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dicad0_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.dicad0_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.dicad0_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.dicad0_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "dicad1_ff",
                      "submodname": "rvdffs__W2",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.dicad1_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.dicad1_ff.dffs"}]
                    },
                    {"type": "module", "name": "dicgo_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.dicgo_ff"},
                    {"type": "module", "name": "mtsel_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.mtsel_ff"},
                    {"type": "module", "name": "mtdata1_t0_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata1_t0_ff"},
                    {"type": "module", "name": "mtdata1_t1_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata1_t1_ff"},
                    {"type": "module", "name": "mtdata1_t2_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata1_t2_ff"},
                    {"type": "module", "name": "mtdata1_t3_ff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata1_t3_ff"},
                    {
                      "type": "module",
                      "name": "mtdata2_t0_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t0_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t0_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t0_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mtdata2_t1_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t1_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t1_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t1_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mtdata2_t2_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t2_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t2_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t2_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mtdata2_t3_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t3_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t3_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mtdata2_t3_ff.dff.dffs"}]
                      }]
                    },
                    {"type": "module", "name": "pmu0inc_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.pmu0inc_ff"},
                    {"type": "module", "name": "pmu1inc_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.pmu1inc_ff"},
                    {"type": "module", "name": "pmu2inc_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.pmu2inc_ff"},
                    {"type": "module", "name": "pmu3inc_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dec.tlu.pmu3inc_ff"},
                    {
                      "type": "module",
                      "name": "mhpmc3_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc3h_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3h_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3h_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc3h_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc4_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc4h_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4h_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4h_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc4h_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc5_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc5h_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5h_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5h_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc5h_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc6_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpmc6h_ff",
                      "submodname": "rvdffe__W20",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6h_ff",
                      "scopes": [{
                        "type": "module",
                        "name": "dff",
                        "submodname": "rvdffs__W20",
                        "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6h_ff.dff",
                        "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpmc6h_ff.dff.dffs"}]
                      }]
                    },
                    {
                      "type": "module",
                      "name": "mhpme3_ff",
                      "submodname": "rvdffs__W6",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme3_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme3_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "mhpme4_ff",
                      "submodname": "rvdffs__W6",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme4_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme4_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "mhpme5_ff",
                      "submodname": "rvdffs__W6",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme5_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme5_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "mhpme6_ff",
                      "submodname": "rvdffs__W6",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme6_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W6", "hier": "tb_top.rvtop.swerv.dec.tlu.mhpme6_ff.dffs"}]
                    },
                    {
                      "type": "module",
                      "name": "mgpmc_ff",
                      "submodname": "rvdffs",
                      "hier": "tb_top.rvtop.swerv.dec.tlu.mgpmc_ff",
                      "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dec.tlu.mgpmc_ff.dffs"}]
                    },
                    {"type": "module", "name": "usoctrace_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dec.tlu.usoctrace_cgc"},
                    {"type": "module", "name": "traceff", "submodname": "rvdff__Wa", "hier": "tb_top.rvtop.swerv.dec.tlu.traceff"}
                  ]
                }
              ]
            },
            {
              "type": "module",
              "name": "pic_ctrl_inst",
              "submodname": "pic_ctrl",
              "hier": "tb_top.rvtop.swerv.pic_ctrl_inst",
              "scopes": [
                {"type": "module", "name": "pic_addr_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.pic_addr_c1_cgc"},
                {"type": "module", "name": "pic_data_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.pic_data_c1_cgc"},
                {"type": "module", "name": "pic_pri_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.pic_pri_c1_cgc"},
                {"type": "module", "name": "pic_int_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.pic_int_c1_cgc"},
                {"type": "module", "name": "gw_config_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_c1_cgc"},
                {"type": "module", "name": "picm_add_flop", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.picm_add_flop"},
                {"type": "module", "name": "picm_wre_flop", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.picm_wre_flop"},
                {"type": "module", "name": "picm_rde_flop", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.picm_rde_flop"},
                {"type": "module", "name": "picm_mke_flop", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.picm_mke_flop"},
                {"type": "module", "name": "picm_dat_flop", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.picm_dat_flop"},
                {
                  "type": "module",
                  "name": "sync_inst",
                  "submodname": "rvsyncss__W8",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.sync_inst",
                  "scopes": [
                    {"type": "module", "name": "sync_ff1", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.sync_inst.sync_ff1"},
                    {"type": "module", "name": "sync_ff2", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.sync_inst.sync_ff2"}
                  ]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {
                  "type": "module",
                  "name": "intpriority_ff",
                  "submodname": "rvdffs__W4",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intpriority_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "intenable_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.intenable_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "gw_config_ff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.gw_config_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "config_gw_inst",
                  "submodname": "configurable_gw",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst",
                  "scopes": [{"type": "module", "name": "int_pend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_gw_inst.int_pend_ff"}]
                },
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {"type": "module", "name": "cmp_l1", "submodname": "cmp_and_mux", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.cmp_l1"},
                {
                  "type": "module",
                  "name": "config_reg_ff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_reg_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.config_reg_ff.dffs"}]
                },
                {"type": "module", "name": "claimid_ff", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.claimid_ff"},
                {"type": "module", "name": "pl_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.pl_ff"},
                {"type": "module", "name": "mexintpend_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.mexintpend_ff"},
                {"type": "module", "name": "wake_up_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.pic_ctrl_inst.wake_up_ff"}
              ]
            },
            {
              "type": "module",
              "name": "dma_ctrl",
              "submodname": "dma_ctrl",
              "hier": "tb_top.rvtop.swerv.dma_ctrl",
              "scopes": [
                {
                  "type": "module",
                  "name": "fifo_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_dff",
                  "submodname": "rvdffsc__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_iccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_bus_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_rpend_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_addr_dff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_sz_dff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_posted_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dbg_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_dff",
                  "submodname": "rvdffe__W40",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W40",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_tag_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_dff",
                  "submodname": "rvdffsc__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_iccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_bus_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_rpend_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_addr_dff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_sz_dff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_posted_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dbg_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_dff",
                  "submodname": "rvdffe__W40",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W40",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_tag_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_dff",
                  "submodname": "rvdffsc__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_iccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_bus_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_rpend_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_addr_dff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_sz_dff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_posted_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dbg_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_dff",
                  "submodname": "rvdffe__W40",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W40",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_tag_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_dff",
                  "submodname": "rvdffsc__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_error_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_error_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_iccm_valid_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_iccm_valid_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_bus_valid_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_bus_valid_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_rpend_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_rpend_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_done_bus_dff",
                  "submodname": "rvdffsc",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff",
                  "scopes": [{"type": "module", "name": "dffsc", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_done_bus_dff.dffsc"}]
                },
                {
                  "type": "module",
                  "name": "fifo_addr_dff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_addr_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_sz_dff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_sz_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_posted_write_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_posted_write_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_dbg_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_dbg_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "fifo_data_dff",
                  "submodname": "rvdffe__W40",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W40",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_data_dff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_tag_dff",
                  "submodname": "rvdffs",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_tag_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "WrPtr_dff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.WrPtr_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.WrPtr_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "RdPtr_dff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.RdPtr_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.RdPtr_dff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "RspPtr_dff",
                  "submodname": "rvdffs__W2",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.RspPtr_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.RspPtr_dff.dffs"}]
                },
                {"type": "module", "name": "RdPtrQ1_dff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.RdPtrQ1_dff"},
                {"type": "module", "name": "RdPtrQ2_dff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.RdPtrQ2_dff"},
                {"type": "module", "name": "RdPtrQ3_dff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.swerv.dma_ctrl.RdPtrQ3_dff"},
                {
                  "type": "module",
                  "name": "nack_count_dff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.nack_count_dff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.nack_count_dff.dffs"}]
                },
                {"type": "module", "name": "addr_dccm_rangecheck", "submodname": "rvrangecheck__Cf0040000_CB40", "hier": "tb_top.rvtop.swerv.dma_ctrl.addr_dccm_rangecheck"},
                {"type": "module", "name": "addr_iccm_rangecheck", "submodname": "rvrangecheck__Cee000000_CB200", "hier": "tb_top.rvtop.swerv.dma_ctrl.addr_iccm_rangecheck"},
                {"type": "module", "name": "addr_pic_rangecheck", "submodname": "rvrangecheck__Cf00c0000_CB20", "hier": "tb_top.rvtop.swerv.dma_ctrl.addr_pic_rangecheck"},
                {"type": "module", "name": "ahbs_bus_clken_ff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.ahbs_bus_clken_ff"},
                {"type": "module", "name": "dma_dbg_cmd_doneff", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.dma_dbg_cmd_doneff"},
                {"type": "module", "name": "dma_buffer_c1cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dma_ctrl.dma_buffer_c1cgc"},
                {"type": "module", "name": "dma_free_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.swerv.dma_ctrl.dma_free_cgc"},
                {
                  "type": "module",
                  "name": "wrbuf_vldff",
                  "submodname": "rvdffsc_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_vldff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_vldff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_vldff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_data_vldff",
                  "submodname": "rvdffsc_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_data_vldff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_data_vldff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_data_vldff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "rdbuf_vldff",
                  "submodname": "rvdffsc_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_vldff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_vldff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_vldff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "fifo_full_bus_ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_full_bus_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_full_bus_ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.fifo_full_bus_ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dbg_dma_bubble_ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.dbg_dma_bubble_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.dbg_dma_bubble_ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.dbg_dma_bubble_ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dec_tlu_stall_dma_ff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.dec_tlu_stall_dma_ff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.dec_tlu_stall_dma_ff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.dec_tlu_stall_dma_ff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_postedff",
                  "submodname": "rvdffs_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_postedff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_postedff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_postedff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_tagff",
                  "submodname": "rvdffs_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_tagff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_tagff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_tagff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_sizeff",
                  "submodname": "rvdffs_fpga__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_sizeff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs__W3",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_sizeff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_sizeff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_byteenff",
                  "submodname": "rvdffs_fpga__W8",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_byteenff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs__W8",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_byteenff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W8", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_byteenff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "rdbuf_tagff",
                  "submodname": "rvdffs_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_tagff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_tagff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_tagff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "rdbuf_sizeff",
                  "submodname": "rvdffs_fpga__W3",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_sizeff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs__W3",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_sizeff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_sizeff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "mstr_prtyff",
                  "submodname": "rvdffs_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.mstr_prtyff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.mstr_prtyff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.mstr_prtyff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "axi_mstr_validff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_mstr_validff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_mstr_validff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_mstr_validff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "axi_slv_sentff",
                  "submodname": "rvdff_fpga",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_slv_sentff",
                  "scopes": [{
                    "type": "module",
                    "name": "dffs",
                    "submodname": "rvdffs",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_slv_sentff.dffs",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff", "hier": "tb_top.rvtop.swerv.dma_ctrl.axi_slv_sentff.dffs.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_addrff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_addrff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_addrff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_addrff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "wrbuf_dataff",
                  "submodname": "rvdffe__W40",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_dataff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W40",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_dataff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W40", "hier": "tb_top.rvtop.swerv.dma_ctrl.wrbuf_dataff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "rdbuf_addrff",
                  "submodname": "rvdffe__W20",
                  "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_addrff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W20",
                    "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_addrff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W20", "hier": "tb_top.rvtop.swerv.dma_ctrl.rdbuf_addrff.dff.dffs"}]
                  }]
                }
              ]
            }
          ]
        },
        {
          "type": "module",
          "name": "mem",
          "submodname": "mem",
          "hier": "tb_top.rvtop.mem",
          "scopes": [
            {"type": "module", "name": "free_cg", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.free_cg"},
            {
              "type": "module",
              "name": "dccm",
              "submodname": "lsu_dccm_mem",
              "hier": "tb_top.rvtop.mem.dccm",
              "scopes": [
                {"type": "module", "name": "lsu_freeze_dc3ff", "submodname": "rvdff", "hier": "tb_top.rvtop.mem.dccm.lsu_freeze_dc3ff"},
                {
                  "type": "module",
                  "name": "dccm_rd_data_loff",
                  "submodname": "rvdffe__W27",
                  "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_loff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W27",
                    "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_loff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W27", "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_loff.dff.dffs"}]
                  }]
                },
                {
                  "type": "module",
                  "name": "dccm_rd_data_hiff",
                  "submodname": "rvdffe__W27",
                  "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_hiff",
                  "scopes": [{
                    "type": "module",
                    "name": "dff",
                    "submodname": "rvdffs__W27",
                    "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_hiff.dff",
                    "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W27", "hier": "tb_top.rvtop.mem.dccm.dccm_rd_data_hiff.dff.dffs"}]
                  }]
                },
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {"type": "module", "name": "lsu_dccm_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.dccm.lsu_dccm_cgc"},
                {"type": "module", "name": "dccm_bank", "submodname": "ram_2048x39", "hier": "tb_top.rvtop.mem.dccm.dccm_bank"},
                {
                  "type": "module",
                  "name": "rd_addr_lo_ff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.mem.dccm.rd_addr_lo_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.mem.dccm.rd_addr_lo_ff.dffs"}]
                },
                {
                  "type": "module",
                  "name": "rd_addr_hi_ff",
                  "submodname": "rvdffs__W3",
                  "hier": "tb_top.rvtop.mem.dccm.rd_addr_hi_ff",
                  "scopes": [{"type": "module", "name": "dffs", "submodname": "rvdff__W3", "hier": "tb_top.rvtop.mem.dccm.rd_addr_hi_ff.dffs"}]
                }
              ]
            },
            {
              "type": "module",
              "name": "icm",
              "submodname": "ifu_ic_mem",
              "hier": "tb_top.rvtop.mem.icm",
              "scopes": [
                {
                  "type": "module",
                  "name": "ic_tag_inst",
                  "submodname": "IC_TAG__Ic_IC40",
                  "hier": "tb_top.rvtop.mem.icm.ic_tag_inst",
                  "scopes": [
                    {"type": "module", "name": "adr_ff", "submodname": "rvdff__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.adr_ff"},
                    {"type": "module", "name": "pargen", "submodname": "rveven_paritygen__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.pargen"},
                    {"type": "module", "name": "tag_rd_wy_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.tag_rd_wy_ff"},
                    {"type": "module", "name": "ic_tag_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_tag_c1_cgc"},
                    {"type": "module", "name": "ic_way_tag", "submodname": "ram_64x21", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_way_tag"},
                    {"type": "module", "name": "parcheck", "submodname": "rveven_paritycheck__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.parcheck"},
                    {"type": "module", "name": "ic_tag_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_tag_c1_cgc"},
                    {"type": "module", "name": "ic_way_tag", "submodname": "ram_64x21", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_way_tag"},
                    {"type": "module", "name": "parcheck", "submodname": "rveven_paritycheck__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.parcheck"},
                    {"type": "module", "name": "ic_tag_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_tag_c1_cgc"},
                    {"type": "module", "name": "ic_way_tag", "submodname": "ram_64x21", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_way_tag"},
                    {"type": "module", "name": "parcheck", "submodname": "rveven_paritycheck__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.parcheck"},
                    {"type": "module", "name": "ic_tag_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_tag_c1_cgc"},
                    {"type": "module", "name": "ic_way_tag", "submodname": "ram_64x21", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.ic_way_tag"},
                    {"type": "module", "name": "parcheck", "submodname": "rveven_paritycheck__W14", "hier": "tb_top.rvtop.mem.icm.ic_tag_inst.parcheck"}
                  ]
                },
                {
                  "type": "module",
                  "name": "ic_data_inst",
                  "submodname": "IC_DATA__Ic_IC8",
                  "hier": "tb_top.rvtop.mem.icm.ic_data_inst",
                  "scopes": [
                    {"type": "module", "name": "adr_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.adr_ff"},
                    {"type": "module", "name": "bank_adr_ff", "submodname": "rvdff__W4", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_adr_ff"},
                    {"type": "module", "name": "debug_rd_wy_ff", "submodname": "rvdff__W5", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.debug_rd_wy_ff"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"},
                    {"type": "module", "name": "bank_way_bank_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.bank_way_bank_c1_cgc"},
                    {"type": "module", "name": "ic_bank_sb_way_data", "submodname": "ram_256x34", "hier": "tb_top.rvtop.mem.icm.ic_data_inst.ic_bank_sb_way_data"}
                  ]
                }
              ]
            },
            {
              "type": "module",
              "name": "iccm",
              "submodname": "ifu_iccm_mem",
              "hier": "tb_top.rvtop.mem.iccm",
              "scopes": [
                {"type": "module", "name": "iccm_hi0_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_hi0_c1_cgc"},
                {"type": "module", "name": "iccm_hi1_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_hi1_c1_cgc"},
                {"type": "module", "name": "iccm_lo0_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_lo0_c1_cgc"},
                {"type": "module", "name": "iccm_lo1_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_lo1_c1_cgc"},
                {"type": "module", "name": "iccm_bank_hi0", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_hi0"},
                {"type": "module", "name": "iccm_bank_hi1", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_hi1"},
                {"type": "module", "name": "iccm_bank_lo0", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_lo0"},
                {"type": "module", "name": "iccm_bank_lo1", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_lo1"},
                {"type": "module", "name": "iccm_hi0_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_hi0_c1_cgc"},
                {"type": "module", "name": "iccm_hi1_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_hi1_c1_cgc"},
                {"type": "module", "name": "iccm_lo0_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_lo0_c1_cgc"},
                {"type": "module", "name": "iccm_lo1_c1_cgc", "submodname": "rvoclkhdr", "hier": "tb_top.rvtop.mem.iccm.iccm_lo1_c1_cgc"},
                {"type": "module", "name": "iccm_bank_hi0", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_hi0"},
                {"type": "module", "name": "iccm_bank_hi1", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_hi1"},
                {"type": "module", "name": "iccm_bank_lo0", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_lo0"},
                {"type": "module", "name": "iccm_bank_lo1", "submodname": "ram_16384x39", "hier": "tb_top.rvtop.mem.iccm.iccm_bank_lo1"},
                {"type": "module", "name": "rd_addr_ff", "submodname": "rvdff__W2", "hier": "tb_top.rvtop.mem.iccm.rd_addr_ff"}
              ]
            }
          ]
        },
        {
          "type": "module",
          "name": "dmi_wrapper",
          "submodname": "dmi_wrapper",
          "hier": "tb_top.rvtop.dmi_wrapper",
          "scopes": [
            {"type": "module", "name": "i_jtag_tap", "submodname": "rvjtag_tap", "hier": "tb_top.rvtop.dmi_wrapper.i_jtag_tap"},
            {"type": "module", "name": "i_dmi_jtag_to_core_sync", "submodname": "dmi_jtag_to_core_sync", "hier": "tb_top.rvtop.dmi_wrapper.i_dmi_jtag_to_core_sync"}
          ]
        }
      ]
    },
    {"type": "module", "name": "imem", "submodname": "axi_slv__T3", "hier": "tb_top.imem"},
    {"type": "module", "name": "lmem", "submodname": "axi_slv__T4", "hier": "tb_top.lmem"},
    {"type": "module", "name": "bridge", "submodname": "axi_lsu_dma_bridge__M4_S4", "hier": "tb_top.bridge"}
  ]
}, "modules": [
  {"name": "tb_top", "origName": "tb_top", "vars": [
    {"type": "bit", "name": "core_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l"},
    {"type": "logic", "name": "porst_l"},
    {"type": "logic", "name": "nmi_int"},
    {"type": "logic", "name": "reset_vector"},
    {"type": "logic", "name": "nmi_vector"},
    {"type": "logic", "name": "jtag_id"},
    {"type": "logic", "name": "ic_haddr"},
    {"type": "logic", "name": "ic_hburst"},
    {"type": "logic", "name": "ic_hmastlock"},
    {"type": "logic", "name": "ic_hprot"},
    {"type": "logic", "name": "ic_hsize"},
    {"type": "logic", "name": "ic_htrans"},
    {"type": "logic", "name": "ic_hwrite"},
    {"type": "logic", "name": "ic_hrdata"},
    {"type": "logic", "name": "ic_hready"},
    {"type": "logic", "name": "ic_hresp"},
    {"type": "logic", "name": "lsu_haddr"},
    {"type": "logic", "name": "lsu_hburst"},
    {"type": "logic", "name": "lsu_hmastlock"},
    {"type": "logic", "name": "lsu_hprot"},
    {"type": "logic", "name": "lsu_hsize"},
    {"type": "logic", "name": "lsu_htrans"},
    {"type": "logic", "name": "lsu_hwrite"},
    {"type": "logic", "name": "lsu_hrdata"},
    {"type": "logic", "name": "lsu_hwdata"},
    {"type": "logic", "name": "lsu_hready"},
    {"type": "logic", "name": "lsu_hresp"},
    {"type": "logic", "name": "sb_haddr"},
    {"type": "logic", "name": "sb_hburst"},
    {"type": "logic", "name": "sb_hmastlock"},
    {"type": "logic", "name": "sb_hprot"},
    {"type": "logic", "name": "sb_hsize"},
    {"type": "logic", "name": "sb_htrans"},
    {"type": "logic", "name": "sb_hwrite"},
    {"type": "logic", "name": "sb_hrdata"},
    {"type": "logic", "name": "sb_hwdata"},
    {"type": "logic", "name": "sb_hready"},
    {"type": "logic", "name": "sb_hresp"},
    {"type": "logic", "name": "trace_rv_i_insn_ip"},
    {"type": "logic", "name": "trace_rv_i_address_ip"},
    {"type": "logic", "name": "trace_rv_i_valid_ip"},
    {"type": "logic", "name": "trace_rv_i_exception_ip"},
    {"type": "logic", "name": "trace_rv_i_ecause_ip"},
    {"type": "logic", "name": "trace_rv_i_interrupt_ip"},
    {"type": "logic", "name": "trace_rv_i_tval_ip"},
    {"type": "logic", "name": "o_debug_mode_status"},
    {"type": "logic", "name": "dec_tlu_perfcnt0"},
    {"type": "logic", "name": "dec_tlu_perfcnt1"},
    {"type": "logic", "name": "dec_tlu_perfcnt2"},
    {"type": "logic", "name": "dec_tlu_perfcnt3"},
    {"type": "logic", "name": "jtag_tdo"},
    {"type": "logic", "name": "o_cpu_halt_ack"},
    {"type": "logic", "name": "o_cpu_halt_status"},
    {"type": "logic", "name": "o_cpu_run_ack"},
    {"type": "logic", "name": "mailbox_write"},
    {"type": "logic", "name": "dma_hrdata"},
    {"type": "logic", "name": "dma_hwdata"},
    {"type": "logic", "name": "dma_hready"},
    {"type": "logic", "name": "dma_hresp"},
    {"type": "logic", "name": "mpc_debug_halt_req"},
    {"type": "logic", "name": "mpc_debug_run_req"},
    {"type": "logic", "name": "mpc_reset_run_req"},
    {"type": "logic", "name": "mpc_debug_halt_ack"},
    {"type": "logic", "name": "mpc_debug_run_ack"},
    {"type": "logic", "name": "debug_brkpt_status"},
    {"type": "bit", "name": "cycleCnt"},
    {"type": "logic", "name": "mailbox_data_val"},
    {"type": "logic", "name": "dma_hready_out"},
    {"type": "int", "name": "commit_count"},
    {"type": "", "name": "wb_valid"},
    {"type": "", "name": "wb_dest"},
    {"type": "", "name": "wb_data"},
    {"type": "logic", "name": "lsu_axi_awvalid"},
    {"type": "logic", "name": "lsu_axi_awready"},
    {"type": "logic", "name": "lsu_axi_awid"},
    {"type": "logic", "name": "lsu_axi_awaddr"},
    {"type": "logic", "name": "lsu_axi_awregion"},
    {"type": "logic", "name": "lsu_axi_awlen"},
    {"type": "logic", "name": "lsu_axi_awsize"},
    {"type": "logic", "name": "lsu_axi_awburst"},
    {"type": "logic", "name": "lsu_axi_awlock"},
    {"type": "logic", "name": "lsu_axi_awcache"},
    {"type": "logic", "name": "lsu_axi_awprot"},
    {"type": "logic", "name": "lsu_axi_awqos"},
    {"type": "logic", "name": "lsu_axi_wvalid"},
    {"type": "logic", "name": "lsu_axi_wready"},
    {"type": "logic", "name": "lsu_axi_wdata"},
    {"type": "logic", "name": "lsu_axi_wstrb"},
    {"type": "logic", "name": "lsu_axi_wlast"},
    {"type": "logic", "name": "lsu_axi_bvalid"},
    {"type": "logic", "name": "lsu_axi_bready"},
    {"type": "logic", "name": "lsu_axi_bresp"},
    {"type": "logic", "name": "lsu_axi_bid"},
    {"type": "logic", "name": "lsu_axi_arvalid"},
    {"type": "logic", "name": "lsu_axi_arready"},
    {"type": "logic", "name": "lsu_axi_arid"},
    {"type": "logic", "name": "lsu_axi_araddr"},
    {"type": "logic", "name": "lsu_axi_arregion"},
    {"type": "logic", "name": "lsu_axi_arlen"},
    {"type": "logic", "name": "lsu_axi_arsize"},
    {"type": "logic", "name": "lsu_axi_arburst"},
    {"type": "logic", "name": "lsu_axi_arlock"},
    {"type": "logic", "name": "lsu_axi_arcache"},
    {"type": "logic", "name": "lsu_axi_arprot"},
    {"type": "logic", "name": "lsu_axi_arqos"},
    {"type": "logic", "name": "lsu_axi_rvalid"},
    {"type": "logic", "name": "lsu_axi_rready"},
    {"type": "logic", "name": "lsu_axi_rid"},
    {"type": "logic", "name": "lsu_axi_rdata"},
    {"type": "logic", "name": "lsu_axi_rresp"},
    {"type": "logic", "name": "lsu_axi_rlast"},
    {"type": "logic", "name": "ifu_axi_awvalid"},
    {"type": "logic", "name": "ifu_axi_awready"},
    {"type": "logic", "name": "ifu_axi_awid"},
    {"type": "logic", "name": "ifu_axi_awaddr"},
    {"type": "logic", "name": "ifu_axi_awregion"},
    {"type": "logic", "name": "ifu_axi_awlen"},
    {"type": "logic", "name": "ifu_axi_awsize"},
    {"type": "logic", "name": "ifu_axi_awburst"},
    {"type": "logic", "name": "ifu_axi_awlock"},
    {"type": "logic", "name": "ifu_axi_awcache"},
    {"type": "logic", "name": "ifu_axi_awprot"},
    {"type": "logic", "name": "ifu_axi_awqos"},
    {"type": "logic", "name": "ifu_axi_wvalid"},
    {"type": "logic", "name": "ifu_axi_wready"},
    {"type": "logic", "name": "ifu_axi_wdata"},
    {"type": "logic", "name": "ifu_axi_wstrb"},
    {"type": "logic", "name": "ifu_axi_wlast"},
    {"type": "logic", "name": "ifu_axi_bvalid"},
    {"type": "logic", "name": "ifu_axi_bready"},
    {"type": "logic", "name": "ifu_axi_bresp"},
    {"type": "logic", "name": "ifu_axi_bid"},
    {"type": "logic", "name": "ifu_axi_arvalid"},
    {"type": "logic", "name": "ifu_axi_arready"},
    {"type": "logic", "name": "ifu_axi_arid"},
    {"type": "logic", "name": "ifu_axi_araddr"},
    {"type": "logic", "name": "ifu_axi_arregion"},
    {"type": "logic", "name": "ifu_axi_arlen"},
    {"type": "logic", "name": "ifu_axi_arsize"},
    {"type": "logic", "name": "ifu_axi_arburst"},
    {"type": "logic", "name": "ifu_axi_arlock"},
    {"type": "logic", "name": "ifu_axi_arcache"},
    {"type": "logic", "name": "ifu_axi_arprot"},
    {"type": "logic", "name": "ifu_axi_arqos"},
    {"type": "logic", "name": "ifu_axi_rvalid"},
    {"type": "logic", "name": "ifu_axi_rready"},
    {"type": "logic", "name": "ifu_axi_rid"},
    {"type": "logic", "name": "ifu_axi_rdata"},
    {"type": "logic", "name": "ifu_axi_rresp"},
    {"type": "logic", "name": "ifu_axi_rlast"},
    {"type": "logic", "name": "sb_axi_awvalid"},
    {"type": "logic", "name": "sb_axi_awready"},
    {"type": "logic", "name": "sb_axi_awid"},
    {"type": "logic", "name": "sb_axi_awaddr"},
    {"type": "logic", "name": "sb_axi_awregion"},
    {"type": "logic", "name": "sb_axi_awlen"},
    {"type": "logic", "name": "sb_axi_awsize"},
    {"type": "logic", "name": "sb_axi_awburst"},
    {"type": "logic", "name": "sb_axi_awlock"},
    {"type": "logic", "name": "sb_axi_awcache"},
    {"type": "logic", "name": "sb_axi_awprot"},
    {"type": "logic", "name": "sb_axi_awqos"},
    {"type": "logic", "name": "sb_axi_wvalid"},
    {"type": "logic", "name": "sb_axi_wready"},
    {"type": "logic", "name": "sb_axi_wdata"},
    {"type": "logic", "name": "sb_axi_wstrb"},
    {"type": "logic", "name": "sb_axi_wlast"},
    {"type": "logic", "name": "sb_axi_bvalid"},
    {"type": "logic", "name": "sb_axi_bready"},
    {"type": "logic", "name": "sb_axi_bresp"},
    {"type": "logic", "name": "sb_axi_bid"},
    {"type": "logic", "name": "sb_axi_arvalid"},
    {"type": "logic", "name": "sb_axi_arready"},
    {"type": "logic", "name": "sb_axi_arid"},
    {"type": "logic", "name": "sb_axi_araddr"},
    {"type": "logic", "name": "sb_axi_arregion"},
    {"type": "logic", "name": "sb_axi_arlen"},
    {"type": "logic", "name": "sb_axi_arsize"},
    {"type": "logic", "name": "sb_axi_arburst"},
    {"type": "logic", "name": "sb_axi_arlock"},
    {"type": "logic", "name": "sb_axi_arcache"},
    {"type": "logic", "name": "sb_axi_arprot"},
    {"type": "logic", "name": "sb_axi_arqos"},
    {"type": "logic", "name": "sb_axi_rvalid"},
    {"type": "logic", "name": "sb_axi_rready"},
    {"type": "logic", "name": "sb_axi_rid"},
    {"type": "logic", "name": "sb_axi_rdata"},
    {"type": "logic", "name": "sb_axi_rresp"},
    {"type": "logic", "name": "sb_axi_rlast"},
    {"type": "logic", "name": "dma_axi_awvalid"},
    {"type": "logic", "name": "dma_axi_awready"},
    {"type": "logic", "name": "dma_axi_awid"},
    {"type": "logic", "name": "dma_axi_awaddr"},
    {"type": "logic", "name": "dma_axi_awsize"},
    {"type": "logic", "name": "dma_axi_awprot"},
    {"type": "logic", "name": "dma_axi_awlen"},
    {"type": "logic", "name": "dma_axi_awburst"},
    {"type": "logic", "name": "dma_axi_wvalid"},
    {"type": "logic", "name": "dma_axi_wready"},
    {"type": "logic", "name": "dma_axi_wdata"},
    {"type": "logic", "name": "dma_axi_wstrb"},
    {"type": "logic", "name": "dma_axi_wlast"},
    {"type": "logic", "name": "dma_axi_bvalid"},
    {"type": "logic", "name": "dma_axi_bready"},
    {"type": "logic", "name": "dma_axi_bresp"},
    {"type": "logic", "name": "dma_axi_bid"},
    {"type": "logic", "name": "dma_axi_arvalid"},
    {"type": "logic", "name": "dma_axi_arready"},
    {"type": "logic", "name": "dma_axi_arid"},
    {"type": "logic", "name": "dma_axi_araddr"},
    {"type": "logic", "name": "dma_axi_arsize"},
    {"type": "logic", "name": "dma_axi_arprot"},
    {"type": "logic", "name": "dma_axi_arlen"},
    {"type": "logic", "name": "dma_axi_arburst"},
    {"type": "logic", "name": "dma_axi_rvalid"},
    {"type": "logic", "name": "dma_axi_rready"},
    {"type": "logic", "name": "dma_axi_rid"},
    {"type": "logic", "name": "dma_axi_rdata"},
    {"type": "logic", "name": "dma_axi_rresp"},
    {"type": "logic", "name": "dma_axi_rlast"},
    {"type": "logic", "name": "lmem_axi_arvalid"},
    {"type": "logic", "name": "lmem_axi_arready"},
    {"type": "logic", "name": "lmem_axi_rvalid"},
    {"type": "logic", "name": "lmem_axi_rid"},
    {"type": "logic", "name": "lmem_axi_rresp"},
    {"type": "logic", "name": "lmem_axi_rdata"},
    {"type": "logic", "name": "lmem_axi_rlast"},
    {"type": "logic", "name": "lmem_axi_rready"},
    {"type": "logic", "name": "lmem_axi_awvalid"},
    {"type": "logic", "name": "lmem_axi_awready"},
    {"type": "logic", "name": "lmem_axi_wvalid"},
    {"type": "logic", "name": "lmem_axi_wready"},
    {"type": "logic", "name": "lmem_axi_bresp"},
    {"type": "logic", "name": "lmem_axi_bvalid"},
    {"type": "logic", "name": "lmem_axi_bid"},
    {"type": "logic", "name": "lmem_axi_bready"},
    {"type": "logic", "name": "WriteData"},
    {"type": "", "name": "abi_reg"},
    {"type": "logic", "name": "MAX_CYCLES"},
    {"type": "integer", "name": "fd"},
    {"type": "integer", "name": "tp"},
    {"type": "integer", "name": "el"},
    {"type": "int", "name": "i"},
    {"type": "bit", "name": "data"},
    {"type": "bit", "name": "addr"},
    {"type": "bit", "name": "eaddr"},
    {"type": "bit", "name": "saddr"},
    {"type": "bit", "name": "data"},
    {"type": "bit", "name": "addr"},
    {"type": "bit", "name": "saddr"},
    {"type": "bit", "name": "eaddr"},
    {"type": "logic", "name": "addr", "dir": "input"},
    {"type": "logic", "name": "data", "dir": "input"},
    {"type": "int", "name": "bank"},
    {"type": "int", "name": "indx"},
    {"type": "logic", "name": "addr", "dir": "input"},
    {"type": "logic", "name": "data", "dir": "input"},
    {"type": "int", "name": "bank"},
    {"type": "int", "name": "indx"},
    {"type": "logic", "name": "riscv_ecc32", "dir": "output"},
    {"type": "logic", "name": "data", "dir": "input"},
    {"type": "logic", "name": "synd"},
    {"type": "int", "name": "get_dccm_bank", "dir": "output"},
    {"type": "int", "name": "addr", "dir": "input"},
    {"type": "int", "name": "bank_idx", "dir": "output"},
    {"type": "int", "name": "get_iccm_bank", "dir": "output"},
    {"type": "int", "name": "addr", "dir": "input"},
    {"type": "int", "name": "bank_idx", "dir": "output"},
    {"type": "", "name": "gpr"},
    {"type": "string", "name": "dasm", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "regn", "dir": "input"},
    {"type": "logic", "name": "regv", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm16", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm16_0", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm16_ciw", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm16_cl", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm16_1", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "string", "name": "dasm16_ci", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm16_cj", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm16_cb", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm16_cr", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm16_1_3", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm16_2", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm16_cls", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "sh1", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm16_css", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "sh1", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm32", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm32_u", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "bit", "name": "imm"},
    {"type": "string", "name": "dasm32_j", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm32_jr", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "dasm32_b", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_l", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_s", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_ai", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_si", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "int", "name": "imm"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_ar", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "string", "name": "mn"},
    {"type": "string", "name": "dasm32_fence", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "string", "name": "dasm32_e", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "string", "name": "dasm32_csr", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "im", "dir": "input"},
    {"type": "bit", "name": "csr"},
    {"type": "string", "name": "dasm32_a", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"},
    {"type": "string", "name": "dasm32_amo", "dir": "output"},
    {"type": "logic", "name": "opcode", "dir": "input"},
    {"type": "logic", "name": "tid", "dir": "input"}
  ], "instances": [
    {"name": "rvtop", "defName": "swerv_wrapper", "origName": "rvtop"},
    {"name": "imem", "defName": "axi_slv__T3", "origName": "imem"},
    {"name": "lmem", "defName": "axi_slv__T4", "origName": "lmem"},
    {"name": "bridge", "defName": "axi_lsu_dma_bridge__M4_S4", "origName": "bridge"}
  ]},
  {"name": "swerv_wrapper", "origName": "swerv_wrapper", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dbg_rst_l", "dir": "input"},
    {"type": "logic", "name": "rst_vec", "dir": "input"},
    {"type": "logic", "name": "nmi_int", "dir": "input"},
    {"type": "logic", "name": "nmi_vec", "dir": "input"},
    {"type": "logic", "name": "jtag_id", "dir": "input"},
    {"type": "logic", "name": "trace_rv_i_insn_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_address_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_valid_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_exception_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_ecause_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_interrupt_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_tval_ip", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "sb_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_awid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_awid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awaddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_wdata", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wstrb", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wlast", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_araddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rdata", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rlast", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "ifu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dbg_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dma_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "timer_int", "dir": "input"},
    {"type": "logic", "name": "extintsrc_req", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_perfcnt0", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt2", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt3", "dir": "output"},
    {"type": "logic", "name": "jtag_tck", "dir": "input"},
    {"type": "logic", "name": "jtag_tms", "dir": "input"},
    {"type": "logic", "name": "jtag_tdi", "dir": "input"},
    {"type": "logic", "name": "jtag_trst_n", "dir": "input"},
    {"type": "logic", "name": "jtag_tdo", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_halt_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_reset_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_halt_ack", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_run_ack", "dir": "output"},
    {"type": "logic", "name": "debug_brkpt_status", "dir": "output"},
    {"type": "logic", "name": "i_cpu_halt_req", "dir": "input"},
    {"type": "logic", "name": "o_cpu_halt_ack", "dir": "output"},
    {"type": "logic", "name": "o_cpu_halt_status", "dir": "output"},
    {"type": "logic", "name": "o_debug_mode_status", "dir": "output"},
    {"type": "logic", "name": "i_cpu_run_req", "dir": "input"},
    {"type": "logic", "name": "o_cpu_run_ack", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "mbist_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "dccm_wren"},
    {"type": "logic", "name": "dccm_rden"},
    {"type": "logic", "name": "dccm_wr_addr"},
    {"type": "logic", "name": "dccm_rd_addr_lo"},
    {"type": "logic", "name": "dccm_rd_addr_hi"},
    {"type": "logic", "name": "dccm_wr_data"},
    {"type": "logic", "name": "dccm_rd_data_lo"},
    {"type": "logic", "name": "dccm_rd_data_hi"},
    {"type": "logic", "name": "lsu_freeze_dc3"},
    {"type": "logic", "name": "ic_rw_addr"},
    {"type": "logic", "name": "ic_wr_en"},
    {"type": "logic", "name": "ic_rd_en"},
    {"type": "logic", "name": "ic_tag_valid"},
    {"type": "logic", "name": "ic_rd_hit"},
    {"type": "logic", "name": "ic_tag_perr"},
    {"type": "logic", "name": "ic_debug_addr"},
    {"type": "logic", "name": "ic_debug_rd_en"},
    {"type": "logic", "name": "ic_debug_wr_en"},
    {"type": "logic", "name": "ic_debug_tag_array"},
    {"type": "logic", "name": "ic_debug_way"},
    {"type": "logic", "name": "ictag_debug_rd_data"},
    {"type": "logic", "name": "ic_wr_data"},
    {"type": "logic", "name": "ic_rd_data"},
    {"type": "logic", "name": "ic_debug_wr_data"},
    {"type": "logic", "name": "ic_premux_data"},
    {"type": "logic", "name": "ic_sel_premux_data"},
    {"type": "logic", "name": "iccm_rw_addr"},
    {"type": "logic", "name": "iccm_wren"},
    {"type": "logic", "name": "iccm_rden"},
    {"type": "logic", "name": "iccm_wr_size"},
    {"type": "logic", "name": "iccm_wr_data"},
    {"type": "logic", "name": "iccm_rd_data"},
    {"type": "logic", "name": "core_rst_l"},
    {"type": "logic", "name": "jtag_tdoEn"},
    {"type": "logic", "name": "dccm_clk_override"},
    {"type": "logic", "name": "icm_clk_override"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable"},
    {"type": "logic", "name": "dmi_reg_en"},
    {"type": "logic", "name": "dmi_reg_addr"},
    {"type": "logic", "name": "dmi_reg_wr_en"},
    {"type": "logic", "name": "dmi_reg_wdata"},
    {"type": "logic", "name": "dmi_reg_rdata"},
    {"type": "logic", "name": "dmi_hard_reset"},
    {"type": "logic", "name": "f_Enc8to3", "dir": "output"},
    {"type": "logic", "name": "Dec_value", "dir": "input"},
    {"type": "logic", "name": "Enc_value"}
  ], "instances": [
    {"name": "swerv", "defName": "swerv", "origName": "swerv"},
    {"name": "mem", "defName": "mem", "origName": "mem"},
    {"name": "dmi_wrapper", "defName": "dmi_wrapper", "origName": "dmi_wrapper"}
  ]},
  {"name": "axi_lsu_dma_bridge__M4_S4", "origName": "axi_lsu_dma_bridge", "vars": [
    {"type": "logic", "name": "M_ID_WIDTH"},
    {"type": "logic", "name": "S0_ID_WIDTH"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "reset_l", "dir": "input"},
    {"type": "logic", "name": "m_arvalid", "dir": "input"},
    {"type": "logic", "name": "m_arid", "dir": "input"},
    {"type": "logic", "name": "m_araddr", "dir": "input"},
    {"type": "logic", "name": "m_arready", "dir": "output"},
    {"type": "logic", "name": "m_rvalid", "dir": "output"},
    {"type": "logic", "name": "m_rready", "dir": "input"},
    {"type": "logic", "name": "m_rdata", "dir": "output"},
    {"type": "logic", "name": "m_rid", "dir": "output"},
    {"type": "logic", "name": "m_rresp", "dir": "output"},
    {"type": "logic", "name": "m_rlast", "dir": "output"},
    {"type": "logic", "name": "m_awvalid", "dir": "input"},
    {"type": "logic", "name": "m_awid", "dir": "input"},
    {"type": "logic", "name": "m_awaddr", "dir": "input"},
    {"type": "logic", "name": "m_awready", "dir": "output"},
    {"type": "logic", "name": "m_wvalid", "dir": "input"},
    {"type": "logic", "name": "m_wready", "dir": "output"},
    {"type": "logic", "name": "m_bresp", "dir": "output"},
    {"type": "logic", "name": "m_bvalid", "dir": "output"},
    {"type": "logic", "name": "m_bid", "dir": "output"},
    {"type": "logic", "name": "m_bready", "dir": "input"},
    {"type": "logic", "name": "s0_arvalid", "dir": "output"},
    {"type": "logic", "name": "s0_arready", "dir": "input"},
    {"type": "logic", "name": "s0_rvalid", "dir": "input"},
    {"type": "logic", "name": "s0_rid", "dir": "input"},
    {"type": "logic", "name": "s0_rresp", "dir": "input"},
    {"type": "logic", "name": "s0_rdata", "dir": "input"},
    {"type": "logic", "name": "s0_rlast", "dir": "input"},
    {"type": "logic", "name": "s0_rready", "dir": "output"},
    {"type": "logic", "name": "s0_awvalid", "dir": "output"},
    {"type": "logic", "name": "s0_awready", "dir": "input"},
    {"type": "logic", "name": "s0_wvalid", "dir": "output"},
    {"type": "logic", "name": "s0_wready", "dir": "input"},
    {"type": "logic", "name": "s0_bresp", "dir": "input"},
    {"type": "logic", "name": "s0_bvalid", "dir": "input"},
    {"type": "logic", "name": "s0_bid", "dir": "input"},
    {"type": "logic", "name": "s0_bready", "dir": "output"},
    {"type": "logic", "name": "s1_arvalid", "dir": "output"},
    {"type": "logic", "name": "s1_arready", "dir": "input"},
    {"type": "logic", "name": "s1_rvalid", "dir": "input"},
    {"type": "logic", "name": "s1_rresp", "dir": "input"},
    {"type": "logic", "name": "s1_rdata", "dir": "input"},
    {"type": "logic", "name": "s1_rlast", "dir": "input"},
    {"type": "logic", "name": "s1_rready", "dir": "output"},
    {"type": "logic", "name": "s1_awvalid", "dir": "output"},
    {"type": "logic", "name": "s1_awready", "dir": "input"},
    {"type": "logic", "name": "s1_wvalid", "dir": "output"},
    {"type": "logic", "name": "s1_wready", "dir": "input"},
    {"type": "logic", "name": "s1_bresp", "dir": "input"},
    {"type": "logic", "name": "s1_bvalid", "dir": "input"},
    {"type": "logic", "name": "s1_bready", "dir": "output"},
    {"type": "logic", "name": "ICCM_BASE"},
    {"type": "logic", "name": "IDFIFOSZ"},
    {"type": "bit", "name": "iccm_real_base_addr"},
    {"type": "logic", "name": "ar_slave_select"},
    {"type": "logic", "name": "aw_slave_select"},
    {"type": "logic", "name": "w_slave_select"},
    {"type": "logic", "name": "rresp_select"},
    {"type": "logic", "name": "bresp_select"},
    {"type": "logic", "name": "ar_iccm_select"},
    {"type": "logic", "name": "aw_iccm_select"},
    {"type": "logic", "name": "wsel_iptr"},
    {"type": "logic", "name": "wsel_optr"},
    {"type": "logic", "name": "wsel_count"},
    {"type": "logic", "name": "wsel"},
    {"type": "", "name": "arid"},
    {"type": "", "name": "awid"},
    {"type": "logic", "name": "arid_cnt"},
    {"type": "logic", "name": "awid_cnt"},
    {"type": "logic", "name": "rid_cnt"},
    {"type": "logic", "name": "bid_cnt"}
  ], "instances": []},
  {"name": "axi_slv__T4", "origName": "axi_slv", "vars": [
    {"type": "logic", "name": "TAGW"},
    {"type": "logic", "name": "aclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "arvalid", "dir": "input"},
    {"type": "logic", "name": "arready", "dir": "output"},
    {"type": "logic", "name": "araddr", "dir": "input"},
    {"type": "logic", "name": "arid", "dir": "input"},
    {"type": "logic", "name": "arlen", "dir": "input"},
    {"type": "logic", "name": "arburst", "dir": "input"},
    {"type": "logic", "name": "arsize", "dir": "input"},
    {"type": "logic", "name": "rvalid", "dir": "output"},
    {"type": "logic", "name": "rready", "dir": "input"},
    {"type": "logic", "name": "rdata", "dir": "output"},
    {"type": "logic", "name": "rresp", "dir": "output"},
    {"type": "logic", "name": "rid", "dir": "output"},
    {"type": "logic", "name": "rlast", "dir": "output"},
    {"type": "logic", "name": "awvalid", "dir": "input"},
    {"type": "logic", "name": "awready", "dir": "output"},
    {"type": "logic", "name": "awaddr", "dir": "input"},
    {"type": "logic", "name": "awid", "dir": "input"},
    {"type": "logic", "name": "awlen", "dir": "input"},
    {"type": "logic", "name": "awburst", "dir": "input"},
    {"type": "logic", "name": "awsize", "dir": "input"},
    {"type": "logic", "name": "wdata", "dir": "input"},
    {"type": "logic", "name": "wstrb", "dir": "input"},
    {"type": "logic", "name": "wvalid", "dir": "input"},
    {"type": "logic", "name": "wready", "dir": "output"},
    {"type": "logic", "name": "bvalid", "dir": "output"},
    {"type": "logic", "name": "bready", "dir": "input"},
    {"type": "logic", "name": "bresp", "dir": "output"},
    {"type": "logic", "name": "bid", "dir": "output"},
    {"type": "logic", "name": "MAILBOX_ADDR"},
    {"type": "logic", "name": "MEM_SIZE_DW"},
    {"type": "", "name": "mem"},
    {"type": "bit", "name": "memdata"},
    {"type": "logic", "name": "WriteData"},
    {"type": "logic", "name": "mailbox_write"}
  ], "instances": []},
  {"name": "axi_slv__T3", "origName": "axi_slv", "vars": [
    {"type": "logic", "name": "TAGW"},
    {"type": "logic", "name": "aclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "arvalid", "dir": "input"},
    {"type": "logic", "name": "arready", "dir": "output"},
    {"type": "logic", "name": "araddr", "dir": "input"},
    {"type": "logic", "name": "arid", "dir": "input"},
    {"type": "logic", "name": "arlen", "dir": "input"},
    {"type": "logic", "name": "arburst", "dir": "input"},
    {"type": "logic", "name": "arsize", "dir": "input"},
    {"type": "logic", "name": "rvalid", "dir": "output"},
    {"type": "logic", "name": "rready", "dir": "input"},
    {"type": "logic", "name": "rdata", "dir": "output"},
    {"type": "logic", "name": "rresp", "dir": "output"},
    {"type": "logic", "name": "rid", "dir": "output"},
    {"type": "logic", "name": "rlast", "dir": "output"},
    {"type": "logic", "name": "awvalid", "dir": "input"},
    {"type": "logic", "name": "awready", "dir": "output"},
    {"type": "logic", "name": "awaddr", "dir": "input"},
    {"type": "logic", "name": "awid", "dir": "input"},
    {"type": "logic", "name": "awlen", "dir": "input"},
    {"type": "logic", "name": "awburst", "dir": "input"},
    {"type": "logic", "name": "awsize", "dir": "input"},
    {"type": "logic", "name": "wdata", "dir": "input"},
    {"type": "logic", "name": "wstrb", "dir": "input"},
    {"type": "logic", "name": "wvalid", "dir": "input"},
    {"type": "logic", "name": "wready", "dir": "output"},
    {"type": "logic", "name": "bvalid", "dir": "output"},
    {"type": "logic", "name": "bready", "dir": "input"},
    {"type": "logic", "name": "bresp", "dir": "output"},
    {"type": "logic", "name": "bid", "dir": "output"},
    {"type": "logic", "name": "MAILBOX_ADDR"},
    {"type": "logic", "name": "MEM_SIZE_DW"},
    {"type": "", "name": "mem"},
    {"type": "bit", "name": "memdata"},
    {"type": "logic", "name": "WriteData"},
    {"type": "logic", "name": "mailbox_write"}
  ], "instances": []},
  {"name": "mem", "origName": "mem", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_clk_override", "dir": "input"},
    {"type": "logic", "name": "icm_clk_override", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "dccm_wren", "dir": "input"},
    {"type": "logic", "name": "dccm_rden", "dir": "input"},
    {"type": "logic", "name": "dccm_wr_addr", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_addr_lo", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_addr_hi", "dir": "input"},
    {"type": "logic", "name": "dccm_wr_data", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_data_lo", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_data_hi", "dir": "output"},
    {"type": "logic", "name": "iccm_rw_addr", "dir": "input"},
    {"type": "logic", "name": "iccm_wren", "dir": "input"},
    {"type": "logic", "name": "iccm_rden", "dir": "input"},
    {"type": "logic", "name": "iccm_wr_size", "dir": "input"},
    {"type": "logic", "name": "iccm_wr_data", "dir": "input"},
    {"type": "logic", "name": "iccm_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "input"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "input"},
    {"type": "logic", "name": "ic_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "input"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "input"},
    {"type": "logic", "name": "ic_debug_way", "dir": "input"},
    {"type": "logic", "name": "ic_rd_data", "dir": "output"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "output"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DCCM_ENABLE"},
    {"type": "logic", "name": "free_clk"}
  ], "instances": [
    {"name": "free_cg", "defName": "rvoclkhdr", "origName": "free_cg"},
    {"name": "dccm", "defName": "lsu_dccm_mem", "origName": "dccm"},
    {"name": "icm", "defName": "ifu_ic_mem", "origName": "icm"},
    {"name": "iccm", "defName": "ifu_iccm_mem", "origName": "iccm"}
  ]},
  {"name": "swerv", "origName": "swerv", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dbg_rst_l", "dir": "input"},
    {"type": "logic", "name": "rst_vec", "dir": "input"},
    {"type": "logic", "name": "nmi_int", "dir": "input"},
    {"type": "logic", "name": "nmi_vec", "dir": "input"},
    {"type": "logic", "name": "core_rst_l", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_insn_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_address_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_valid_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_exception_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_ecause_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_interrupt_ip", "dir": "output"},
    {"type": "logic", "name": "trace_rv_i_tval_ip", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_clk_override", "dir": "output"},
    {"type": "logic", "name": "icm_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "output"},
    {"type": "logic", "name": "i_cpu_halt_req", "dir": "input"},
    {"type": "logic", "name": "i_cpu_run_req", "dir": "input"},
    {"type": "logic", "name": "o_cpu_halt_ack", "dir": "output"},
    {"type": "logic", "name": "o_cpu_halt_status", "dir": "output"},
    {"type": "logic", "name": "o_cpu_run_ack", "dir": "output"},
    {"type": "logic", "name": "o_debug_mode_status", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_halt_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_reset_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_halt_ack", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_run_ack", "dir": "output"},
    {"type": "logic", "name": "debug_brkpt_status", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt0", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt2", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt3", "dir": "output"},
    {"type": "logic", "name": "dccm_wren", "dir": "output"},
    {"type": "logic", "name": "dccm_rden", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_addr", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_lo", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_hi", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_data_lo", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_data_hi", "dir": "input"},
    {"type": "logic", "name": "iccm_rw_addr", "dir": "output"},
    {"type": "logic", "name": "iccm_wren", "dir": "output"},
    {"type": "logic", "name": "iccm_rden", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_size", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "iccm_rd_data", "dir": "input"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "output"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "output"},
    {"type": "logic", "name": "ic_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_wr_data", "dir": "output"},
    {"type": "logic", "name": "ic_rd_data", "dir": "input"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "output"},
    {"type": "logic", "name": "ic_premux_data", "dir": "output"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "output"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "output"},
    {"type": "logic", "name": "ic_debug_way", "dir": "output"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "input"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "sb_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_awid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_awid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awaddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_wdata", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wstrb", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wlast", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_araddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rdata", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rlast", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "ifu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dbg_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dma_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_en", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_addr", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_wr_en", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_wdata", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_rdata", "dir": "output"},
    {"type": "logic", "name": "dmi_hard_reset", "dir": "input"},
    {"type": "logic", "name": "extintsrc_req", "dir": "input"},
    {"type": "logic", "name": "timer_int", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "ifu_pmu_instr_aligned"},
    {"type": "logic", "name": "ifu_pmu_align_stall"},
    {"type": "logic", "name": "dma_slv_algn_err"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_valid"},
    {"type": "cache_debug_pkt_t", "name": "dec_tlu_ic_diag_pkt"},
    {"type": "logic", "name": "gpr_i0_rs1_d"},
    {"type": "logic", "name": "gpr_i0_rs2_d"},
    {"type": "logic", "name": "gpr_i1_rs1_d"},
    {"type": "logic", "name": "gpr_i1_rs2_d"},
    {"type": "logic", "name": "i0_rs1_bypass_data_d"},
    {"type": "logic", "name": "i0_rs2_bypass_data_d"},
    {"type": "logic", "name": "i1_rs1_bypass_data_d"},
    {"type": "logic", "name": "i1_rs2_bypass_data_d"},
    {"type": "logic", "name": "exu_i0_result_e1"},
    {"type": "logic", "name": "exu_i1_result_e1"},
    {"type": "logic", "name": "exu_i0_pc_e1"},
    {"type": "logic", "name": "exu_i1_pc_e1"},
    {"type": "logic", "name": "exu_npc_e4"},
    {"type": "logic", "name": "dec_tlu_i0_pc_e4"},
    {"type": "logic", "name": "dec_tlu_i1_pc_e4"},
    {"type": "alu_pkt_t", "name": "i0_ap"},
    {"type": "alu_pkt_t", "name": "i1_ap"},
    {"type": "", "name": "trigger_pkt_any"},
    {"type": "logic", "name": "lsu_trigger_match_dc3"},
    {"type": "logic", "name": "dec_ib3_valid_d"},
    {"type": "logic", "name": "dec_ib2_valid_d"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d"},
    {"type": "logic", "name": "dec_i0_immed_d"},
    {"type": "logic", "name": "dec_i1_immed_d"},
    {"type": "logic", "name": "dec_i0_br_immed_d"},
    {"type": "logic", "name": "dec_i1_br_immed_d"},
    {"type": "logic", "name": "dec_i0_select_pc_d"},
    {"type": "logic", "name": "dec_i1_select_pc_d"},
    {"type": "logic", "name": "dec_i0_pc_d"},
    {"type": "logic", "name": "dec_i1_pc_d"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_d"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_d"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_d"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_d"},
    {"type": "logic", "name": "dec_i0_alu_decode_d"},
    {"type": "logic", "name": "dec_i1_alu_decode_d"},
    {"type": "rets_pkt_t", "name": "exu_rets_e1_pkt"},
    {"type": "rets_pkt_t", "name": "exu_rets_e4_pkt"},
    {"type": "logic", "name": "dec_tlu_cancel_e4"},
    {"type": "logic", "name": "ifu_miss_state_idle"},
    {"type": "logic", "name": "dec_tlu_flush_noredir_wb"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb"},
    {"type": "logic", "name": "dec_tlu_flush_err_wb"},
    {"type": "logic", "name": "ifu_i0_valid"},
    {"type": "logic", "name": "ifu_i1_valid"},
    {"type": "logic", "name": "ifu_i0_instr"},
    {"type": "logic", "name": "ifu_i1_instr"},
    {"type": "logic", "name": "ifu_i0_pc"},
    {"type": "logic", "name": "ifu_i1_pc"},
    {"type": "logic", "name": "exu_i0_flush_final"},
    {"type": "logic", "name": "exu_i1_flush_final"},
    {"type": "logic", "name": "exu_flush_final"},
    {"type": "logic", "name": "exu_flush_upper_e2"},
    {"type": "logic", "name": "exu_flush_path_final"},
    {"type": "logic", "name": "exu_lsu_rs1_d"},
    {"type": "logic", "name": "exu_lsu_rs2_d"},
    {"type": "lsu_pkt_t", "name": "lsu_p"},
    {"type": "logic", "name": "dec_lsu_offset_d"},
    {"type": "logic", "name": "dec_i0_lsu_d"},
    {"type": "logic", "name": "dec_i1_lsu_d"},
    {"type": "logic", "name": "lsu_result_dc3"},
    {"type": "logic", "name": "lsu_result_corr_dc4"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc3"},
    {"type": "logic", "name": "lsu_single_ecc_error_incr"},
    {"type": "logic", "name": "lsu_freeze_external_ints_dc3"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any"},
    {"type": "logic", "name": "lsu_load_stall_any"},
    {"type": "logic", "name": "lsu_store_stall_any"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc3"},
    {"type": "logic", "name": "lsu_idle_any"},
    {"type": "logic", "name": "lsu_halt_idle_any"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag"},
    {"type": "logic", "name": "lsu_nonblock_load_data"},
    {"type": "logic", "name": "flush_final_e3"},
    {"type": "logic", "name": "i0_flush_final_e3"},
    {"type": "logic", "name": "dec_csr_ren_d"},
    {"type": "logic", "name": "exu_csr_rs1_e1"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb"},
    {"type": "logic", "name": "dec_tlu_i0_kill_writeb_wb"},
    {"type": "logic", "name": "dec_tlu_i1_kill_writeb_wb"},
    {"type": "logic", "name": "dec_tlu_fence_i_wb"},
    {"type": "logic", "name": "dec_tlu_i0_valid_e4"},
    {"type": "logic", "name": "dec_tlu_i1_valid_e4"},
    {"type": "logic", "name": "dec_tlu_flush_path_wb"},
    {"type": "logic", "name": "dec_tlu_mrac_ff"},
    {"type": "logic", "name": "ifu_i0_pc4"},
    {"type": "logic", "name": "ifu_i1_pc4"},
    {"type": "mul_pkt_t", "name": "mul_p"},
    {"type": "logic", "name": "exu_mul_result_e3"},
    {"type": "logic", "name": "dec_i0_mul_d"},
    {"type": "logic", "name": "dec_i1_mul_d"},
    {"type": "div_pkt_t", "name": "div_p"},
    {"type": "logic", "name": "exu_div_result"},
    {"type": "logic", "name": "exu_div_finish"},
    {"type": "logic", "name": "exu_div_stall"},
    {"type": "logic", "name": "dec_i0_div_d"},
    {"type": "logic", "name": "dec_i1_div_d"},
    {"type": "logic", "name": "ifu_illegal_inst"},
    {"type": "logic", "name": "dec_i1_valid_e1"},
    {"type": "logic", "name": "dec_div_decode_e4"},
    {"type": "logic", "name": "pred_correct_npc_e2"},
    {"type": "logic", "name": "exu_i0_result_e4"},
    {"type": "logic", "name": "exu_i1_result_e4"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e3"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e3"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e3"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e3"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e3"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e3"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e3"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e3"},
    {"type": "logic", "name": "dec_i0_sec_decode_e3"},
    {"type": "logic", "name": "dec_i1_sec_decode_e3"},
    {"type": "logic", "name": "dec_i0_pc_e3"},
    {"type": "logic", "name": "dec_i1_pc_e3"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e2"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e2"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e2"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e2"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e2"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e2"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e2"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e2"},
    {"type": "logic", "name": "exu_i0_flush_lower_e4"},
    {"type": "logic", "name": "exu_i1_flush_lower_e4"},
    {"type": "logic", "name": "exu_i0_flush_path_e4"},
    {"type": "logic", "name": "exu_i1_flush_path_e4"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br0_wb_pkt"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br1_wb_pkt"},
    {"type": "predict_pkt_t", "name": "exu_mp_pkt"},
    {"type": "logic", "name": "exu_mp_eghr"},
    {"type": "logic", "name": "exu_i0_br_fghr_e4"},
    {"type": "logic", "name": "exu_i0_br_hist_e4"},
    {"type": "logic", "name": "exu_i0_br_bank_e4"},
    {"type": "logic", "name": "exu_i0_br_error_e4"},
    {"type": "logic", "name": "exu_i0_br_start_error_e4"},
    {"type": "logic", "name": "exu_i0_br_valid_e4"},
    {"type": "logic", "name": "exu_i0_br_mp_e4"},
    {"type": "logic", "name": "exu_i0_br_ret_e4"},
    {"type": "logic", "name": "exu_i0_br_call_e4"},
    {"type": "logic", "name": "exu_i0_br_middle_e4"},
    {"type": "logic", "name": "exu_i1_br_fghr_e4"},
    {"type": "logic", "name": "exu_i1_br_hist_e4"},
    {"type": "logic", "name": "exu_i1_br_bank_e4"},
    {"type": "logic", "name": "exu_i1_br_error_e4"},
    {"type": "logic", "name": "exu_i1_br_start_error_e4"},
    {"type": "logic", "name": "exu_i1_br_valid_e4"},
    {"type": "logic", "name": "exu_i1_br_mp_e4"},
    {"type": "logic", "name": "exu_i1_br_ret_e4"},
    {"type": "logic", "name": "exu_i1_br_call_e4"},
    {"type": "logic", "name": "exu_i1_br_middle_e4"},
    {"type": "logic", "name": "exu_i0_br_way_e4"},
    {"type": "logic", "name": "exu_i1_br_way_e4"},
    {"type": "logic", "name": "dec_i0_lsu_decode_d"},
    {"type": "logic", "name": "exu_i0_br_index_e4"},
    {"type": "logic", "name": "exu_i1_br_index_e4"},
    {"type": "logic", "name": "dma_mem_dccm_req"},
    {"type": "logic", "name": "dma_dccm_req"},
    {"type": "logic", "name": "dma_iccm_req"},
    {"type": "logic", "name": "dma_mem_addr"},
    {"type": "logic", "name": "dma_mem_sz"},
    {"type": "logic", "name": "dma_mem_write"},
    {"type": "logic", "name": "dma_mem_wdata"},
    {"type": "logic", "name": "dccm_dma_rvalid"},
    {"type": "logic", "name": "dccm_dma_ecc_error"},
    {"type": "logic", "name": "dccm_dma_rdata"},
    {"type": "logic", "name": "iccm_dma_rvalid"},
    {"type": "logic", "name": "iccm_dma_ecc_error"},
    {"type": "logic", "name": "iccm_dma_rdata"},
    {"type": "logic", "name": "dma_dccm_stall_any"},
    {"type": "logic", "name": "dma_iccm_stall_any"},
    {"type": "logic", "name": "dccm_ready"},
    {"type": "logic", "name": "iccm_ready"},
    {"type": "logic", "name": "i0_result_e4_eff"},
    {"type": "logic", "name": "i1_result_e4_eff"},
    {"type": "logic", "name": "i0_result_e2"},
    {"type": "logic", "name": "ifu_i0_icaf"},
    {"type": "logic", "name": "ifu_i1_icaf"},
    {"type": "logic", "name": "ifu_i0_icaf_second"},
    {"type": "logic", "name": "ifu_i1_icaf_second"},
    {"type": "logic", "name": "ifu_i0_perr"},
    {"type": "logic", "name": "ifu_i1_perr"},
    {"type": "logic", "name": "ifu_i0_sbecc"},
    {"type": "logic", "name": "ifu_i1_sbecc"},
    {"type": "logic", "name": "ifu_i0_dbecc"},
    {"type": "logic", "name": "ifu_i1_dbecc"},
    {"type": "logic", "name": "iccm_dma_sb_error"},
    {"type": "br_pkt_t", "name": "i0_brp"},
    {"type": "br_pkt_t", "name": "i1_brp"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_d"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_d"},
    {"type": "logic", "name": "picm_wren"},
    {"type": "logic", "name": "picm_rden"},
    {"type": "logic", "name": "picm_mken"},
    {"type": "logic", "name": "picm_addr"},
    {"type": "logic", "name": "picm_wr_data"},
    {"type": "logic", "name": "picm_rd_data"},
    {"type": "logic", "name": "dec_tlu_sec_alu_disable"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable"},
    {"type": "logic", "name": "dec_tlu_non_blocking_disable"},
    {"type": "logic", "name": "dec_tlu_fast_div_disable"},
    {"type": "logic", "name": "dec_tlu_bpred_disable"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable"},
    {"type": "logic", "name": "dec_tlu_dma_qos_prty"},
    {"type": "logic", "name": "dec_tlu_misc_clk_override"},
    {"type": "logic", "name": "dec_tlu_exu_clk_override"},
    {"type": "logic", "name": "dec_tlu_ifu_clk_override"},
    {"type": "logic", "name": "dec_tlu_lsu_clk_override"},
    {"type": "logic", "name": "dec_tlu_bus_clk_override"},
    {"type": "logic", "name": "dec_tlu_pic_clk_override"},
    {"type": "logic", "name": "dec_tlu_dccm_clk_override"},
    {"type": "logic", "name": "dec_tlu_icm_clk_override"},
    {"type": "logic", "name": "dbg_cmd_addr"},
    {"type": "logic", "name": "dbg_cmd_wrdata"},
    {"type": "logic", "name": "dbg_cmd_valid"},
    {"type": "logic", "name": "dbg_cmd_write"},
    {"type": "logic", "name": "dbg_cmd_type"},
    {"type": "logic", "name": "dbg_cmd_size"},
    {"type": "logic", "name": "dbg_halt_req"},
    {"type": "logic", "name": "dbg_resume_req"},
    {"type": "logic", "name": "dbg_core_rst_l"},
    {"type": "logic", "name": "core_dbg_cmd_done"},
    {"type": "logic", "name": "core_dbg_cmd_fail"},
    {"type": "logic", "name": "core_dbg_rddata"},
    {"type": "logic", "name": "dma_dbg_cmd_done"},
    {"type": "logic", "name": "dma_dbg_cmd_fail"},
    {"type": "logic", "name": "dma_dbg_rddata"},
    {"type": "logic", "name": "dbg_dma_bubble"},
    {"type": "logic", "name": "dma_dbg_ready"},
    {"type": "logic", "name": "dec_dbg_rddata"},
    {"type": "logic", "name": "dec_dbg_cmd_done"},
    {"type": "logic", "name": "dec_dbg_cmd_fail"},
    {"type": "logic", "name": "dec_tlu_mpc_halted_only"},
    {"type": "logic", "name": "dec_tlu_dbg_halted"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted"},
    {"type": "logic", "name": "dec_tlu_resume_ack"},
    {"type": "logic", "name": "dec_tlu_debug_mode"},
    {"type": "logic", "name": "dec_debug_wdata_rs1_d"},
    {"type": "logic", "name": "dec_tlu_stall_dma"},
    {"type": "logic", "name": "dec_i0_data_en"},
    {"type": "logic", "name": "dec_i0_ctl_en"},
    {"type": "logic", "name": "dec_i1_data_en"},
    {"type": "logic", "name": "dec_i1_ctl_en"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2"},
    {"type": "logic", "name": "exu_pmu_i0_br_misp"},
    {"type": "logic", "name": "exu_pmu_i0_br_ataken"},
    {"type": "logic", "name": "exu_pmu_i0_pc4"},
    {"type": "logic", "name": "exu_pmu_i1_br_misp"},
    {"type": "logic", "name": "exu_pmu_i1_br_ataken"},
    {"type": "logic", "name": "exu_pmu_i1_pc4"},
    {"type": "logic", "name": "lsu_pmu_misaligned_dc3"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned"},
    {"type": "logic", "name": "lsu_pmu_bus_error"},
    {"type": "logic", "name": "lsu_pmu_bus_busy"},
    {"type": "logic", "name": "ifu_pmu_fetch_stall"},
    {"type": "logic", "name": "ifu_pmu_ic_miss"},
    {"type": "logic", "name": "ifu_pmu_ic_hit"},
    {"type": "logic", "name": "ifu_pmu_bus_error"},
    {"type": "logic", "name": "ifu_pmu_bus_busy"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn"},
    {"type": "logic", "name": "active_state"},
    {"type": "logic", "name": "free_clk"},
    {"type": "logic", "name": "active_clk"},
    {"type": "logic", "name": "dec_pause_state_cg"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error"},
    {"type": "logic", "name": "ifu_i0_cinst"},
    {"type": "logic", "name": "ifu_i1_cinst"},
    {"type": "trace_pkt_t", "name": "trace_rv_trace_pkt"},
    {"type": "logic", "name": "pic_claimid"},
    {"type": "logic", "name": "pic_pl"},
    {"type": "logic", "name": "dec_tlu_meicurpl"},
    {"type": "logic", "name": "dec_tlu_meipt"},
    {"type": "logic", "name": "mexintpend"},
    {"type": "logic", "name": "mhwakeup"},
    {"type": "logic", "name": "dec_tlu_claim_ack_wb"}
  ], "instances": [
    {"name": "free_cg", "defName": "rvoclkhdr", "origName": "free_cg"},
    {"name": "active_cg", "defName": "rvoclkhdr", "origName": "active_cg"},
    {"name": "dbg", "defName": "dbg", "origName": "dbg"},
    {"name": "ifu", "defName": "ifu", "origName": "ifu"},
    {"name": "exu", "defName": "exu", "origName": "exu"},
    {"name": "lsu", "defName": "lsu", "origName": "lsu"},
    {"name": "dec", "defName": "dec", "origName": "dec"},
    {"name": "pic_ctrl_inst", "defName": "pic_ctrl", "origName": "pic_ctrl_inst"},
    {"name": "dma_ctrl", "defName": "dma_ctrl", "origName": "dma_ctrl"}
  ]},
  {"name": "dmi_wrapper", "origName": "dmi_wrapper", "vars": [
    {"type": "logic", "name": "trst_n", "dir": "input"},
    {"type": "logic", "name": "tck", "dir": "input"},
    {"type": "logic", "name": "tms", "dir": "input"},
    {"type": "logic", "name": "tdi", "dir": "input"},
    {"type": "logic", "name": "tdo", "dir": "output"},
    {"type": "logic", "name": "tdoEnable", "dir": "output"},
    {"type": "logic", "name": "core_rst_n", "dir": "input"},
    {"type": "logic", "name": "core_clk", "dir": "input"},
    {"type": "logic", "name": "jtag_id", "dir": "input"},
    {"type": "logic", "name": "rd_data", "dir": "input"},
    {"type": "logic", "name": "reg_wr_data", "dir": "output"},
    {"type": "logic", "name": "reg_wr_addr", "dir": "output"},
    {"type": "logic", "name": "reg_en", "dir": "output"},
    {"type": "logic", "name": "reg_wr_en", "dir": "output"},
    {"type": "logic", "name": "dmi_hard_reset", "dir": "output"},
    {"type": "logic", "name": "rd_en"},
    {"type": "logic", "name": "wr_en"},
    {"type": "logic", "name": "dmireset"}
  ], "instances": [
    {"name": "i_jtag_tap", "defName": "rvjtag_tap", "origName": "i_jtag_tap"},
    {"name": "i_dmi_jtag_to_core_sync", "defName": "dmi_jtag_to_core_sync", "origName": "i_dmi_jtag_to_core_sync"}
  ]},
  {"name": "pic_ctrl", "origName": "pic_ctrl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "extintsrc_req", "dir": "input"},
    {"type": "logic", "name": "picm_addr", "dir": "input"},
    {"type": "logic", "name": "picm_wr_data", "dir": "input"},
    {"type": "logic", "name": "picm_wren", "dir": "input"},
    {"type": "logic", "name": "picm_rden", "dir": "input"},
    {"type": "logic", "name": "picm_mken", "dir": "input"},
    {"type": "logic", "name": "meicurpl", "dir": "input"},
    {"type": "logic", "name": "meipt", "dir": "input"},
    {"type": "logic", "name": "mexintpend", "dir": "output"},
    {"type": "logic", "name": "claimid", "dir": "output"},
    {"type": "logic", "name": "pl", "dir": "output"},
    {"type": "logic", "name": "picm_rd_data", "dir": "output"},
    {"type": "logic", "name": "mhwakeup", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "NUM_LEVELS"},
    {"type": "logic", "name": "INTPRIORITY_BASE_ADDR"},
    {"type": "logic", "name": "INTPEND_BASE_ADDR"},
    {"type": "logic", "name": "INTENABLE_BASE_ADDR"},
    {"type": "logic", "name": "EXT_INTR_PIC_CONFIG"},
    {"type": "logic", "name": "EXT_INTR_GW_CONFIG"},
    {"type": "logic", "name": "EXT_INTR_GW_CLEAR"},
    {"type": "logic", "name": "INTPEND_SIZE"},
    {"type": "logic", "name": "INT_GRPS"},
    {"type": "logic", "name": "INTPRIORITY_BITS"},
    {"type": "logic", "name": "ID_BITS"},
    {"type": "", "name": "GW_CONFIG"},
    {"type": "logic", "name": "addr_intpend_base_match"},
    {"type": "logic", "name": "addr_intenable_base_match"},
    {"type": "logic", "name": "addr_intpriority_base_match"},
    {"type": "logic", "name": "addr_config_pic_match"},
    {"type": "logic", "name": "addr_config_gw_base_match"},
    {"type": "logic", "name": "addr_clear_gw_base_match"},
    {"type": "logic", "name": "mexintpend_in"},
    {"type": "logic", "name": "mhwakeup_in"},
    {"type": "logic", "name": "intpend_reg_read"},
    {"type": "logic", "name": "picm_rd_data_in"},
    {"type": "logic", "name": "intpend_rd_out"},
    {"type": "logic", "name": "intenable_rd_out"},
    {"type": "logic", "name": "intpriority_rd_out"},
    {"type": "logic", "name": "gw_config_rd_out"},
    {"type": "", "name": "intpriority_reg"},
    {"type": "", "name": "intpriority_reg_inv"},
    {"type": "logic", "name": "intpriority_reg_we"},
    {"type": "logic", "name": "intpriority_reg_re"},
    {"type": "", "name": "gw_config_reg"},
    {"type": "logic", "name": "intenable_reg"},
    {"type": "logic", "name": "intenable_reg_we"},
    {"type": "logic", "name": "intenable_reg_re"},
    {"type": "logic", "name": "gw_config_reg_we"},
    {"type": "logic", "name": "gw_config_reg_re"},
    {"type": "logic", "name": "gw_clear_reg_we"},
    {"type": "logic", "name": "intpend_reg_extended"},
    {"type": "", "name": "intpend_w_prior_en"},
    {"type": "", "name": "intpend_id"},
    {"type": "logic", "name": "maxint"},
    {"type": "logic", "name": "selected_int_priority"},
    {"type": "", "name": "intpend_rd_part_out"},
    {"type": "logic", "name": "config_reg"},
    {"type": "logic", "name": "intpriord"},
    {"type": "logic", "name": "config_reg_we"},
    {"type": "logic", "name": "config_reg_re"},
    {"type": "logic", "name": "config_reg_in"},
    {"type": "logic", "name": "prithresh_reg_write"},
    {"type": "logic", "name": "prithresh_reg_read"},
    {"type": "logic", "name": "intpriority_reg_read"},
    {"type": "logic", "name": "intenable_reg_read"},
    {"type": "logic", "name": "gw_config_reg_read"},
    {"type": "logic", "name": "picm_wren_ff"},
    {"type": "logic", "name": "picm_rden_ff"},
    {"type": "logic", "name": "picm_addr_ff"},
    {"type": "logic", "name": "picm_wr_data_ff"},
    {"type": "logic", "name": "mask"},
    {"type": "logic", "name": "picm_mken_ff"},
    {"type": "logic", "name": "claimid_in"},
    {"type": "logic", "name": "pl_in"},
    {"type": "logic", "name": "pl_in_q"},
    {"type": "logic", "name": "picm_rden_in"},
    {"type": "logic", "name": "picm_mken_in"},
    {"type": "logic", "name": "extintsrc_req_sync"},
    {"type": "logic", "name": "extintsrc_req_gw"},
    {"type": "logic", "name": "pic_addr_c1_clken"},
    {"type": "logic", "name": "pic_data_c1_clken"},
    {"type": "logic", "name": "pic_pri_c1_clken"},
    {"type": "logic", "name": "pic_int_c1_clken"},
    {"type": "logic", "name": "gw_config_c1_clken"},
    {"type": "logic", "name": "pic_addr_c1_clk"},
    {"type": "logic", "name": "pic_data_c1_clk"},
    {"type": "logic", "name": "pic_pri_c1_clk"},
    {"type": "logic", "name": "pic_int_c1_clk"},
    {"type": "logic", "name": "gw_config_c1_clk"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "l"},
    {"type": "integer", "name": "m"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "k"},
    {"type": "", "name": "level_intpend_w_prior_en"},
    {"type": "", "name": "level_intpend_id"},
    {"type": "logic", "name": "meipt_inv"},
    {"type": "logic", "name": "meicurpl_inv"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "logic", "name": "address"}
  ], "instances": [
    {"name": "pic_addr_c1_cgc", "defName": "rvoclkhdr", "origName": "pic_addr_c1_cgc"},
    {"name": "pic_data_c1_cgc", "defName": "rvoclkhdr", "origName": "pic_data_c1_cgc"},
    {"name": "pic_pri_c1_cgc", "defName": "rvoclkhdr", "origName": "pic_pri_c1_cgc"},
    {"name": "pic_int_c1_cgc", "defName": "rvoclkhdr", "origName": "pic_int_c1_cgc"},
    {"name": "gw_config_c1_cgc", "defName": "rvoclkhdr", "origName": "gw_config_c1_cgc"},
    {"name": "picm_add_flop", "defName": "rvdff__W20", "origName": "picm_add_flop"},
    {"name": "picm_wre_flop", "defName": "rvdff", "origName": "picm_wre_flop"},
    {"name": "picm_rde_flop", "defName": "rvdff", "origName": "picm_rde_flop"},
    {"name": "picm_mke_flop", "defName": "rvdff", "origName": "picm_mke_flop"},
    {"name": "picm_dat_flop", "defName": "rvdff__W20", "origName": "picm_dat_flop"},
    {"name": "sync_inst", "defName": "rvsyncss__W8", "origName": "sync_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "intpriority_ff", "defName": "rvdffs__W4", "origName": "intpriority_ff"},
    {"name": "intenable_ff", "defName": "rvdffs", "origName": "intenable_ff"},
    {"name": "gw_config_ff", "defName": "rvdffs__W2", "origName": "gw_config_ff"},
    {"name": "config_gw_inst", "defName": "configurable_gw", "origName": "config_gw_inst"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "cmp_l1", "defName": "cmp_and_mux", "origName": "cmp_l1"},
    {"name": "config_reg_ff", "defName": "rvdffs", "origName": "config_reg_ff"},
    {"name": "claimid_ff", "defName": "rvdff__W8", "origName": "claimid_ff"},
    {"name": "pl_ff", "defName": "rvdff__W4", "origName": "pl_ff"},
    {"name": "mexintpend_ff", "defName": "rvdff", "origName": "mexintpend_ff"},
    {"name": "wake_up_ff", "defName": "rvdff", "origName": "wake_up_ff"}
  ]},
  {"name": "dma_ctrl", "origName": "dma_ctrl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dma_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_awid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awaddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_awburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_wdata", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wstrb", "dir": "input"},
    {"type": "logic", "name": "dma_axi_wlast", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_bresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_bid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arvalid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arready", "dir": "output"},
    {"type": "logic", "name": "dma_axi_arid", "dir": "input"},
    {"type": "logic", "name": "dma_axi_araddr", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arsize", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arprot", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arlen", "dir": "input"},
    {"type": "logic", "name": "dma_axi_arburst", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rvalid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rready", "dir": "input"},
    {"type": "logic", "name": "dma_axi_rid", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rdata", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rresp", "dir": "output"},
    {"type": "logic", "name": "dma_axi_rlast", "dir": "output"},
    {"type": "logic", "name": "dma_slv_algn_err", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_addr", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_wrdata", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_valid", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_write", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_type", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_size", "dir": "input"},
    {"type": "logic", "name": "dbg_dma_bubble", "dir": "input"},
    {"type": "logic", "name": "dma_dbg_ready", "dir": "output"},
    {"type": "logic", "name": "dma_dbg_cmd_done", "dir": "output"},
    {"type": "logic", "name": "dma_dbg_cmd_fail", "dir": "output"},
    {"type": "logic", "name": "dma_dbg_rddata", "dir": "output"},
    {"type": "logic", "name": "dma_dccm_req", "dir": "output"},
    {"type": "logic", "name": "dma_iccm_req", "dir": "output"},
    {"type": "logic", "name": "dma_mem_addr", "dir": "output"},
    {"type": "logic", "name": "dma_mem_sz", "dir": "output"},
    {"type": "logic", "name": "dma_mem_write", "dir": "output"},
    {"type": "logic", "name": "dma_mem_wdata", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_rvalid", "dir": "input"},
    {"type": "logic", "name": "dccm_dma_ecc_error", "dir": "input"},
    {"type": "logic", "name": "dccm_dma_rdata", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_rvalid", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_ecc_error", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_rdata", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_stall_any", "dir": "output"},
    {"type": "logic", "name": "dma_iccm_stall_any", "dir": "output"},
    {"type": "logic", "name": "dccm_ready", "dir": "input"},
    {"type": "logic", "name": "iccm_ready", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_stall_dma", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dma_qos_prty", "dir": "input"},
    {"type": "logic", "name": "dma_mem_dccm_req", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DEPTH"},
    {"type": "logic", "name": "DEPTH_PTR"},
    {"type": "logic", "name": "NACK_COUNT"},
    {"type": "logic", "name": "fifo_valid"},
    {"type": "", "name": "fifo_error"},
    {"type": "logic", "name": "fifo_dccm_valid"},
    {"type": "logic", "name": "fifo_iccm_valid"},
    {"type": "logic", "name": "fifo_data_valid"},
    {"type": "logic", "name": "fifo_data_bus_valid"},
    {"type": "logic", "name": "fifo_error_bus"},
    {"type": "logic", "name": "fifo_rpend"},
    {"type": "logic", "name": "fifo_done"},
    {"type": "logic", "name": "fifo_done_bus"},
    {"type": "logic", "name": "fifo_rsp_done"},
    {"type": "", "name": "fifo_addr"},
    {"type": "", "name": "fifo_sz"},
    {"type": "logic", "name": "fifo_write"},
    {"type": "logic", "name": "fifo_posted_write"},
    {"type": "logic", "name": "fifo_dbg"},
    {"type": "", "name": "fifo_data"},
    {"type": "", "name": "fifo_tag"},
    {"type": "logic", "name": "fifo_cmd_en"},
    {"type": "logic", "name": "fifo_valid_en"},
    {"type": "logic", "name": "fifo_data_en"},
    {"type": "logic", "name": "fifo_data_bus_en"},
    {"type": "logic", "name": "fifo_pend_en"},
    {"type": "logic", "name": "fifo_done_en"},
    {"type": "logic", "name": "fifo_done_bus_en"},
    {"type": "logic", "name": "fifo_error_en"},
    {"type": "logic", "name": "fifo_error_bus_en"},
    {"type": "logic", "name": "fifo_reset"},
    {"type": "", "name": "fifo_error_in"},
    {"type": "", "name": "fifo_data_in"},
    {"type": "logic", "name": "fifo_write_in"},
    {"type": "logic", "name": "fifo_posted_write_in"},
    {"type": "logic", "name": "fifo_dbg_in"},
    {"type": "logic", "name": "fifo_addr_in"},
    {"type": "logic", "name": "fifo_sz_in"},
    {"type": "logic", "name": "RspPtr"},
    {"type": "logic", "name": "PrevRspPtr"},
    {"type": "logic", "name": "NxtRspPtr"},
    {"type": "logic", "name": "WrPtr"},
    {"type": "logic", "name": "NxtWrPtr"},
    {"type": "logic", "name": "RdPtr"},
    {"type": "logic", "name": "NxtRdPtr"},
    {"type": "logic", "name": "RdPtr_Q1"},
    {"type": "logic", "name": "RdPtr_Q2"},
    {"type": "logic", "name": "RdPtr_Q3"},
    {"type": "logic", "name": "WrPtrEn"},
    {"type": "logic", "name": "RdPtrEn"},
    {"type": "logic", "name": "RspPtrEn"},
    {"type": "logic", "name": "dma_dbg_sz"},
    {"type": "logic", "name": "dma_dbg_addr"},
    {"type": "logic", "name": "dma_dbg_mem_rddata"},
    {"type": "logic", "name": "dma_dbg_mem_wrdata"},
    {"type": "logic", "name": "dma_dbg_cmd_error_in"},
    {"type": "logic", "name": "dma_dbg_cmd_done_q"},
    {"type": "logic", "name": "fifo_full"},
    {"type": "logic", "name": "fifo_full_spec"},
    {"type": "logic", "name": "fifo_empty"},
    {"type": "logic", "name": "dma_address_error"},
    {"type": "logic", "name": "dma_alignment_error"},
    {"type": "logic", "name": "num_fifo_vld"},
    {"type": "logic", "name": "dma_mem_req"},
    {"type": "logic", "name": "dma_addr_in_dccm"},
    {"type": "logic", "name": "dma_addr_in_iccm"},
    {"type": "logic", "name": "dma_addr_in_pic"},
    {"type": "logic", "name": "dma_addr_in_pic_region_nc"},
    {"type": "logic", "name": "dma_addr_in_dccm_region_nc"},
    {"type": "logic", "name": "dma_addr_in_iccm_region_nc"},
    {"type": "logic", "name": "dma_nack_count_csr"},
    {"type": "logic", "name": "dma_nack_count"},
    {"type": "logic", "name": "dma_nack_count_d"},
    {"type": "logic", "name": "dma_buffer_c1_clken"},
    {"type": "logic", "name": "dma_free_clken"},
    {"type": "logic", "name": "dma_buffer_c1_clk"},
    {"type": "logic", "name": "dma_free_clk"},
    {"type": "logic", "name": "dma_bus_clk"},
    {"type": "logic", "name": "wrbuf_en"},
    {"type": "logic", "name": "wrbuf_data_en"},
    {"type": "logic", "name": "wrbuf_cmd_sent"},
    {"type": "logic", "name": "wrbuf_rst"},
    {"type": "logic", "name": "wrbuf_data_rst"},
    {"type": "logic", "name": "wrbuf_vld"},
    {"type": "logic", "name": "wrbuf_data_vld"},
    {"type": "logic", "name": "wrbuf_posted"},
    {"type": "logic", "name": "wrbuf_tag"},
    {"type": "logic", "name": "wrbuf_size"},
    {"type": "logic", "name": "wrbuf_addr"},
    {"type": "logic", "name": "wrbuf_data"},
    {"type": "logic", "name": "wrbuf_byteen"},
    {"type": "logic", "name": "rdbuf_en"},
    {"type": "logic", "name": "rdbuf_cmd_sent"},
    {"type": "logic", "name": "rdbuf_rst"},
    {"type": "logic", "name": "rdbuf_vld"},
    {"type": "logic", "name": "rdbuf_tag"},
    {"type": "logic", "name": "rdbuf_size"},
    {"type": "logic", "name": "rdbuf_addr"},
    {"type": "logic", "name": "axi_mstr_valid"},
    {"type": "logic", "name": "axi_mstr_valid_q"},
    {"type": "logic", "name": "axi_mstr_write"},
    {"type": "logic", "name": "axi_mstr_posted_write"},
    {"type": "logic", "name": "axi_mstr_tag"},
    {"type": "logic", "name": "axi_mstr_addr"},
    {"type": "logic", "name": "axi_mstr_size"},
    {"type": "logic", "name": "axi_mstr_wdata"},
    {"type": "logic", "name": "axi_mstr_wstrb"},
    {"type": "logic", "name": "axi_mstr_prty_in"},
    {"type": "logic", "name": "axi_mstr_prty_en"},
    {"type": "logic", "name": "axi_mstr_priority"},
    {"type": "logic", "name": "axi_mstr_sel"},
    {"type": "logic", "name": "axi_slv_valid"},
    {"type": "logic", "name": "axi_slv_sent"},
    {"type": "logic", "name": "axi_slv_sent_q"},
    {"type": "logic", "name": "axi_slv_write"},
    {"type": "logic", "name": "axi_slv_posted_write"},
    {"type": "logic", "name": "axi_slv_tag"},
    {"type": "logic", "name": "axi_slv_error"},
    {"type": "logic", "name": "axi_slv_rdata"},
    {"type": "logic", "name": "dma_bus_clk_en_q"},
    {"type": "logic", "name": "fifo_full_spec_bus"},
    {"type": "logic", "name": "dbg_dma_bubble_bus"},
    {"type": "logic", "name": "dec_tlu_stall_dma_bus"},
    {"type": "logic", "name": "dma_fifo_ready"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"}
  ], "instances": [
    {"name": "fifo_valid_dff", "defName": "rvdffsc", "origName": "fifo_valid_dff"},
    {"name": "fifo_error_dff", "defName": "rvdffsc__W2", "origName": "fifo_error_dff"},
    {"name": "fifo_error_bus_dff", "defName": "rvdffsc", "origName": "fifo_error_bus_dff"},
    {"name": "fifo_dccm_valid_dff", "defName": "rvdffs", "origName": "fifo_dccm_valid_dff"},
    {"name": "fifo_iccm_valid_dff", "defName": "rvdffs", "origName": "fifo_iccm_valid_dff"},
    {"name": "fifo_data_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_valid_dff"},
    {"name": "fifo_data_bus_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_bus_valid_dff"},
    {"name": "fifo_rpend_dff", "defName": "rvdffsc", "origName": "fifo_rpend_dff"},
    {"name": "fifo_done_dff", "defName": "rvdffsc", "origName": "fifo_done_dff"},
    {"name": "fifo_done_bus_dff", "defName": "rvdffsc", "origName": "fifo_done_bus_dff"},
    {"name": "fifo_addr_dff", "defName": "rvdffe__W20", "origName": "fifo_addr_dff"},
    {"name": "fifo_sz_dff", "defName": "rvdffs__W3", "origName": "fifo_sz_dff"},
    {"name": "fifo_write_dff", "defName": "rvdffs", "origName": "fifo_write_dff"},
    {"name": "fifo_posted_write_dff", "defName": "rvdffs", "origName": "fifo_posted_write_dff"},
    {"name": "fifo_dbg_dff", "defName": "rvdffs", "origName": "fifo_dbg_dff"},
    {"name": "fifo_data_dff", "defName": "rvdffe__W40", "origName": "fifo_data_dff"},
    {"name": "fifo_tag_dff", "defName": "rvdffs", "origName": "fifo_tag_dff"},
    {"name": "fifo_valid_dff", "defName": "rvdffsc", "origName": "fifo_valid_dff"},
    {"name": "fifo_error_dff", "defName": "rvdffsc__W2", "origName": "fifo_error_dff"},
    {"name": "fifo_error_bus_dff", "defName": "rvdffsc", "origName": "fifo_error_bus_dff"},
    {"name": "fifo_dccm_valid_dff", "defName": "rvdffs", "origName": "fifo_dccm_valid_dff"},
    {"name": "fifo_iccm_valid_dff", "defName": "rvdffs", "origName": "fifo_iccm_valid_dff"},
    {"name": "fifo_data_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_valid_dff"},
    {"name": "fifo_data_bus_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_bus_valid_dff"},
    {"name": "fifo_rpend_dff", "defName": "rvdffsc", "origName": "fifo_rpend_dff"},
    {"name": "fifo_done_dff", "defName": "rvdffsc", "origName": "fifo_done_dff"},
    {"name": "fifo_done_bus_dff", "defName": "rvdffsc", "origName": "fifo_done_bus_dff"},
    {"name": "fifo_addr_dff", "defName": "rvdffe__W20", "origName": "fifo_addr_dff"},
    {"name": "fifo_sz_dff", "defName": "rvdffs__W3", "origName": "fifo_sz_dff"},
    {"name": "fifo_write_dff", "defName": "rvdffs", "origName": "fifo_write_dff"},
    {"name": "fifo_posted_write_dff", "defName": "rvdffs", "origName": "fifo_posted_write_dff"},
    {"name": "fifo_dbg_dff", "defName": "rvdffs", "origName": "fifo_dbg_dff"},
    {"name": "fifo_data_dff", "defName": "rvdffe__W40", "origName": "fifo_data_dff"},
    {"name": "fifo_tag_dff", "defName": "rvdffs", "origName": "fifo_tag_dff"},
    {"name": "fifo_valid_dff", "defName": "rvdffsc", "origName": "fifo_valid_dff"},
    {"name": "fifo_error_dff", "defName": "rvdffsc__W2", "origName": "fifo_error_dff"},
    {"name": "fifo_error_bus_dff", "defName": "rvdffsc", "origName": "fifo_error_bus_dff"},
    {"name": "fifo_dccm_valid_dff", "defName": "rvdffs", "origName": "fifo_dccm_valid_dff"},
    {"name": "fifo_iccm_valid_dff", "defName": "rvdffs", "origName": "fifo_iccm_valid_dff"},
    {"name": "fifo_data_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_valid_dff"},
    {"name": "fifo_data_bus_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_bus_valid_dff"},
    {"name": "fifo_rpend_dff", "defName": "rvdffsc", "origName": "fifo_rpend_dff"},
    {"name": "fifo_done_dff", "defName": "rvdffsc", "origName": "fifo_done_dff"},
    {"name": "fifo_done_bus_dff", "defName": "rvdffsc", "origName": "fifo_done_bus_dff"},
    {"name": "fifo_addr_dff", "defName": "rvdffe__W20", "origName": "fifo_addr_dff"},
    {"name": "fifo_sz_dff", "defName": "rvdffs__W3", "origName": "fifo_sz_dff"},
    {"name": "fifo_write_dff", "defName": "rvdffs", "origName": "fifo_write_dff"},
    {"name": "fifo_posted_write_dff", "defName": "rvdffs", "origName": "fifo_posted_write_dff"},
    {"name": "fifo_dbg_dff", "defName": "rvdffs", "origName": "fifo_dbg_dff"},
    {"name": "fifo_data_dff", "defName": "rvdffe__W40", "origName": "fifo_data_dff"},
    {"name": "fifo_tag_dff", "defName": "rvdffs", "origName": "fifo_tag_dff"},
    {"name": "fifo_valid_dff", "defName": "rvdffsc", "origName": "fifo_valid_dff"},
    {"name": "fifo_error_dff", "defName": "rvdffsc__W2", "origName": "fifo_error_dff"},
    {"name": "fifo_error_bus_dff", "defName": "rvdffsc", "origName": "fifo_error_bus_dff"},
    {"name": "fifo_dccm_valid_dff", "defName": "rvdffs", "origName": "fifo_dccm_valid_dff"},
    {"name": "fifo_iccm_valid_dff", "defName": "rvdffs", "origName": "fifo_iccm_valid_dff"},
    {"name": "fifo_data_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_valid_dff"},
    {"name": "fifo_data_bus_valid_dff", "defName": "rvdffsc", "origName": "fifo_data_bus_valid_dff"},
    {"name": "fifo_rpend_dff", "defName": "rvdffsc", "origName": "fifo_rpend_dff"},
    {"name": "fifo_done_dff", "defName": "rvdffsc", "origName": "fifo_done_dff"},
    {"name": "fifo_done_bus_dff", "defName": "rvdffsc", "origName": "fifo_done_bus_dff"},
    {"name": "fifo_addr_dff", "defName": "rvdffe__W20", "origName": "fifo_addr_dff"},
    {"name": "fifo_sz_dff", "defName": "rvdffs__W3", "origName": "fifo_sz_dff"},
    {"name": "fifo_write_dff", "defName": "rvdffs", "origName": "fifo_write_dff"},
    {"name": "fifo_posted_write_dff", "defName": "rvdffs", "origName": "fifo_posted_write_dff"},
    {"name": "fifo_dbg_dff", "defName": "rvdffs", "origName": "fifo_dbg_dff"},
    {"name": "fifo_data_dff", "defName": "rvdffe__W40", "origName": "fifo_data_dff"},
    {"name": "fifo_tag_dff", "defName": "rvdffs", "origName": "fifo_tag_dff"},
    {"name": "WrPtr_dff", "defName": "rvdffs__W2", "origName": "WrPtr_dff"},
    {"name": "RdPtr_dff", "defName": "rvdffs__W2", "origName": "RdPtr_dff"},
    {"name": "RspPtr_dff", "defName": "rvdffs__W2", "origName": "RspPtr_dff"},
    {"name": "RdPtrQ1_dff", "defName": "rvdff__W2", "origName": "RdPtrQ1_dff"},
    {"name": "RdPtrQ2_dff", "defName": "rvdff__W2", "origName": "RdPtrQ2_dff"},
    {"name": "RdPtrQ3_dff", "defName": "rvdff__W2", "origName": "RdPtrQ3_dff"},
    {"name": "nack_count_dff", "defName": "rvdffs__W3", "origName": "nack_count_dff"},
    {"name": "addr_dccm_rangecheck", "defName": "rvrangecheck__Cf0040000_CB40", "origName": "addr_dccm_rangecheck"},
    {"name": "addr_iccm_rangecheck", "defName": "rvrangecheck__Cee000000_CB200", "origName": "addr_iccm_rangecheck"},
    {"name": "addr_pic_rangecheck", "defName": "rvrangecheck__Cf00c0000_CB20", "origName": "addr_pic_rangecheck"},
    {"name": "ahbs_bus_clken_ff", "defName": "rvdff", "origName": "ahbs_bus_clken_ff"},
    {"name": "dma_dbg_cmd_doneff", "defName": "rvdff", "origName": "dma_dbg_cmd_doneff"},
    {"name": "dma_buffer_c1cgc", "defName": "rvoclkhdr", "origName": "dma_buffer_c1cgc"},
    {"name": "dma_free_cgc", "defName": "rvoclkhdr", "origName": "dma_free_cgc"},
    {"name": "wrbuf_vldff", "defName": "rvdffsc_fpga", "origName": "wrbuf_vldff"},
    {"name": "wrbuf_data_vldff", "defName": "rvdffsc_fpga", "origName": "wrbuf_data_vldff"},
    {"name": "rdbuf_vldff", "defName": "rvdffsc_fpga", "origName": "rdbuf_vldff"},
    {"name": "fifo_full_bus_ff", "defName": "rvdff_fpga", "origName": "fifo_full_bus_ff"},
    {"name": "dbg_dma_bubble_ff", "defName": "rvdff_fpga", "origName": "dbg_dma_bubble_ff"},
    {"name": "dec_tlu_stall_dma_ff", "defName": "rvdff_fpga", "origName": "dec_tlu_stall_dma_ff"},
    {"name": "wrbuf_postedff", "defName": "rvdffs_fpga", "origName": "wrbuf_postedff"},
    {"name": "wrbuf_tagff", "defName": "rvdffs_fpga", "origName": "wrbuf_tagff"},
    {"name": "wrbuf_sizeff", "defName": "rvdffs_fpga__W3", "origName": "wrbuf_sizeff"},
    {"name": "wrbuf_byteenff", "defName": "rvdffs_fpga__W8", "origName": "wrbuf_byteenff"},
    {"name": "rdbuf_tagff", "defName": "rvdffs_fpga", "origName": "rdbuf_tagff"},
    {"name": "rdbuf_sizeff", "defName": "rvdffs_fpga__W3", "origName": "rdbuf_sizeff"},
    {"name": "mstr_prtyff", "defName": "rvdffs_fpga", "origName": "mstr_prtyff"},
    {"name": "axi_mstr_validff", "defName": "rvdff_fpga", "origName": "axi_mstr_validff"},
    {"name": "axi_slv_sentff", "defName": "rvdff_fpga", "origName": "axi_slv_sentff"},
    {"name": "wrbuf_addrff", "defName": "rvdffe__W20", "origName": "wrbuf_addrff"},
    {"name": "wrbuf_dataff", "defName": "rvdffe__W40", "origName": "wrbuf_dataff"},
    {"name": "rdbuf_addrff", "defName": "rvdffe__W20", "origName": "rdbuf_addrff"}
  ]},
  {"name": "ifu_ic_mem", "origName": "ifu_ic_mem", "vars": [
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "input"},
    {"type": "logic", "name": "ic_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "input"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "input"},
    {"type": "logic", "name": "ic_debug_way", "dir": "input"},
    {"type": "logic", "name": "ic_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_rd_data", "dir": "output"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "input"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "output"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"}
  ], "instances": [
    {"name": "ic_tag_inst", "defName": "IC_TAG__Ic_IC40", "origName": "ic_tag_inst"},
    {"name": "ic_data_inst", "defName": "IC_DATA__Ic_IC8", "origName": "ic_data_inst"}
  ]},
  {"name": "ifu_iccm_mem", "origName": "ifu_iccm_mem", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "iccm_wren", "dir": "input"},
    {"type": "logic", "name": "iccm_rden", "dir": "input"},
    {"type": "logic", "name": "iccm_rw_addr", "dir": "input"},
    {"type": "logic", "name": "iccm_wr_size", "dir": "input"},
    {"type": "logic", "name": "iccm_wr_data", "dir": "input"},
    {"type": "logic", "name": "iccm_rd_data", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "wren_bank"},
    {"type": "logic", "name": "rden_bank"},
    {"type": "logic", "name": "iccm_hi0_clken"},
    {"type": "logic", "name": "iccm_hi1_clken"},
    {"type": "logic", "name": "iccm_lo0_clken"},
    {"type": "logic", "name": "iccm_lo1_clken"},
    {"type": "logic", "name": "iccm_hi0_clk"},
    {"type": "logic", "name": "iccm_hi1_clk"},
    {"type": "logic", "name": "iccm_lo0_clk"},
    {"type": "logic", "name": "iccm_lo1_clk"},
    {"type": "logic", "name": "wren_bank_hi0"},
    {"type": "logic", "name": "wren_bank_lo0"},
    {"type": "logic", "name": "wren_bank_hi1"},
    {"type": "logic", "name": "wren_bank_lo1"},
    {"type": "", "name": "addr_bank"},
    {"type": "", "name": "iccm_bank_dout_hi"},
    {"type": "", "name": "iccm_bank_dout_lo"},
    {"type": "logic", "name": "iccm_rw_addr_q"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "iccm_hi0_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_hi0_c1_cgc"},
    {"name": "iccm_hi1_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_hi1_c1_cgc"},
    {"name": "iccm_lo0_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_lo0_c1_cgc"},
    {"name": "iccm_lo1_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_lo1_c1_cgc"},
    {"name": "iccm_bank_hi0", "defName": "ram_16384x39", "origName": "iccm_bank_hi0"},
    {"name": "iccm_bank_hi1", "defName": "ram_16384x39", "origName": "iccm_bank_hi1"},
    {"name": "iccm_bank_lo0", "defName": "ram_16384x39", "origName": "iccm_bank_lo0"},
    {"name": "iccm_bank_lo1", "defName": "ram_16384x39", "origName": "iccm_bank_lo1"},
    {"name": "iccm_hi0_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_hi0_c1_cgc"},
    {"name": "iccm_hi1_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_hi1_c1_cgc"},
    {"name": "iccm_lo0_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_lo0_c1_cgc"},
    {"name": "iccm_lo1_c1_cgc", "defName": "rvoclkhdr", "origName": "iccm_lo1_c1_cgc"},
    {"name": "iccm_bank_hi0", "defName": "ram_16384x39", "origName": "iccm_bank_hi0"},
    {"name": "iccm_bank_hi1", "defName": "ram_16384x39", "origName": "iccm_bank_hi1"},
    {"name": "iccm_bank_lo0", "defName": "ram_16384x39", "origName": "iccm_bank_lo0"},
    {"name": "iccm_bank_lo1", "defName": "ram_16384x39", "origName": "iccm_bank_lo1"},
    {"name": "rd_addr_ff", "defName": "rvdff__W2", "origName": "rd_addr_ff"}
  ]},
  {"name": "ifu", "origName": "ifu", "vars": [
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dec_ib3_valid_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib2_valid_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_ret_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_ret_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_call_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_call_e4", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_err_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_noredir_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dbg_halted", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted", "dir": "input"},
    {"type": "logic", "name": "exu_flush_path_final", "dir": "input"},
    {"type": "logic", "name": "exu_flush_upper_e2", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_fence_i_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_bpred_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "ifu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_req", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_mem_addr", "dir": "input"},
    {"type": "logic", "name": "dma_mem_sz", "dir": "input"},
    {"type": "logic", "name": "dma_mem_write", "dir": "input"},
    {"type": "logic", "name": "dma_mem_wdata", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_ecc_error", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_rvalid", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_rdata", "dir": "output"},
    {"type": "logic", "name": "iccm_ready", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_instr_aligned", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_align_stall", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_fetch_stall", "dir": "output"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "output"},
    {"type": "logic", "name": "ic_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_wr_data", "dir": "output"},
    {"type": "logic", "name": "ic_rd_data", "dir": "input"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "output"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_premux_data", "dir": "output"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "output"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "output"},
    {"type": "logic", "name": "ic_debug_way", "dir": "output"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "output"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "input"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "input"},
    {"type": "logic", "name": "iccm_rw_addr", "dir": "output"},
    {"type": "logic", "name": "iccm_wren", "dir": "output"},
    {"type": "logic", "name": "iccm_rden", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_size", "dir": "output"},
    {"type": "logic", "name": "iccm_rd_data", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_ic_miss", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_ic_hit", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_error", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_busy", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_valid", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_valid", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_icaf", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_icaf", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_icaf_second", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_icaf_second", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_perr", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_perr", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_sbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_sbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_dbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_dbecc", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_sb_error", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_instr", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_instr", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_pc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_pc", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_pc4", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_pc4", "dir": "output"},
    {"type": "logic", "name": "ifu_illegal_inst", "dir": "output"},
    {"type": "logic", "name": "ifu_miss_state_idle", "dir": "output"},
    {"type": "br_pkt_t", "name": "i0_brp", "dir": "output"},
    {"type": "br_pkt_t", "name": "i1_brp", "dir": "output"},
    {"type": "predict_pkt_t", "name": "exu_mp_pkt", "dir": "input"},
    {"type": "logic", "name": "exu_mp_eghr", "dir": "input"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br0_wb_pkt", "dir": "input"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br1_wb_pkt", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "input"},
    {"type": "rets_pkt_t", "name": "exu_rets_e1_pkt", "dir": "input"},
    {"type": "rets_pkt_t", "name": "exu_rets_e4_pkt", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_cinst", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_cinst", "dir": "output"},
    {"type": "cache_debug_pkt_t", "name": "dec_tlu_ic_diag_pkt", "dir": "input"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_valid", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TAGWIDTH"},
    {"type": "logic", "name": "IDWIDTH"},
    {"type": "logic", "name": "ifu_fb_consume1"},
    {"type": "logic", "name": "ifu_fb_consume2"},
    {"type": "logic", "name": "ifc_fetch_addr_f2"},
    {"type": "logic", "name": "ifc_fetch_uncacheable_f1"},
    {"type": "logic", "name": "ifu_fetch_val"},
    {"type": "logic", "name": "ifu_fetch_pc"},
    {"type": "logic", "name": "ifc_fetch_addr_f1"},
    {"type": "logic", "name": "ic_crit_wd_rdy"},
    {"type": "logic", "name": "ic_write_stall"},
    {"type": "logic", "name": "ic_dma_active"},
    {"type": "logic", "name": "ifc_dma_access_ok"},
    {"type": "logic", "name": "ifc_iccm_access_f1"},
    {"type": "logic", "name": "ifc_region_acc_fault_f1"},
    {"type": "logic", "name": "ic_access_fault_f2"},
    {"type": "logic", "name": "ifu_ic_mb_empty"},
    {"type": "logic", "name": "ic_hit_f2"},
    {"type": "logic", "name": "ifu_bp_way_f2"},
    {"type": "logic", "name": "ifu_bp_kill_next_f2"},
    {"type": "logic", "name": "ifu_bp_btb_target_f2"},
    {"type": "logic", "name": "ifu_bp_inst_mask_f2"},
    {"type": "logic", "name": "ifu_bp_hist1_f2"},
    {"type": "logic", "name": "ifu_bp_hist0_f2"},
    {"type": "logic", "name": "ifu_bp_poffset_f2"},
    {"type": "logic", "name": "ifu_bp_ret_f2"},
    {"type": "logic", "name": "ifu_bp_pc4_f2"},
    {"type": "logic", "name": "ifu_bp_valid_f2"},
    {"type": "logic", "name": "ifu_bp_fghr_f2"},
    {"type": "logic", "name": "ic_fetch_val_f2"},
    {"type": "logic", "name": "ic_data_f2"},
    {"type": "logic", "name": "ifu_fetch_data"},
    {"type": "logic", "name": "ifc_fetch_req_f1_raw"},
    {"type": "logic", "name": "ifc_fetch_req_f1"},
    {"type": "logic", "name": "ifc_fetch_req_f2"},
    {"type": "logic", "name": "ic_rd_parity_final_err"},
    {"type": "logic", "name": "iccm_rd_ecc_single_err"},
    {"type": "logic", "name": "iccm_rd_ecc_double_err"},
    {"type": "icache_err_pkt_t", "name": "ic_error_f2"},
    {"type": "logic", "name": "ifu_icache_fetch_f2"},
    {"type": "logic", "name": "ifu_icache_error_index"},
    {"type": "logic", "name": "ifu_icache_error_val"},
    {"type": "logic", "name": "ifu_icache_sb_error_val"}
  ], "instances": [
    {"name": "ifc", "defName": "ifu_ifc_ctl", "origName": "ifc"},
    {"name": "aln", "defName": "ifu_aln_ctl", "origName": "aln"},
    {"name": "bp", "defName": "ifu_bp_ctl", "origName": "bp"},
    {"name": "mem_ctl", "defName": "ifu_mem_ctl", "origName": "mem_ctl"}
  ]},
  {"name": "dec", "origName": "dec", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "dec_pause_state_cg", "dir": "output"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "rst_vec", "dir": "input"},
    {"type": "logic", "name": "nmi_int", "dir": "input"},
    {"type": "logic", "name": "nmi_vec", "dir": "input"},
    {"type": "logic", "name": "i_cpu_halt_req", "dir": "input"},
    {"type": "logic", "name": "i_cpu_run_req", "dir": "input"},
    {"type": "logic", "name": "o_cpu_halt_status", "dir": "output"},
    {"type": "logic", "name": "o_cpu_halt_ack", "dir": "output"},
    {"type": "logic", "name": "o_cpu_run_ack", "dir": "output"},
    {"type": "logic", "name": "o_debug_mode_status", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_halt_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_reset_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_halt_ack", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_run_ack", "dir": "output"},
    {"type": "logic", "name": "debug_brkpt_status", "dir": "output"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i0_br_misp", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i0_br_ataken", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i0_pc4", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_br_misp", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_br_ataken", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_pc4", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_error", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_busy", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_misaligned_dc3", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_instr_aligned", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_align_stall", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_fetch_stall", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_ic_miss", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_ic_hit", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_error", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_busy", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn", "dir": "input"},
    {"type": "logic", "name": "lsu_trigger_match_dc3", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_valid", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_size", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_write", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_type", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_addr", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_wrdata", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_icaf", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_icaf", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_icaf_second", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_icaf_second", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_perr", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_perr", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_sbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_sbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_dbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_dbecc", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_idle_any", "dir": "input"},
    {"type": "logic", "name": "lsu_halt_idle_any", "dir": "input"},
    {"type": "br_pkt_t", "name": "i0_brp", "dir": "input"},
    {"type": "br_pkt_t", "name": "i1_brp", "dir": "input"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_single_ecc_error_incr", "dir": "input"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_external_ints_dc3", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_lower_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_lower_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_path_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_path_e4", "dir": "input"},
    {"type": "logic", "name": "ifu_illegal_inst", "dir": "input"},
    {"type": "logic", "name": "exu_div_stall", "dir": "input"},
    {"type": "logic", "name": "exu_div_result", "dir": "input"},
    {"type": "logic", "name": "exu_div_finish", "dir": "input"},
    {"type": "logic", "name": "exu_mul_result_e3", "dir": "input"},
    {"type": "logic", "name": "exu_csr_rs1_e1", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_result_corr_dc4", "dir": "input"},
    {"type": "logic", "name": "lsu_load_stall_any", "dir": "input"},
    {"type": "logic", "name": "lsu_store_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_sb_error", "dir": "input"},
    {"type": "logic", "name": "dma_mem_dccm_req", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_npc_e4", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_i0_result_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i1_result_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i0_result_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_result_e4", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_valid", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_valid", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_instr", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_instr", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_pc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_pc", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_pc4", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_pc4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_pc_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i1_pc_e1", "dir": "input"},
    {"type": "logic", "name": "mexintpend", "dir": "input"},
    {"type": "logic", "name": "timer_int", "dir": "input"},
    {"type": "logic", "name": "pic_claimid", "dir": "input"},
    {"type": "logic", "name": "pic_pl", "dir": "input"},
    {"type": "logic", "name": "mhwakeup", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_meicurpl", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_meipt", "dir": "output"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data", "dir": "input"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_valid", "dir": "input"},
    {"type": "cache_debug_pkt_t", "name": "dec_tlu_ic_diag_pkt", "dir": "output"},
    {"type": "logic", "name": "dbg_halt_req", "dir": "input"},
    {"type": "logic", "name": "dbg_resume_req", "dir": "input"},
    {"type": "logic", "name": "ifu_miss_state_idle", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_noredir_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mpc_halted_only", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dbg_halted", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_debug_mode", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_resume_ack", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_err_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_stall_dma", "dir": "output"},
    {"type": "logic", "name": "dec_debug_wdata_rs1_d", "dir": "output"},
    {"type": "logic", "name": "dec_dbg_rddata", "dir": "output"},
    {"type": "logic", "name": "dec_dbg_cmd_done", "dir": "output"},
    {"type": "logic", "name": "dec_dbg_cmd_fail", "dir": "output"},
    {"type": "port", "name": "trigger_pkt_any", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_index_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_hist_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_bank_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_start_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_valid_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_mp_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_middle_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_fghr_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_index_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_hist_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_bank_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_start_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_valid_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_mp_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_middle_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_fghr_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_way_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_way_e4", "dir": "input"},
    {"type": "logic", "name": "gpr_i0_rs1_d", "dir": "output"},
    {"type": "logic", "name": "gpr_i0_rs2_d", "dir": "output"},
    {"type": "logic", "name": "gpr_i1_rs1_d", "dir": "output"},
    {"type": "logic", "name": "gpr_i1_rs2_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_br_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_br_immed_d", "dir": "output"},
    {"type": "alu_pkt_t", "name": "i0_ap", "dir": "output"},
    {"type": "alu_pkt_t", "name": "i1_ap", "dir": "output"},
    {"type": "logic", "name": "dec_i0_alu_decode_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_alu_decode_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_select_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_select_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib3_valid_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib2_valid_d", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_p", "dir": "output"},
    {"type": "mul_pkt_t", "name": "mul_p", "dir": "output"},
    {"type": "div_pkt_t", "name": "div_p", "dir": "output"},
    {"type": "logic", "name": "dec_lsu_offset_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_lsu_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_lsu_d", "dir": "output"},
    {"type": "logic", "name": "flush_final_e3", "dir": "output"},
    {"type": "logic", "name": "i0_flush_final_e3", "dir": "output"},
    {"type": "logic", "name": "dec_csr_ren_d", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_cancel_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_path_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_kill_writeb_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_kill_writeb_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_fence_i_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i0_mul_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_mul_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_div_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_div_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_valid_e1", "dir": "output"},
    {"type": "logic", "name": "dec_div_decode_e4", "dir": "output"},
    {"type": "logic", "name": "pred_correct_npc_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_sec_decode_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_sec_decode_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e2", "dir": "output"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br0_wb_pkt", "dir": "output"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br1_wb_pkt", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt0", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt2", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt3", "dir": "output"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_d", "dir": "output"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_lsu_decode_d", "dir": "output"},
    {"type": "logic", "name": "i0_result_e4_eff", "dir": "output"},
    {"type": "logic", "name": "i1_result_e4_eff", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_valid_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_valid_e4", "dir": "output"},
    {"type": "logic", "name": "i0_result_e2", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_pc_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_pc_e4", "dir": "output"},
    {"type": "logic", "name": "dec_i0_data_en", "dir": "output"},
    {"type": "logic", "name": "dec_i0_ctl_en", "dir": "output"},
    {"type": "logic", "name": "dec_i1_data_en", "dir": "output"},
    {"type": "logic", "name": "dec_i1_ctl_en", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_cinst", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_cinst", "dir": "input"},
    {"type": "trace_pkt_t", "name": "trace_rv_trace_pkt", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_sec_alu_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_non_blocking_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_fast_div_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_bpred_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dma_qos_prty", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_misc_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_exu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_ifu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_lsu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_bus_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_pic_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dccm_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_icm_clk_override", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "GPR_BANKS"},
    {"type": "logic", "name": "GPR_BANKS_LOG2"},
    {"type": "logic", "name": "dec_tlu_dec_clk_override"},
    {"type": "logic", "name": "clk_override"},
    {"type": "logic", "name": "dec_ib1_valid_d"},
    {"type": "logic", "name": "dec_ib0_valid_d"},
    {"type": "logic", "name": "dec_pmu_instr_decoded"},
    {"type": "logic", "name": "dec_pmu_decode_stall"},
    {"type": "logic", "name": "dec_pmu_presync_stall"},
    {"type": "logic", "name": "dec_pmu_postsync_stall"},
    {"type": "logic", "name": "dec_tlu_wr_pause_wb"},
    {"type": "logic", "name": "dec_i0_rs1_en_d"},
    {"type": "logic", "name": "dec_i0_rs2_en_d"},
    {"type": "logic", "name": "dec_fence_pending"},
    {"type": "logic", "name": "dec_i0_rs1_d"},
    {"type": "logic", "name": "dec_i0_rs2_d"},
    {"type": "logic", "name": "dec_i1_rs1_en_d"},
    {"type": "logic", "name": "dec_i1_rs2_en_d"},
    {"type": "logic", "name": "dec_i1_rs1_d"},
    {"type": "logic", "name": "dec_i1_rs2_d"},
    {"type": "logic", "name": "dec_i0_instr_d"},
    {"type": "logic", "name": "dec_i1_instr_d"},
    {"type": "logic", "name": "dec_tlu_pipelining_disable"},
    {"type": "logic", "name": "dec_tlu_dual_issue_disable"},
    {"type": "logic", "name": "dec_i0_waddr_wb"},
    {"type": "logic", "name": "dec_i0_wen_wb"},
    {"type": "logic", "name": "dec_i0_wdata_wb"},
    {"type": "logic", "name": "dec_i1_waddr_wb"},
    {"type": "logic", "name": "dec_i1_wen_wb"},
    {"type": "logic", "name": "dec_i1_wdata_wb"},
    {"type": "logic", "name": "dec_csr_wen_wb"},
    {"type": "logic", "name": "dec_csr_rdaddr_d"},
    {"type": "logic", "name": "dec_csr_wraddr_wb"},
    {"type": "logic", "name": "dec_csr_wrdata_wb"},
    {"type": "logic", "name": "dec_csr_rddata_d"},
    {"type": "logic", "name": "dec_csr_legal_d"},
    {"type": "logic", "name": "dec_csr_wen_unq_d"},
    {"type": "logic", "name": "dec_csr_any_unq_d"},
    {"type": "logic", "name": "dec_csr_stall_int_ff"},
    {"type": "trap_pkt_t", "name": "dec_tlu_packet_e4"},
    {"type": "logic", "name": "dec_i0_pc4_d"},
    {"type": "logic", "name": "dec_i1_pc4_d"},
    {"type": "logic", "name": "dec_tlu_presync_d"},
    {"type": "logic", "name": "dec_tlu_postsync_d"},
    {"type": "logic", "name": "dec_tlu_debug_stall"},
    {"type": "logic", "name": "dec_illegal_inst"},
    {"type": "logic", "name": "wen_bank_id"},
    {"type": "logic", "name": "wr_bank_id"},
    {"type": "logic", "name": "dec_i0_icaf_d"},
    {"type": "logic", "name": "dec_i1_icaf_d"},
    {"type": "logic", "name": "dec_i0_perr_d"},
    {"type": "logic", "name": "dec_i1_perr_d"},
    {"type": "logic", "name": "dec_i0_sbecc_d"},
    {"type": "logic", "name": "dec_i1_sbecc_d"},
    {"type": "logic", "name": "dec_i0_dbecc_d"},
    {"type": "logic", "name": "dec_i1_dbecc_d"},
    {"type": "logic", "name": "dec_i0_icaf_second_d"},
    {"type": "logic", "name": "dec_i0_decode_d"},
    {"type": "logic", "name": "dec_i1_decode_d"},
    {"type": "logic", "name": "dec_i0_trigger_match_d"},
    {"type": "logic", "name": "dec_i1_trigger_match_d"},
    {"type": "logic", "name": "dec_debug_fence_d"},
    {"type": "logic", "name": "dec_nonblock_load_wen"},
    {"type": "logic", "name": "dec_nonblock_load_waddr"},
    {"type": "logic", "name": "dec_tlu_flush_pause_wb"},
    {"type": "logic", "name": "dec_i0_load_e4"},
    {"type": "logic", "name": "dec_pause_state"},
    {"type": "br_pkt_t", "name": "dec_i0_brp"},
    {"type": "br_pkt_t", "name": "dec_i1_brp"},
    {"type": "logic", "name": "dec_i0_cinst_d"},
    {"type": "logic", "name": "dec_i1_cinst_d"},
    {"type": "logic", "name": "dec_i0_inst_wb1"},
    {"type": "logic", "name": "dec_i1_inst_wb1"},
    {"type": "logic", "name": "dec_i0_pc_wb1"},
    {"type": "logic", "name": "dec_i1_pc_wb1"},
    {"type": "logic", "name": "dec_tlu_i1_valid_wb1"},
    {"type": "logic", "name": "dec_tlu_i0_valid_wb1"},
    {"type": "logic", "name": "dec_tlu_int_valid_wb1"},
    {"type": "logic", "name": "dec_tlu_exc_cause_wb1"},
    {"type": "logic", "name": "dec_tlu_mtval_wb1"},
    {"type": "logic", "name": "dec_tlu_i0_exc_valid_wb1"},
    {"type": "logic", "name": "dec_tlu_i1_exc_valid_wb1"}
  ], "instances": [
    {"name": "arf", "defName": "dec_gpr_ctl__GB1", "origName": "arf"},
    {"name": "dec_trigger", "defName": "dec_trigger", "origName": "dec_trigger"},
    {"name": "instbuff", "defName": "dec_ib_ctl", "origName": "instbuff"},
    {"name": "decode", "defName": "dec_decode_ctl", "origName": "decode"},
    {"name": "tlu", "defName": "dec_tlu_ctl", "origName": "tlu"}
  ]},
  {"name": "exu", "origName": "exu", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_fast_div_disable", "dir": "input"},
    {"type": "logic", "name": "dec_i0_data_en", "dir": "input"},
    {"type": "logic", "name": "dec_i0_ctl_en", "dir": "input"},
    {"type": "logic", "name": "dec_i1_data_en", "dir": "input"},
    {"type": "logic", "name": "dec_i1_ctl_en", "dir": "input"},
    {"type": "logic", "name": "dec_debug_wdata_rs1_d", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_wrdata", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "input"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_d", "dir": "input"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e2", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e2", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e2", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e2", "dir": "input"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e2", "dir": "input"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e2", "dir": "input"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e2", "dir": "input"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e2", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e3", "dir": "input"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e3", "dir": "input"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e3", "dir": "input"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e3", "dir": "input"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i0_sec_decode_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i1_sec_decode_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i0_pc_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i1_pc_e3", "dir": "input"},
    {"type": "logic", "name": "pred_correct_npc_e2", "dir": "input"},
    {"type": "logic", "name": "dec_i1_valid_e1", "dir": "input"},
    {"type": "logic", "name": "dec_i0_mul_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_mul_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_div_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_div_d", "dir": "input"},
    {"type": "logic", "name": "gpr_i0_rs1_d", "dir": "input"},
    {"type": "logic", "name": "gpr_i0_rs2_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_immed_d", "dir": "input"},
    {"type": "logic", "name": "gpr_i1_rs1_d", "dir": "input"},
    {"type": "logic", "name": "gpr_i1_rs2_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_immed_d", "dir": "input"},
    {"type": "logic", "name": "i0_rs1_bypass_data_d", "dir": "input"},
    {"type": "logic", "name": "i0_rs2_bypass_data_d", "dir": "input"},
    {"type": "logic", "name": "i1_rs1_bypass_data_d", "dir": "input"},
    {"type": "logic", "name": "i1_rs2_bypass_data_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_br_immed_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_br_immed_d", "dir": "input"},
    {"type": "alu_pkt_t", "name": "i0_ap", "dir": "input"},
    {"type": "alu_pkt_t", "name": "i1_ap", "dir": "input"},
    {"type": "logic", "name": "dec_i0_alu_decode_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_alu_decode_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_select_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_select_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_d", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_path_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i0_valid_e4", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i1_valid_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_result_e1", "dir": "output"},
    {"type": "logic", "name": "exu_i1_result_e1", "dir": "output"},
    {"type": "logic", "name": "exu_i0_pc_e1", "dir": "output"},
    {"type": "logic", "name": "exu_i1_pc_e1", "dir": "output"},
    {"type": "logic", "name": "exu_i0_result_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_result_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_flush_final", "dir": "output"},
    {"type": "logic", "name": "exu_i1_flush_final", "dir": "output"},
    {"type": "mul_pkt_t", "name": "mul_p", "dir": "input"},
    {"type": "div_pkt_t", "name": "div_p", "dir": "input"},
    {"type": "logic", "name": "dec_i0_lsu_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_lsu_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_ren_d", "dir": "input"},
    {"type": "logic", "name": "exu_lsu_rs1_d", "dir": "output"},
    {"type": "logic", "name": "exu_lsu_rs2_d", "dir": "output"},
    {"type": "logic", "name": "exu_csr_rs1_e1", "dir": "output"},
    {"type": "logic", "name": "exu_flush_final", "dir": "output"},
    {"type": "logic", "name": "exu_flush_path_final", "dir": "output"},
    {"type": "logic", "name": "exu_mul_result_e3", "dir": "output"},
    {"type": "logic", "name": "exu_div_result", "dir": "output"},
    {"type": "logic", "name": "exu_div_finish", "dir": "output"},
    {"type": "logic", "name": "exu_div_stall", "dir": "output"},
    {"type": "logic", "name": "exu_npc_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_flush_lower_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_flush_lower_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_flush_path_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_flush_path_e4", "dir": "output"},
    {"type": "predict_pkt_t", "name": "exu_mp_pkt", "dir": "output"},
    {"type": "logic", "name": "exu_mp_eghr", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_hist_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_bank_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_error_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_start_error_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_index_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_valid_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_mp_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_way_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_middle_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_fghr_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_ret_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i0_br_call_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_hist_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_bank_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_error_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_start_error_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_index_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_valid_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_mp_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_way_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_middle_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_fghr_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_ret_e4", "dir": "output"},
    {"type": "logic", "name": "exu_i1_br_call_e4", "dir": "output"},
    {"type": "logic", "name": "exu_flush_upper_e2", "dir": "output"},
    {"type": "rets_pkt_t", "name": "exu_rets_e1_pkt", "dir": "output"},
    {"type": "rets_pkt_t", "name": "exu_rets_e4_pkt", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i0_br_misp", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i0_br_ataken", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i0_pc4", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i1_br_misp", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i1_br_ataken", "dir": "output"},
    {"type": "logic", "name": "exu_pmu_i1_pc4", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_d"},
    {"type": "logic", "name": "i0_rs2_d"},
    {"type": "logic", "name": "i1_rs1_d"},
    {"type": "logic", "name": "i1_rs2_d"},
    {"type": "logic", "name": "exu_i0_flush_upper_e1"},
    {"type": "logic", "name": "exu_i0_flush_path_e1"},
    {"type": "logic", "name": "exu_i1_flush_upper_e1"},
    {"type": "logic", "name": "exu_i1_flush_path_e1"},
    {"type": "logic", "name": "i0_rs1_final_d"},
    {"type": "logic", "name": "exu_flush_path_e2"},
    {"type": "logic", "name": "mul_rs1_d"},
    {"type": "logic", "name": "mul_rs2_d"},
    {"type": "logic", "name": "div_rs1_d"},
    {"type": "logic", "name": "div_rs2_d"},
    {"type": "logic", "name": "i1_valid_e2"},
    {"type": "logic", "name": "npc_e4"},
    {"type": "logic", "name": "div_npc"},
    {"type": "logic", "name": "i0_rs1_e1"},
    {"type": "logic", "name": "i0_rs2_e1"},
    {"type": "logic", "name": "i0_rs1_e2"},
    {"type": "logic", "name": "i0_rs2_e2"},
    {"type": "logic", "name": "i0_rs1_e3"},
    {"type": "logic", "name": "i0_rs2_e3"},
    {"type": "logic", "name": "i0_br_immed_e1"},
    {"type": "logic", "name": "i0_br_immed_e2"},
    {"type": "logic", "name": "i0_br_immed_e3"},
    {"type": "logic", "name": "i1_rs1_e1"},
    {"type": "logic", "name": "i1_rs2_e1"},
    {"type": "logic", "name": "i1_rs1_e2"},
    {"type": "logic", "name": "i1_rs2_e2"},
    {"type": "logic", "name": "i1_rs1_e3"},
    {"type": "logic", "name": "i1_rs2_e3"},
    {"type": "logic", "name": "i1_br_immed_e1"},
    {"type": "logic", "name": "i1_br_immed_e2"},
    {"type": "logic", "name": "i1_br_immed_e3"},
    {"type": "logic", "name": "i0_rs1_e2_final"},
    {"type": "logic", "name": "i0_rs2_e2_final"},
    {"type": "logic", "name": "i1_rs1_e2_final"},
    {"type": "logic", "name": "i1_rs2_e2_final"},
    {"type": "logic", "name": "i0_rs1_e3_final"},
    {"type": "logic", "name": "i0_rs2_e3_final"},
    {"type": "logic", "name": "i1_rs1_e3_final"},
    {"type": "logic", "name": "i1_rs2_e3_final"},
    {"type": "logic", "name": "i0_alu_pc_nc"},
    {"type": "logic", "name": "i1_alu_pc_nc"},
    {"type": "logic", "name": "exu_flush_path_e1"},
    {"type": "logic", "name": "exu_i0_flush_upper_e2"},
    {"type": "logic", "name": "exu_i1_flush_upper_e2"},
    {"type": "logic", "name": "i1_valid_e3"},
    {"type": "logic", "name": "i1_valid_e4"},
    {"type": "logic", "name": "pred_correct_npc_e3"},
    {"type": "logic", "name": "pred_correct_npc_e4"},
    {"type": "logic", "name": "exu_i0_flush_upper_e3"},
    {"type": "logic", "name": "exu_i0_flush_upper_e4"},
    {"type": "logic", "name": "i1_pred_correct_upper_e1"},
    {"type": "logic", "name": "i0_pred_correct_upper_e1"},
    {"type": "logic", "name": "i1_pred_correct_upper_e2"},
    {"type": "logic", "name": "i0_pred_correct_upper_e2"},
    {"type": "logic", "name": "i1_pred_correct_upper_e3"},
    {"type": "logic", "name": "i0_pred_correct_upper_e3"},
    {"type": "logic", "name": "i1_pred_correct_upper_e4"},
    {"type": "logic", "name": "i0_pred_correct_upper_e4"},
    {"type": "logic", "name": "i1_pred_correct_lower_e4"},
    {"type": "logic", "name": "i0_pred_correct_lower_e4"},
    {"type": "logic", "name": "i1_valid_e4_eff"},
    {"type": "logic", "name": "i1_sec_decode_e4"},
    {"type": "logic", "name": "i0_sec_decode_e4"},
    {"type": "logic", "name": "i1_pred_correct_e4_eff"},
    {"type": "logic", "name": "i0_pred_correct_e4_eff"},
    {"type": "logic", "name": "i1_flush_path_e4_eff"},
    {"type": "logic", "name": "i0_flush_path_e4_eff"},
    {"type": "logic", "name": "csr_rs1_in_d"},
    {"type": "logic", "name": "i1_flush_path_upper_e2"},
    {"type": "logic", "name": "i0_flush_path_upper_e2"},
    {"type": "logic", "name": "i1_flush_path_upper_e3"},
    {"type": "logic", "name": "i0_flush_path_upper_e3"},
    {"type": "logic", "name": "i1_flush_path_upper_e4"},
    {"type": "logic", "name": "i0_flush_path_upper_e4"},
    {"type": "logic", "name": "div_valid_e1"},
    {"type": "logic", "name": "div_finish_early"},
    {"type": "logic", "name": "freeze"},
    {"type": "alu_pkt_t", "name": "i0_ap_e1"},
    {"type": "alu_pkt_t", "name": "i0_ap_e2"},
    {"type": "alu_pkt_t", "name": "i0_ap_e3"},
    {"type": "alu_pkt_t", "name": "i0_ap_e4"},
    {"type": "alu_pkt_t", "name": "i1_ap_e1"},
    {"type": "alu_pkt_t", "name": "i1_ap_e2"},
    {"type": "alu_pkt_t", "name": "i1_ap_e3"},
    {"type": "alu_pkt_t", "name": "i1_ap_e4"},
    {"type": "logic", "name": "i0_e1_data_en"},
    {"type": "logic", "name": "i0_e2_data_en"},
    {"type": "logic", "name": "i0_e3_data_en"},
    {"type": "logic", "name": "i0_e1_ctl_en"},
    {"type": "logic", "name": "i0_e2_ctl_en"},
    {"type": "logic", "name": "i0_e3_ctl_en"},
    {"type": "logic", "name": "i0_e4_ctl_en"},
    {"type": "logic", "name": "i1_e1_data_en"},
    {"type": "logic", "name": "i1_e2_data_en"},
    {"type": "logic", "name": "i1_e3_data_en"},
    {"type": "logic", "name": "i1_e1_ctl_en"},
    {"type": "logic", "name": "i1_e2_ctl_en"},
    {"type": "logic", "name": "i1_e3_ctl_en"},
    {"type": "logic", "name": "i1_e4_ctl_en"},
    {"type": "predict_pkt_t", "name": "i0_predict_newp_d"},
    {"type": "predict_pkt_t", "name": "i1_predict_newp_d"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_e1"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_e4"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_e1"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_e4"},
    {"type": "predict_pkt_t", "name": "i0_pp_e2"},
    {"type": "predict_pkt_t", "name": "i0_pp_e3"},
    {"type": "predict_pkt_t", "name": "i0_pp_e4_in"},
    {"type": "predict_pkt_t", "name": "i1_pp_e2"},
    {"type": "predict_pkt_t", "name": "i1_pp_e3"},
    {"type": "predict_pkt_t", "name": "i1_pp_e4_in"},
    {"type": "logic", "name": "ghr_e4_ns"},
    {"type": "logic", "name": "ghr_e4"},
    {"type": "logic", "name": "ghr_e1_ns"},
    {"type": "logic", "name": "ghr_e1"},
    {"type": "logic", "name": "i0_taken_e1"},
    {"type": "logic", "name": "i1_taken_e1"},
    {"type": "logic", "name": "dec_i0_alu_decode_e1"},
    {"type": "logic", "name": "dec_i1_alu_decode_e1"},
    {"type": "logic", "name": "i0_valid_e1"},
    {"type": "logic", "name": "i1_valid_e1"},
    {"type": "logic", "name": "i0_ataken_e1"},
    {"type": "logic", "name": "i1_ataken_e1"},
    {"type": "logic", "name": "exu_flush_final_f"},
    {"type": "logic", "name": "i0_valid_e4"},
    {"type": "logic", "name": "i1_pred_valid_e4"},
    {"type": "predict_pkt_t", "name": "final_predict_mp"},
    {"type": "predict_pkt_t", "name": "final_predict_mp_ff"},
    {"type": "logic", "name": "fp_enable"},
    {"type": "logic", "name": "fp_enable_ff"},
    {"type": "logic", "name": "final_eghr"},
    {"type": "logic", "name": "after_flush_eghr"}
  ], "instances": [
    {"name": "csr_rs1_ff", "defName": "rvdffe__W20", "origName": "csr_rs1_ff"},
    {"name": "mul_e1", "defName": "exu_mul_ctl", "origName": "mul_e1"},
    {"name": "div_e1", "defName": "exu_div_ctl", "origName": "div_e1"},
    {"name": "i0_alu_e1", "defName": "exu_alu_ctl", "origName": "i0_alu_e1"},
    {"name": "i1_alu_e1", "defName": "exu_alu_ctl", "origName": "i1_alu_e1"},
    {"name": "i0_pp_e2_ff", "defName": "rvdffe__W4a", "origName": "i0_pp_e2_ff"},
    {"name": "i0_pp_e3_ff", "defName": "rvdffe__W4a", "origName": "i0_pp_e3_ff"},
    {"name": "i1_pp_e2_ff", "defName": "rvdffe__W4a", "origName": "i1_pp_e2_ff"},
    {"name": "i1_pp_e3_ff", "defName": "rvdffe__W4a", "origName": "i1_pp_e3_ff"},
    {"name": "i0_ap_e1_ff", "defName": "rvdffe__W14", "origName": "i0_ap_e1_ff"},
    {"name": "i0_ap_e2_ff", "defName": "rvdffe__W14", "origName": "i0_ap_e2_ff"},
    {"name": "i0_ap_e3_ff", "defName": "rvdffe__W14", "origName": "i0_ap_e3_ff"},
    {"name": "i0_ap_e4_ff", "defName": "rvdffe__W14", "origName": "i0_ap_e4_ff"},
    {"name": "i1_ap_e1_ff", "defName": "rvdffe__W14", "origName": "i1_ap_e1_ff"},
    {"name": "i1_ap_e2_ff", "defName": "rvdffe__W14", "origName": "i1_ap_e2_ff"},
    {"name": "i1_ap_e3_ff", "defName": "rvdffe__W14", "origName": "i1_ap_e3_ff"},
    {"name": "i1_ap_e4_ff", "defName": "rvdffe__W14", "origName": "i1_ap_e4_ff"},
    {"name": "i0_src_e1_ff", "defName": "rvdffe__W4c", "origName": "i0_src_e1_ff"},
    {"name": "i0_src_e2_ff", "defName": "rvdffe__W4c", "origName": "i0_src_e2_ff"},
    {"name": "i0_src_e3_ff", "defName": "rvdffe__W4c", "origName": "i0_src_e3_ff"},
    {"name": "i1_src_e1_ff", "defName": "rvdffe__W4c", "origName": "i1_src_e1_ff"},
    {"name": "i1_src_e2_ff", "defName": "rvdffe__W4c", "origName": "i1_src_e2_ff"},
    {"name": "i1_src_e3_ff", "defName": "rvdffe__W4c", "origName": "i1_src_e3_ff"},
    {"name": "e1ghrff", "defName": "rvdffs__W5", "origName": "e1ghrff"},
    {"name": "e1ghrdecff", "defName": "rvdffs__W2", "origName": "e1ghrdecff"},
    {"name": "e4ghrff", "defName": "rvdff__W5", "origName": "e4ghrff"},
    {"name": "e4ghrflushff", "defName": "rvdff", "origName": "e4ghrflushff"},
    {"name": "i0_alu_e4", "defName": "exu_alu_ctl", "origName": "i0_alu_e4"},
    {"name": "i1_alu_e4", "defName": "exu_alu_ctl", "origName": "i1_alu_e4"},
    {"name": "final_predict_ff", "defName": "rvdff", "origName": "final_predict_ff"},
    {"name": "predict_mp_ff", "defName": "rvdffe__W4a", "origName": "predict_mp_ff"},
    {"name": "i0_upper_flush_e2_ff", "defName": "rvdffe__W20", "origName": "i0_upper_flush_e2_ff"},
    {"name": "i1_upper_flush_e2_ff", "defName": "rvdffe__W21", "origName": "i1_upper_flush_e2_ff"},
    {"name": "i0_upper_flush_e3_ff", "defName": "rvdffe__W3f", "origName": "i0_upper_flush_e3_ff"},
    {"name": "i1_upper_flush_e3_ff", "defName": "rvdffe__W20", "origName": "i1_upper_flush_e3_ff"},
    {"name": "i0_upper_flush_e4_ff", "defName": "rvdffe__W3f", "origName": "i0_upper_flush_e4_ff"},
    {"name": "i1_upper_flush_e4_ff", "defName": "rvdffe__W20", "origName": "i1_upper_flush_e4_ff"},
    {"name": "pred_correct_upper_e2_ff", "defName": "rvdffs__W2", "origName": "pred_correct_upper_e2_ff"},
    {"name": "pred_correct_upper_e3_ff", "defName": "rvdffs__W2", "origName": "pred_correct_upper_e3_ff"},
    {"name": "pred_correct_upper_e4_ff", "defName": "rvdff__W2", "origName": "pred_correct_upper_e4_ff"},
    {"name": "sec_decode_e4_ff", "defName": "rvdff__W2", "origName": "sec_decode_e4_ff"},
    {"name": "npc_any_ff", "defName": "rvdffe__W1f", "origName": "npc_any_ff"}
  ]},
  {"name": "lsu", "origName": "lsu", "vars": [
    {"type": "logic", "name": "i0_result_e4_eff", "dir": "input"},
    {"type": "logic", "name": "i1_result_e4_eff", "dir": "input"},
    {"type": "logic", "name": "i0_result_e2", "dir": "input"},
    {"type": "logic", "name": "flush_final_e3", "dir": "input"},
    {"type": "logic", "name": "i0_flush_final_e3", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i0_kill_writeb_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i1_kill_writeb_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_cancel_e4", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "exu_lsu_rs1_d", "dir": "input"},
    {"type": "logic", "name": "exu_lsu_rs2_d", "dir": "input"},
    {"type": "logic", "name": "dec_lsu_offset_d", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_p", "dir": "input"},
    {"type": "logic", "name": "dec_i0_lsu_decode_d", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_single_ecc_error_incr", "dir": "output"},
    {"type": "logic", "name": "lsu_result_corr_dc4", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_load_stall_any", "dir": "output"},
    {"type": "logic", "name": "lsu_store_stall_any", "dir": "output"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_idle_any", "dir": "output"},
    {"type": "logic", "name": "lsu_halt_idle_any", "dir": "output"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_external_ints_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_misaligned_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_error", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_busy", "dir": "output"},
    {"type": "port", "name": "trigger_pkt_any", "dir": "input"},
    {"type": "logic", "name": "lsu_trigger_match_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_wren", "dir": "output"},
    {"type": "logic", "name": "dccm_rden", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_addr", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_lo", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_hi", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_data_lo", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_data_hi", "dir": "input"},
    {"type": "logic", "name": "picm_wren", "dir": "output"},
    {"type": "logic", "name": "picm_rden", "dir": "output"},
    {"type": "logic", "name": "picm_mken", "dir": "output"},
    {"type": "logic", "name": "picm_addr", "dir": "output"},
    {"type": "logic", "name": "picm_wr_data", "dir": "output"},
    {"type": "logic", "name": "picm_rd_data", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_req", "dir": "input"},
    {"type": "logic", "name": "dma_mem_addr", "dir": "input"},
    {"type": "logic", "name": "dma_mem_sz", "dir": "input"},
    {"type": "logic", "name": "dma_mem_write", "dir": "input"},
    {"type": "logic", "name": "dma_mem_wdata", "dir": "input"},
    {"type": "logic", "name": "dccm_dma_rvalid", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_ecc_error", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_rdata", "dir": "output"},
    {"type": "logic", "name": "dccm_ready", "dir": "output"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "lsu_dccm_rden_dc3"},
    {"type": "logic", "name": "store_data_dc2"},
    {"type": "logic", "name": "store_data_dc3"},
    {"type": "logic", "name": "store_data_dc4"},
    {"type": "logic", "name": "store_data_dc5"},
    {"type": "logic", "name": "store_ecc_datafn_hi_dc3"},
    {"type": "logic", "name": "store_ecc_datafn_lo_dc3"},
    {"type": "logic", "name": "single_ecc_error_hi_dc3"},
    {"type": "logic", "name": "single_ecc_error_lo_dc3"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc3"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc4"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc5"},
    {"type": "logic", "name": "lsu_double_ecc_error_dc3"},
    {"type": "logic", "name": "dccm_data_hi_dc3"},
    {"type": "logic", "name": "dccm_data_lo_dc3"},
    {"type": "logic", "name": "dccm_data_ecc_hi_dc3"},
    {"type": "logic", "name": "dccm_data_ecc_lo_dc3"},
    {"type": "logic", "name": "lsu_ld_data_dc3"},
    {"type": "logic", "name": "lsu_ld_data_corr_dc3"},
    {"type": "logic", "name": "picm_mask_data_dc3"},
    {"type": "logic", "name": "lsu_addr_dc1"},
    {"type": "logic", "name": "lsu_addr_dc2"},
    {"type": "logic", "name": "lsu_addr_dc3"},
    {"type": "logic", "name": "lsu_addr_dc4"},
    {"type": "logic", "name": "lsu_addr_dc5"},
    {"type": "logic", "name": "end_addr_dc1"},
    {"type": "logic", "name": "end_addr_dc2"},
    {"type": "logic", "name": "end_addr_dc3"},
    {"type": "logic", "name": "end_addr_dc4"},
    {"type": "logic", "name": "end_addr_dc5"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5"},
    {"type": "logic", "name": "lsu_i0_valid_dc1"},
    {"type": "logic", "name": "lsu_i0_valid_dc2"},
    {"type": "logic", "name": "lsu_i0_valid_dc3"},
    {"type": "logic", "name": "lsu_i0_valid_dc4"},
    {"type": "logic", "name": "lsu_i0_valid_dc5"},
    {"type": "logic", "name": "isldst_dc1"},
    {"type": "logic", "name": "dccm_ldst_dc2"},
    {"type": "logic", "name": "dccm_ldst_dc3"},
    {"type": "logic", "name": "store_stbuf_reqvld_dc3"},
    {"type": "logic", "name": "load_stbuf_reqvld_dc3"},
    {"type": "logic", "name": "ldst_stbuf_reqvld_dc3"},
    {"type": "logic", "name": "lsu_commit_dc5"},
    {"type": "logic", "name": "lsu_exc_dc2"},
    {"type": "logic", "name": "addr_in_dccm_dc1"},
    {"type": "logic", "name": "addr_in_dccm_dc2"},
    {"type": "logic", "name": "addr_in_dccm_dc3"},
    {"type": "logic", "name": "addr_in_pic_dc1"},
    {"type": "logic", "name": "addr_in_pic_dc2"},
    {"type": "logic", "name": "addr_in_pic_dc3"},
    {"type": "logic", "name": "addr_external_dc2"},
    {"type": "logic", "name": "addr_external_dc3"},
    {"type": "logic", "name": "addr_external_dc4"},
    {"type": "logic", "name": "addr_external_dc5"},
    {"type": "logic", "name": "stbuf_reqvld_any"},
    {"type": "logic", "name": "stbuf_reqvld_flushed_any"},
    {"type": "logic", "name": "stbuf_addr_in_pic_any"},
    {"type": "logic", "name": "stbuf_byteen_any"},
    {"type": "logic", "name": "stbuf_addr_any"},
    {"type": "logic", "name": "stbuf_data_any"},
    {"type": "logic", "name": "stbuf_ecc_any"},
    {"type": "logic", "name": "lsu_cmpen_dc2"},
    {"type": "logic", "name": "stbuf_fwddata_hi_dc3"},
    {"type": "logic", "name": "stbuf_fwddata_lo_dc3"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_dc3"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_dc3"},
    {"type": "logic", "name": "lsu_stbuf_commit_any"},
    {"type": "logic", "name": "lsu_stbuf_empty_any"},
    {"type": "logic", "name": "lsu_stbuf_nodma_empty_any"},
    {"type": "logic", "name": "lsu_stbuf_full_any"},
    {"type": "logic", "name": "lsu_busreq_dc5"},
    {"type": "logic", "name": "lsu_bus_buffer_pend_any"},
    {"type": "logic", "name": "lsu_bus_buffer_empty_any"},
    {"type": "logic", "name": "lsu_bus_buffer_full_any"},
    {"type": "logic", "name": "lsu_busreq_dc2"},
    {"type": "logic", "name": "bus_read_data_dc3"},
    {"type": "logic", "name": "ld_bus_error_dc3"},
    {"type": "logic", "name": "ld_bus_error_addr_dc3"},
    {"type": "logic", "name": "flush_dc2_up"},
    {"type": "logic", "name": "flush_dc3"},
    {"type": "logic", "name": "flush_dc4"},
    {"type": "logic", "name": "flush_dc5"},
    {"type": "logic", "name": "flush_prior_dc5"},
    {"type": "logic", "name": "is_sideeffects_dc2"},
    {"type": "logic", "name": "is_sideeffects_dc3"},
    {"type": "logic", "name": "ldst_nodma_dc1todc3"},
    {"type": "logic", "name": "lsu_c1_dc3_clk"},
    {"type": "logic", "name": "lsu_c1_dc4_clk"},
    {"type": "logic", "name": "lsu_c1_dc5_clk"},
    {"type": "logic", "name": "lsu_c2_dc3_clk"},
    {"type": "logic", "name": "lsu_c2_dc4_clk"},
    {"type": "logic", "name": "lsu_c2_dc5_clk"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk"},
    {"type": "logic", "name": "lsu_freeze_c1_dc1_clken"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clken"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken"},
    {"type": "logic", "name": "lsu_freeze_c2_dc4_clken"},
    {"type": "logic", "name": "lsu_store_c1_dc1_clken"},
    {"type": "logic", "name": "lsu_store_c1_dc2_clken"},
    {"type": "logic", "name": "lsu_store_c1_dc3_clken"},
    {"type": "logic", "name": "lsu_store_c1_dc4_clk"},
    {"type": "logic", "name": "lsu_store_c1_dc5_clk"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clk"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk"},
    {"type": "logic", "name": "lsu_freeze_c2_dc4_clk"},
    {"type": "logic", "name": "lsu_stbuf_c1_clk"},
    {"type": "logic", "name": "lsu_bus_ibuf_c1_clk"},
    {"type": "logic", "name": "lsu_bus_obuf_c1_clk"},
    {"type": "logic", "name": "lsu_bus_buf_c1_clk"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clk"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clken"},
    {"type": "logic", "name": "lsu_pic_c1_dc3_clken"},
    {"type": "logic", "name": "lsu_busm_clk"},
    {"type": "logic", "name": "lsu_free_c2_clk"}
  ], "instances": [
    {"name": "lsu_lsc_ctl", "defName": "lsu_lsc_ctl", "origName": "lsu_lsc_ctl"},
    {"name": "dccm_ctl", "defName": "lsu_dccm_ctl", "origName": "dccm_ctl"},
    {"name": "stbuf", "defName": "lsu_stbuf", "origName": "stbuf"},
    {"name": "ecc", "defName": "lsu_ecc", "origName": "ecc"},
    {"name": "trigger", "defName": "lsu_trigger", "origName": "trigger"},
    {"name": "clkdomain", "defName": "lsu_clkdomain", "origName": "clkdomain"},
    {"name": "bus_intf", "defName": "lsu_bus_intf", "origName": "bus_intf"},
    {"name": "lsu_i0_valid_dc1ff", "defName": "rvdff_fpga", "origName": "lsu_i0_valid_dc1ff"},
    {"name": "lsu_i0_valid_dc2ff", "defName": "rvdff_fpga", "origName": "lsu_i0_valid_dc2ff"},
    {"name": "lsu_i0_valid_dc3ff", "defName": "rvdff_fpga", "origName": "lsu_i0_valid_dc3ff"},
    {"name": "lsu_i0_valid_dc4ff", "defName": "rvdff_fpga", "origName": "lsu_i0_valid_dc4ff"},
    {"name": "lsu_i0_valid_dc5ff", "defName": "rvdff", "origName": "lsu_i0_valid_dc5ff"},
    {"name": "lsu_single_ecc_err_dc4", "defName": "rvdff", "origName": "lsu_single_ecc_err_dc4"},
    {"name": "lsu_single_ecc_err_dc5", "defName": "rvdff", "origName": "lsu_single_ecc_err_dc5"}
  ]},
  {"name": "lsu_dccm_mem", "origName": "lsu_dccm_mem", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "dccm_wren", "dir": "input"},
    {"type": "logic", "name": "dccm_rden", "dir": "input"},
    {"type": "logic", "name": "dccm_wr_addr", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_addr_lo", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_addr_hi", "dir": "input"},
    {"type": "logic", "name": "dccm_wr_data", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_data_lo", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_data_hi", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DCCM_WIDTH_BITS"},
    {"type": "logic", "name": "DCCM_INDEX_BITS"},
    {"type": "logic", "name": "wren_bank"},
    {"type": "logic", "name": "rden_bank"},
    {"type": "", "name": "addr_bank"},
    {"type": "logic", "name": "rd_addr_even"},
    {"type": "logic", "name": "rd_addr_odd"},
    {"type": "logic", "name": "rd_unaligned"},
    {"type": "", "name": "dccm_bank_dout"},
    {"type": "logic", "name": "wrdata"},
    {"type": "logic", "name": "wren_bank_q"},
    {"type": "logic", "name": "rden_bank_q"},
    {"type": "", "name": "addr_bank_q"},
    {"type": "logic", "name": "dccm_wr_data_q"},
    {"type": "logic", "name": "dccm_rd_addr_lo_q"},
    {"type": "logic", "name": "dccm_rd_addr_hi_q"},
    {"type": "logic", "name": "dccm_clk"},
    {"type": "logic", "name": "dccm_clken"},
    {"type": "logic", "name": "dccm_rd_data_lo_q"},
    {"type": "logic", "name": "dccm_rd_data_hi_q"},
    {"type": "logic", "name": "lsu_freeze_dc3_q"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "lsu_freeze_dc3ff", "defName": "rvdff", "origName": "lsu_freeze_dc3ff"},
    {"name": "dccm_rd_data_loff", "defName": "rvdffe__W27", "origName": "dccm_rd_data_loff"},
    {"name": "dccm_rd_data_hiff", "defName": "rvdffe__W27", "origName": "dccm_rd_data_hiff"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "lsu_dccm_cgc", "defName": "rvoclkhdr", "origName": "lsu_dccm_cgc"},
    {"name": "dccm_bank", "defName": "ram_2048x39", "origName": "dccm_bank"},
    {"name": "rd_addr_lo_ff", "defName": "rvdffs__W3", "origName": "rd_addr_lo_ff"},
    {"name": "rd_addr_hi_ff", "defName": "rvdffs__W3", "origName": "rd_addr_hi_ff"}
  ]},
  {"name": "dbg", "origName": "dbg", "vars": [
    {"type": "logic", "name": "dbg_cmd_addr", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_wrdata", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_valid", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_write", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_type", "dir": "output"},
    {"type": "logic", "name": "dbg_cmd_size", "dir": "output"},
    {"type": "logic", "name": "dbg_core_rst_l", "dir": "output"},
    {"type": "logic", "name": "core_dbg_rddata", "dir": "input"},
    {"type": "logic", "name": "core_dbg_cmd_done", "dir": "input"},
    {"type": "logic", "name": "core_dbg_cmd_fail", "dir": "input"},
    {"type": "logic", "name": "dbg_dma_bubble", "dir": "output"},
    {"type": "logic", "name": "dma_dbg_ready", "dir": "input"},
    {"type": "logic", "name": "dbg_halt_req", "dir": "output"},
    {"type": "logic", "name": "dbg_resume_req", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_debug_mode", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dbg_halted", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_mpc_halted_only", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_resume_ack", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_en", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_addr", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_wr_en", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_wdata", "dir": "input"},
    {"type": "logic", "name": "dmi_reg_rdata", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_awid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "sb_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_bid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arready", "dir": "input"},
    {"type": "logic", "name": "sb_axi_arid", "dir": "output"},
    {"type": "logic", "name": "sb_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "sb_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rready", "dir": "output"},
    {"type": "logic", "name": "sb_axi_rid", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "sb_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "dbg_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dbg_rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "ICCM_ENABLE"},
    {"type": "logic", "name": "DCCM_ENABLE"},
    {"type": "state_t", "name": "dbg_state"},
    {"type": "state_t", "name": "dbg_nxtstate"},
    {"type": "logic", "name": "dbg_state_en"},
    {"type": "logic", "name": "dmstatus_reg"},
    {"type": "logic", "name": "dmcontrol_reg"},
    {"type": "logic", "name": "command_reg"},
    {"type": "logic", "name": "abstractcs_reg"},
    {"type": "logic", "name": "haltsum0_reg"},
    {"type": "logic", "name": "data0_reg"},
    {"type": "logic", "name": "data1_reg"},
    {"type": "logic", "name": "data0_din"},
    {"type": "logic", "name": "data0_reg_wren"},
    {"type": "logic", "name": "data0_reg_wren0"},
    {"type": "logic", "name": "data0_reg_wren1"},
    {"type": "logic", "name": "data0_reg_wren2"},
    {"type": "logic", "name": "data1_din"},
    {"type": "logic", "name": "data1_reg_wren"},
    {"type": "logic", "name": "data1_reg_wren0"},
    {"type": "logic", "name": "data1_reg_wren1"},
    {"type": "logic", "name": "abstractcs_busy_wren"},
    {"type": "logic", "name": "abstractcs_busy_din"},
    {"type": "logic", "name": "abstractcs_error_din"},
    {"type": "logic", "name": "abstractcs_error_sel0"},
    {"type": "logic", "name": "abstractcs_error_sel1"},
    {"type": "logic", "name": "abstractcs_error_sel2"},
    {"type": "logic", "name": "abstractcs_error_sel3"},
    {"type": "logic", "name": "abstractcs_error_sel4"},
    {"type": "logic", "name": "abstractcs_error_sel5"},
    {"type": "logic", "name": "abstractcs_error_sel6"},
    {"type": "logic", "name": "dbg_sb_bus_error"},
    {"type": "logic", "name": "abstractauto_reg_wren"},
    {"type": "logic", "name": "abstractauto_reg"},
    {"type": "logic", "name": "dmstatus_dmerr_wren"},
    {"type": "logic", "name": "dmstatus_resumeack_wren"},
    {"type": "logic", "name": "dmstatus_resumeack_din"},
    {"type": "logic", "name": "dmstatus_haveresetn_wren"},
    {"type": "logic", "name": "dmstatus_resumeack"},
    {"type": "logic", "name": "dmstatus_unavail"},
    {"type": "logic", "name": "dmstatus_running"},
    {"type": "logic", "name": "dmstatus_halted"},
    {"type": "logic", "name": "dmstatus_havereset"},
    {"type": "logic", "name": "dmstatus_haveresetn"},
    {"type": "logic", "name": "resumereq"},
    {"type": "logic", "name": "dmcontrol_wren"},
    {"type": "logic", "name": "dmcontrol_wren_Q"},
    {"type": "logic", "name": "execute_command_ns"},
    {"type": "logic", "name": "execute_command"},
    {"type": "logic", "name": "command_wren"},
    {"type": "logic", "name": "command_regno_wren"},
    {"type": "logic", "name": "command_transfer_din"},
    {"type": "logic", "name": "command_postexec_din"},
    {"type": "logic", "name": "command_din"},
    {"type": "logic", "name": "dbg_cmd_addr_incr"},
    {"type": "logic", "name": "dbg_cmd_curr_addr"},
    {"type": "logic", "name": "dbg_cmd_next_addr"},
    {"type": "logic", "name": "dmi_reg_rdata_din"},
    {"type": "sb_state_t", "name": "sb_state"},
    {"type": "sb_state_t", "name": "sb_nxtstate"},
    {"type": "logic", "name": "sb_state_en"},
    {"type": "logic", "name": "sbcs_wren"},
    {"type": "logic", "name": "sbcs_sbbusy_wren"},
    {"type": "logic", "name": "sbcs_sbbusy_din"},
    {"type": "logic", "name": "sbcs_sbbusyerror_wren"},
    {"type": "logic", "name": "sbcs_sbbusyerror_din"},
    {"type": "logic", "name": "sbcs_sberror_wren"},
    {"type": "logic", "name": "sbcs_sberror_din"},
    {"type": "logic", "name": "sbcs_unaligned"},
    {"type": "logic", "name": "sbcs_illegal_size"},
    {"type": "logic", "name": "sbcs_reg_int"},
    {"type": "logic", "name": "sbdata0_reg_wren0"},
    {"type": "logic", "name": "sbdata0_reg_wren1"},
    {"type": "logic", "name": "sbdata0_reg_wren"},
    {"type": "logic", "name": "sbdata0_din"},
    {"type": "logic", "name": "sbdata1_reg_wren0"},
    {"type": "logic", "name": "sbdata1_reg_wren1"},
    {"type": "logic", "name": "sbdata1_reg_wren"},
    {"type": "logic", "name": "sbdata1_din"},
    {"type": "logic", "name": "sbaddress0_reg_wren0"},
    {"type": "logic", "name": "sbaddress0_reg_wren1"},
    {"type": "logic", "name": "sbaddress0_reg_wren"},
    {"type": "logic", "name": "sbaddress0_reg_din"},
    {"type": "logic", "name": "sbaddress0_incr"},
    {"type": "logic", "name": "sbreadonaddr_access"},
    {"type": "logic", "name": "sbreadondata_access"},
    {"type": "logic", "name": "sbdata0wr_access"},
    {"type": "logic", "name": "sb_abmem_cmd_done_in"},
    {"type": "logic", "name": "sb_abmem_data_done_in"},
    {"type": "logic", "name": "sb_abmem_cmd_done_en"},
    {"type": "logic", "name": "sb_abmem_data_done_en"},
    {"type": "logic", "name": "sb_abmem_cmd_done"},
    {"type": "logic", "name": "sb_abmem_data_done"},
    {"type": "logic", "name": "abmem_addr"},
    {"type": "logic", "name": "abmem_addr_in_dccm_region"},
    {"type": "logic", "name": "abmem_addr_in_iccm_region"},
    {"type": "logic", "name": "abmem_addr_in_pic_region"},
    {"type": "logic", "name": "abmem_addr_core_local"},
    {"type": "logic", "name": "abmem_addr_external"},
    {"type": "logic", "name": "sb_cmd_pending"},
    {"type": "logic", "name": "sb_abmem_cmd_pending"},
    {"type": "logic", "name": "sb_abmem_cmd_arvalid"},
    {"type": "logic", "name": "sb_abmem_cmd_awvalid"},
    {"type": "logic", "name": "sb_abmem_cmd_wvalid"},
    {"type": "logic", "name": "sb_abmem_read_pend"},
    {"type": "logic", "name": "sb_abmem_cmd_write"},
    {"type": "logic", "name": "sb_abmem_cmd_size"},
    {"type": "logic", "name": "sb_abmem_cmd_addr"},
    {"type": "logic", "name": "sb_abmem_cmd_wdata"},
    {"type": "logic", "name": "sb_cmd_awvalid"},
    {"type": "logic", "name": "sb_cmd_wvalid"},
    {"type": "logic", "name": "sb_cmd_arvalid"},
    {"type": "logic", "name": "sb_read_pend"},
    {"type": "logic", "name": "sb_cmd_size"},
    {"type": "logic", "name": "sb_cmd_addr"},
    {"type": "logic", "name": "sb_cmd_wdata"},
    {"type": "logic", "name": "sb_axi_addr"},
    {"type": "logic", "name": "sb_axi_wrdata"},
    {"type": "logic", "name": "sb_axi_size"},
    {"type": "logic", "name": "sb_axi_awvalid_q"},
    {"type": "logic", "name": "sb_axi_awready_q"},
    {"type": "logic", "name": "sb_axi_wvalid_q"},
    {"type": "logic", "name": "sb_axi_wready_q"},
    {"type": "logic", "name": "sb_axi_arvalid_q"},
    {"type": "logic", "name": "sb_axi_arready_q"},
    {"type": "logic", "name": "sb_axi_bvalid_q"},
    {"type": "logic", "name": "sb_axi_bready_q"},
    {"type": "logic", "name": "sb_axi_rvalid_q"},
    {"type": "logic", "name": "sb_axi_rready_q"},
    {"type": "logic", "name": "sb_axi_bresp_q"},
    {"type": "logic", "name": "sb_axi_rresp_q"},
    {"type": "logic", "name": "sb_bus_rdata"},
    {"type": "logic", "name": "sbcs_reg"},
    {"type": "logic", "name": "sbaddress0_reg"},
    {"type": "logic", "name": "sbdata0_reg"},
    {"type": "logic", "name": "sbdata1_reg"},
    {"type": "logic", "name": "dbg_dm_rst_l"},
    {"type": "logic", "name": "dbg_free_clken"},
    {"type": "logic", "name": "dbg_free_clk"},
    {"type": "logic", "name": "sb_free_clken"},
    {"type": "logic", "name": "sb_free_clk"},
    {"type": "logic", "name": "bus_clken"},
    {"type": "logic", "name": "bus_clk"}
  ], "instances": [
    {"name": "dbg_free_cgc", "defName": "rvoclkhdr", "origName": "dbg_free_cgc"},
    {"name": "sb_free_cgc", "defName": "rvoclkhdr", "origName": "sb_free_cgc"},
    {"name": "sbcs_sbbusyerror_reg", "defName": "rvdffs", "origName": "sbcs_sbbusyerror_reg"},
    {"name": "sbcs_sbbusy_reg", "defName": "rvdffs", "origName": "sbcs_sbbusy_reg"},
    {"name": "sbcs_sbreadonaddr_reg", "defName": "rvdffs", "origName": "sbcs_sbreadonaddr_reg"},
    {"name": "sbcs_misc_reg", "defName": "rvdffs__W5", "origName": "sbcs_misc_reg"},
    {"name": "sbcs_error_reg", "defName": "rvdffs__W3", "origName": "sbcs_error_reg"},
    {"name": "dbg_sbdata0_reg", "defName": "rvdffe__W20", "origName": "dbg_sbdata0_reg"},
    {"name": "dbg_sbdata1_reg", "defName": "rvdffe__W20", "origName": "dbg_sbdata1_reg"},
    {"name": "dbg_sbaddress0_reg", "defName": "rvdffe__W20", "origName": "dbg_sbaddress0_reg"},
    {"name": "dmcontrolff", "defName": "rvdffs__W4", "origName": "dmcontrolff"},
    {"name": "dmcontrol_dmactive_ff", "defName": "rvdffs", "origName": "dmcontrol_dmactive_ff"},
    {"name": "dmcontrol_wrenff", "defName": "rvdff", "origName": "dmcontrol_wrenff"},
    {"name": "dmstatus_resumeack_reg", "defName": "rvdffs", "origName": "dmstatus_resumeack_reg"},
    {"name": "dmstatus_halted_reg", "defName": "rvdff", "origName": "dmstatus_halted_reg"},
    {"name": "dmstatus_haveresetn_reg", "defName": "rvdffs", "origName": "dmstatus_haveresetn_reg"},
    {"name": "dmabstractcs_busy_reg", "defName": "rvdffs", "origName": "dmabstractcs_busy_reg"},
    {"name": "dmabstractcs_error_reg", "defName": "rvdff__W3", "origName": "dmabstractcs_error_reg"},
    {"name": "dbg_abstractauto_reg", "defName": "rvdffs__W2", "origName": "dbg_abstractauto_reg"},
    {"name": "execute_commandff", "defName": "rvdff", "origName": "execute_commandff"},
    {"name": "dmcommand_reg", "defName": "rvdffe__W10", "origName": "dmcommand_reg"},
    {"name": "dmcommand_regno_reg", "defName": "rvdffe__W10", "origName": "dmcommand_regno_reg"},
    {"name": "dbg_data0_reg", "defName": "rvdffe__W20", "origName": "dbg_data0_reg"},
    {"name": "dbg_data1_reg", "defName": "rvdffe__W20", "origName": "dbg_data1_reg"},
    {"name": "sb_abmem_cmd_doneff", "defName": "rvdffs", "origName": "sb_abmem_cmd_doneff"},
    {"name": "sb_abmem_data_doneff", "defName": "rvdffs", "origName": "sb_abmem_data_doneff"},
    {"name": "dbg_state_reg", "defName": "rvdffs__W4", "origName": "dbg_state_reg"},
    {"name": "dmi_rddata_reg", "defName": "rvdffs__W20", "origName": "dmi_rddata_reg"},
    {"name": "sb_state_reg", "defName": "rvdffs__W4", "origName": "sb_state_reg"},
    {"name": "axi_bresp_ff", "defName": "rvdff_fpga__W2", "origName": "axi_bresp_ff"},
    {"name": "axi_rresp_ff", "defName": "rvdff_fpga__W2", "origName": "axi_rresp_ff"},
    {"name": "axi_awvalid_ff", "defName": "rvdffs", "origName": "axi_awvalid_ff"},
    {"name": "axi_awready_ff", "defName": "rvdffs", "origName": "axi_awready_ff"},
    {"name": "axi_wvalid_ff", "defName": "rvdffs", "origName": "axi_wvalid_ff"},
    {"name": "axi_wready_ff", "defName": "rvdffs", "origName": "axi_wready_ff"},
    {"name": "axi_arvalid_ff", "defName": "rvdffs", "origName": "axi_arvalid_ff"},
    {"name": "axi_arready_ff", "defName": "rvdffs", "origName": "axi_arready_ff"},
    {"name": "axi_bvalid_ff", "defName": "rvdffs", "origName": "axi_bvalid_ff"},
    {"name": "axi_bready_ff", "defName": "rvdffs", "origName": "axi_bready_ff"},
    {"name": "axi_rvalid_ff", "defName": "rvdffs", "origName": "axi_rvalid_ff"},
    {"name": "axi_rready_ff", "defName": "rvdffs", "origName": "axi_rready_ff"}
  ]},
  {"name": "dmi_jtag_to_core_sync", "origName": "dmi_jtag_to_core_sync", "vars": [
    {"type": "logic", "name": "rd_en", "dir": "input"},
    {"type": "logic", "name": "wr_en", "dir": "input"},
    {"type": "logic", "name": "rst_n", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "reg_en", "dir": "output"},
    {"type": "logic", "name": "reg_wr_en", "dir": "output"},
    {"type": "logic", "name": "c_rd_en"},
    {"type": "logic", "name": "c_wr_en"},
    {"type": "logic", "name": "rden"},
    {"type": "logic", "name": "wren"}
  ], "instances": []},
  {"name": "rvjtag_tap", "origName": "rvjtag_tap", "vars": [
    {"type": "logic", "name": "AWIDTH"},
    {"type": "logic", "name": "trst", "dir": "input"},
    {"type": "logic", "name": "tck", "dir": "input"},
    {"type": "logic", "name": "tms", "dir": "input"},
    {"type": "logic", "name": "tdi", "dir": "input"},
    {"type": "logic", "name": "tdo", "dir": "output"},
    {"type": "logic", "name": "tdoEnable", "dir": "output"},
    {"type": "logic", "name": "wr_data", "dir": "output"},
    {"type": "logic", "name": "wr_addr", "dir": "output"},
    {"type": "logic", "name": "wr_en", "dir": "output"},
    {"type": "logic", "name": "rd_en", "dir": "output"},
    {"type": "logic", "name": "rd_data", "dir": "input"},
    {"type": "logic", "name": "rd_status", "dir": "input"},
    {"type": "logic", "name": "dmi_reset", "dir": "output"},
    {"type": "logic", "name": "dmi_hard_reset", "dir": "output"},
    {"type": "logic", "name": "idle", "dir": "input"},
    {"type": "logic", "name": "dmi_stat", "dir": "input"},
    {"type": "logic", "name": "jtag_id", "dir": "input"},
    {"type": "logic", "name": "version", "dir": "input"},
    {"type": "logic", "name": "USER_DR_LENGTH"},
    {"type": "logic", "name": "sr"},
    {"type": "logic", "name": "nsr"},
    {"type": "logic", "name": "dr"},
    {"type": "logic", "name": "state"},
    {"type": "logic", "name": "nstate"},
    {"type": "logic", "name": "ir"},
    {"type": "logic", "name": "jtag_reset"},
    {"type": "logic", "name": "shift_dr"},
    {"type": "logic", "name": "pause_dr"},
    {"type": "logic", "name": "update_dr"},
    {"type": "logic", "name": "capture_dr"},
    {"type": "logic", "name": "shift_ir"},
    {"type": "logic", "name": "pause_ir"},
    {"type": "logic", "name": "update_ir"},
    {"type": "logic", "name": "capture_ir"},
    {"type": "logic", "name": "dr_en"},
    {"type": "logic", "name": "devid_sel"},
    {"type": "logic", "name": "abits"},
    {"type": "logic", "name": "TEST_LOGIC_RESET_STATE"},
    {"type": "logic", "name": "RUN_TEST_IDLE_STATE"},
    {"type": "logic", "name": "SELECT_DR_SCAN_STATE"},
    {"type": "logic", "name": "CAPTURE_DR_STATE"},
    {"type": "logic", "name": "SHIFT_DR_STATE"},
    {"type": "logic", "name": "EXIT1_DR_STATE"},
    {"type": "logic", "name": "PAUSE_DR_STATE"},
    {"type": "logic", "name": "EXIT2_DR_STATE"},
    {"type": "logic", "name": "UPDATE_DR_STATE"},
    {"type": "logic", "name": "SELECT_IR_SCAN_STATE"},
    {"type": "logic", "name": "CAPTURE_IR_STATE"},
    {"type": "logic", "name": "SHIFT_IR_STATE"},
    {"type": "logic", "name": "EXIT1_IR_STATE"},
    {"type": "logic", "name": "PAUSE_IR_STATE"},
    {"type": "logic", "name": "EXIT2_IR_STATE"},
    {"type": "logic", "name": "UPDATE_IR_STATE"}
  ], "instances": []},
  {"name": "cmp_and_mux", "origName": "cmp_and_mux", "vars": [
    {"type": "logic", "name": "ID_BITS"},
    {"type": "logic", "name": "INTPRIORITY_BITS"},
    {"type": "logic", "name": "a_id", "dir": "input"},
    {"type": "logic", "name": "a_priority", "dir": "input"},
    {"type": "logic", "name": "b_id", "dir": "input"},
    {"type": "logic", "name": "b_priority", "dir": "input"},
    {"type": "logic", "name": "out_id", "dir": "output"},
    {"type": "logic", "name": "out_priority", "dir": "output"},
    {"type": "logic", "name": "a_is_lt_b"}
  ], "instances": []},
  {"name": "configurable_gw", "origName": "configurable_gw", "vars": [
    {"type": "logic", "name": "gw_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "extintsrc_req_sync", "dir": "input"},
    {"type": "logic", "name": "meigwctrl_polarity", "dir": "input"},
    {"type": "logic", "name": "meigwctrl_type", "dir": "input"},
    {"type": "logic", "name": "meigwclr", "dir": "input"},
    {"type": "logic", "name": "extintsrc_req_config", "dir": "output"},
    {"type": "logic", "name": "gw_int_pending_in"},
    {"type": "logic", "name": "gw_int_pending"}
  ], "instances": [{"name": "int_pend_ff", "defName": "rvdff", "origName": "int_pend_ff"}]},
  {"name": "ifu_aln_ctl", "origName": "ifu_aln_ctl", "vars": [
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "iccm_rd_ecc_single_err", "dir": "input"},
    {"type": "logic", "name": "iccm_rd_ecc_double_err", "dir": "input"},
    {"type": "logic", "name": "ic_rd_parity_final_err", "dir": "input"},
    {"type": "logic", "name": "ifu_icache_fetch_f2", "dir": "input"},
    {"type": "logic", "name": "ic_access_fault_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_fghr_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_btb_target_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_poffset_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_hist0_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_hist1_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_pc4_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_way_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_valid_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_ret_f2", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "dec_ib3_valid_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib2_valid_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d", "dir": "input"},
    {"type": "logic", "name": "ifu_fetch_data", "dir": "input"},
    {"type": "icache_err_pkt_t", "name": "ic_error_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_fetch_val", "dir": "input"},
    {"type": "logic", "name": "ifu_fetch_pc", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_valid", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_valid", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_icaf", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_icaf", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_icaf_second", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_icaf_second", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_perr", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_perr", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_sbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_sbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_dbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_dbecc", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_instr", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_instr", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_pc", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_pc", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_pc4", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_pc4", "dir": "output"},
    {"type": "logic", "name": "ifu_fb_consume1", "dir": "output"},
    {"type": "logic", "name": "ifu_fb_consume2", "dir": "output"},
    {"type": "logic", "name": "ifu_illegal_inst", "dir": "output"},
    {"type": "br_pkt_t", "name": "i0_brp", "dir": "output"},
    {"type": "br_pkt_t", "name": "i1_brp", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_instr_aligned", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_align_stall", "dir": "output"},
    {"type": "logic", "name": "ifu_icache_error_index", "dir": "output"},
    {"type": "logic", "name": "ifu_icache_error_val", "dir": "output"},
    {"type": "logic", "name": "ifu_icache_sb_error_val", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_cinst", "dir": "output"},
    {"type": "logic", "name": "ifu_i1_cinst", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "ifvalid"},
    {"type": "logic", "name": "shift_f1_f0"},
    {"type": "logic", "name": "shift_f2_f0"},
    {"type": "logic", "name": "shift_f2_f1"},
    {"type": "logic", "name": "fetch_to_f0"},
    {"type": "logic", "name": "fetch_to_f1"},
    {"type": "logic", "name": "fetch_to_f2"},
    {"type": "logic", "name": "f2val_in"},
    {"type": "logic", "name": "f2val"},
    {"type": "logic", "name": "f1val_in"},
    {"type": "logic", "name": "f1val"},
    {"type": "logic", "name": "f0val_in"},
    {"type": "logic", "name": "f0val"},
    {"type": "logic", "name": "sf1val"},
    {"type": "logic", "name": "sf0val"},
    {"type": "logic", "name": "f2pc_in"},
    {"type": "logic", "name": "f2pc"},
    {"type": "logic", "name": "f1pc_in"},
    {"type": "logic", "name": "f1pc"},
    {"type": "logic", "name": "f0pc_in"},
    {"type": "logic", "name": "f0pc"},
    {"type": "logic", "name": "sf1pc"},
    {"type": "logic", "name": "sf0pc"},
    {"type": "logic", "name": "aligndata"},
    {"type": "logic", "name": "first4B"},
    {"type": "logic", "name": "first2B"},
    {"type": "logic", "name": "second4B"},
    {"type": "logic", "name": "second2B"},
    {"type": "logic", "name": "third4B"},
    {"type": "logic", "name": "third2B"},
    {"type": "logic", "name": "uncompress0"},
    {"type": "logic", "name": "uncompress1"},
    {"type": "logic", "name": "uncompress2"},
    {"type": "logic", "name": "ibuffer_room1_more"},
    {"type": "logic", "name": "ibuffer_room2_more"},
    {"type": "logic", "name": "i0_shift"},
    {"type": "logic", "name": "i1_shift"},
    {"type": "logic", "name": "shift_2B"},
    {"type": "logic", "name": "shift_4B"},
    {"type": "logic", "name": "shift_6B"},
    {"type": "logic", "name": "shift_8B"},
    {"type": "logic", "name": "f1_shift_2B"},
    {"type": "logic", "name": "f1_shift_4B"},
    {"type": "logic", "name": "f1_shift_6B"},
    {"type": "logic", "name": "f2_valid"},
    {"type": "logic", "name": "sf1_valid"},
    {"type": "logic", "name": "sf0_valid"},
    {"type": "logic", "name": "ifirst"},
    {"type": "logic", "name": "isecond"},
    {"type": "logic", "name": "ithird"},
    {"type": "logic", "name": "f0pc_plus1"},
    {"type": "logic", "name": "f0pc_plus2"},
    {"type": "logic", "name": "f0pc_plus3"},
    {"type": "logic", "name": "f0pc_plus4"},
    {"type": "logic", "name": "f1pc_plus1"},
    {"type": "logic", "name": "f1pc_plus2"},
    {"type": "logic", "name": "f1pc_plus3"},
    {"type": "logic", "name": "alignval"},
    {"type": "logic", "name": "firstpc"},
    {"type": "logic", "name": "secondpc"},
    {"type": "logic", "name": "thirdpc"},
    {"type": "logic", "name": "fourthpc"},
    {"type": "logic", "name": "f1poffset"},
    {"type": "logic", "name": "f0poffset"},
    {"type": "logic", "name": "f1fghr"},
    {"type": "logic", "name": "f0fghr"},
    {"type": "logic", "name": "f1hist1"},
    {"type": "logic", "name": "f0hist1"},
    {"type": "logic", "name": "f1hist0"},
    {"type": "logic", "name": "f0hist0"},
    {"type": "logic", "name": "f1pc4"},
    {"type": "logic", "name": "f0pc4"},
    {"type": "logic", "name": "f1ret"},
    {"type": "logic", "name": "f0ret"},
    {"type": "logic", "name": "f1way"},
    {"type": "logic", "name": "f0way"},
    {"type": "logic", "name": "f1brend"},
    {"type": "logic", "name": "f0brend"},
    {"type": "logic", "name": "alignbrend"},
    {"type": "logic", "name": "alignpc4"},
    {"type": "logic", "name": "alignparity"},
    {"type": "logic", "name": "alignret"},
    {"type": "logic", "name": "alignway"},
    {"type": "logic", "name": "alignhist1"},
    {"type": "logic", "name": "alignhist0"},
    {"type": "logic", "name": "alignfromf1"},
    {"type": "logic", "name": "i0_ends_f1"},
    {"type": "logic", "name": "i1_ends_f1"},
    {"type": "logic", "name": "i0_br_start_error"},
    {"type": "logic", "name": "i1_br_start_error"},
    {"type": "logic", "name": "f1prett"},
    {"type": "logic", "name": "f0prett"},
    {"type": "logic", "name": "f1dbecc"},
    {"type": "logic", "name": "f0dbecc"},
    {"type": "logic", "name": "f1sbecc"},
    {"type": "logic", "name": "f0sbecc"},
    {"type": "logic", "name": "f1perr"},
    {"type": "logic", "name": "f0perr"},
    {"type": "logic", "name": "f1icfetch"},
    {"type": "logic", "name": "f0icfetch"},
    {"type": "logic", "name": "f1icaf"},
    {"type": "logic", "name": "f0icaf"},
    {"type": "logic", "name": "alignicfetch"},
    {"type": "logic", "name": "aligntagperr"},
    {"type": "logic", "name": "aligndataperr"},
    {"type": "logic", "name": "alignsbecc"},
    {"type": "logic", "name": "aligndbecc"},
    {"type": "logic", "name": "alignicaf"},
    {"type": "logic", "name": "i0_brp_pc4"},
    {"type": "logic", "name": "i1_brp_pc4"},
    {"type": "logic", "name": "firstpc_hash"},
    {"type": "logic", "name": "secondpc_hash"},
    {"type": "logic", "name": "thirdpc_hash"},
    {"type": "logic", "name": "fourthpc_hash"},
    {"type": "logic", "name": "i0_illegal"},
    {"type": "logic", "name": "i1_illegal"},
    {"type": "logic", "name": "shift_illegal"},
    {"type": "logic", "name": "first_legal"},
    {"type": "logic", "name": "second_legal"},
    {"type": "logic", "name": "third_legal"},
    {"type": "logic", "name": "illegal_inst"},
    {"type": "logic", "name": "illegal_inst_en"},
    {"type": "logic", "name": "illegal_lockout_in"},
    {"type": "logic", "name": "illegal_lockout"},
    {"type": "logic", "name": "alignfinalperr"},
    {"type": "logic", "name": "f2_wr_en"},
    {"type": "logic", "name": "f0_shift_wr_en"},
    {"type": "logic", "name": "f1_shift_wr_en"},
    {"type": "logic", "name": "wrptr"},
    {"type": "logic", "name": "wrptr_in"},
    {"type": "logic", "name": "rdptr"},
    {"type": "logic", "name": "rdptr_in"},
    {"type": "logic", "name": "qwen"},
    {"type": "logic", "name": "q2"},
    {"type": "logic", "name": "q1"},
    {"type": "logic", "name": "q0"},
    {"type": "logic", "name": "first_offset"},
    {"type": "logic", "name": "second_offset"},
    {"type": "logic", "name": "q2off_eff"},
    {"type": "logic", "name": "q2off_in"},
    {"type": "logic", "name": "q2off"},
    {"type": "logic", "name": "q1off_eff"},
    {"type": "logic", "name": "q1off_in"},
    {"type": "logic", "name": "q1off"},
    {"type": "logic", "name": "q0off_eff"},
    {"type": "logic", "name": "q0off_in"},
    {"type": "logic", "name": "q0off"},
    {"type": "logic", "name": "f0_shift_2B"},
    {"type": "logic", "name": "f0_shift_4B"},
    {"type": "logic", "name": "f0_shift_6B"},
    {"type": "logic", "name": "f0_shift_8B"},
    {"type": "logic", "name": "q0eff"},
    {"type": "logic", "name": "q0final"},
    {"type": "logic", "name": "q0ptr"},
    {"type": "logic", "name": "q0sel"},
    {"type": "logic", "name": "q1eff"},
    {"type": "logic", "name": "q1final"},
    {"type": "logic", "name": "q1ptr"},
    {"type": "logic", "name": "q1sel"},
    {"type": "logic", "name": "qren"},
    {"type": "logic", "name": "consume_fb1"},
    {"type": "logic", "name": "consume_fb0"},
    {"type": "logic", "name": "icaf_eff"},
    {"type": "logic", "name": "q0parity"},
    {"type": "logic", "name": "q1parity"},
    {"type": "logic", "name": "q2parity"},
    {"type": "logic", "name": "q0parityeff"},
    {"type": "logic", "name": "q1parityeff"},
    {"type": "logic", "name": "q0parityfinal"},
    {"type": "logic", "name": "q1parityfinal"},
    {"type": "logic", "name": "MHI"},
    {"type": "logic", "name": "MSIZE"},
    {"type": "logic", "name": "misc_data_in"},
    {"type": "logic", "name": "misc2"},
    {"type": "logic", "name": "misc1"},
    {"type": "logic", "name": "misc0"},
    {"type": "logic", "name": "misc1eff"},
    {"type": "logic", "name": "misc0eff"},
    {"type": "logic", "name": "BRDATA_SIZE"},
    {"type": "logic", "name": "BRDATA_WIDTH"},
    {"type": "logic", "name": "brdata_in"},
    {"type": "logic", "name": "brdata2"},
    {"type": "logic", "name": "brdata1"},
    {"type": "logic", "name": "brdata0"},
    {"type": "logic", "name": "brdata1eff"},
    {"type": "logic", "name": "brdata0eff"},
    {"type": "logic", "name": "brdata1final"},
    {"type": "logic", "name": "brdata0final"},
    {"type": "integer", "name": "i"},
    {"type": "logic", "name": "alignicerr"},
    {"type": "logic", "name": "firstbrtag_hash"},
    {"type": "logic", "name": "secondbrtag_hash"},
    {"type": "logic", "name": "thirdbrtag_hash"},
    {"type": "logic", "name": "fourthbrtag_hash"}
  ], "instances": [
    {"name": "wrpff", "defName": "rvdff__W2", "origName": "wrpff"},
    {"name": "rdpff", "defName": "rvdff__W2", "origName": "rdpff"},
    {"name": "q2offsetff", "defName": "rvdff__W3", "origName": "q2offsetff"},
    {"name": "q1offsetff", "defName": "rvdff__W3", "origName": "q1offsetff"},
    {"name": "q0offsetff", "defName": "rvdff__W3", "origName": "q0offsetff"},
    {"name": "misc2ff", "defName": "rvdffe__W33", "origName": "misc2ff"},
    {"name": "misc1ff", "defName": "rvdffe__W33", "origName": "misc1ff"},
    {"name": "misc0ff", "defName": "rvdffe__W33", "origName": "misc0ff"},
    {"name": "brdata2ff", "defName": "rvdffe__W40", "origName": "brdata2ff"},
    {"name": "brdata1ff", "defName": "rvdffe__W40", "origName": "brdata1ff"},
    {"name": "brdata0ff", "defName": "rvdffe__W40", "origName": "brdata0ff"},
    {"name": "f2pcff", "defName": "rvdffe__W1f", "origName": "f2pcff"},
    {"name": "f1pcff", "defName": "rvdffe__W1f", "origName": "f1pcff"},
    {"name": "f0pcff", "defName": "rvdffe__W1f", "origName": "f0pcff"},
    {"name": "f2valff", "defName": "rvdff__W8", "origName": "f2valff"},
    {"name": "f1valff", "defName": "rvdff__W8", "origName": "f1valff"},
    {"name": "f0valff", "defName": "rvdff__W8", "origName": "f0valff"},
    {"name": "q2parityff", "defName": "rvdffe__W8", "origName": "q2parityff"},
    {"name": "q1parityff", "defName": "rvdffe__W8", "origName": "q1parityff"},
    {"name": "q0parityff", "defName": "rvdffe__W8", "origName": "q0parityff"},
    {"name": "q2ff", "defName": "rvdffe__W80", "origName": "q2ff"},
    {"name": "q1ff", "defName": "rvdffe__W80", "origName": "q1ff"},
    {"name": "q0ff", "defName": "rvdffe__W80", "origName": "q0ff"},
    {"name": "pchk", "defName": "rveven_paritycheck", "origName": "pchk"},
    {"name": "pchk", "defName": "rveven_paritycheck", "origName": "pchk"},
    {"name": "pchk", "defName": "rveven_paritycheck", "origName": "pchk"},
    {"name": "pchk", "defName": "rveven_paritycheck", "origName": "pchk"},
    {"name": "firsthash", "defName": "rvbtb_addr_hash", "origName": "firsthash"},
    {"name": "secondhash", "defName": "rvbtb_addr_hash", "origName": "secondhash"},
    {"name": "thirdhash", "defName": "rvbtb_addr_hash", "origName": "thirdhash"},
    {"name": "fourthhash", "defName": "rvbtb_addr_hash", "origName": "fourthhash"},
    {"name": "first_brhash", "defName": "rvbtb_tag_hash", "origName": "first_brhash"},
    {"name": "second_brhash", "defName": "rvbtb_tag_hash", "origName": "second_brhash"},
    {"name": "third_brhash", "defName": "rvbtb_tag_hash", "origName": "third_brhash"},
    {"name": "fourth_brhash", "defName": "rvbtb_tag_hash", "origName": "fourth_brhash"},
    {"name": "illegal_any_ff", "defName": "rvdffe__W10", "origName": "illegal_any_ff"},
    {"name": "illegal_lockout_any_ff", "defName": "rvdff", "origName": "illegal_lockout_any_ff"},
    {"name": "compress0", "defName": "ifu_compress_ctl", "origName": "compress0"},
    {"name": "compress1", "defName": "ifu_compress_ctl", "origName": "compress1"},
    {"name": "compress2", "defName": "ifu_compress_ctl", "origName": "compress2"}
  ]},
  {"name": "ifu_ifc_ctl", "origName": "ifu_ifc_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "ic_hit_f2", "dir": "input"},
    {"type": "logic", "name": "ic_crit_wd_rdy", "dir": "input"},
    {"type": "logic", "name": "ifu_ic_mb_empty", "dir": "input"},
    {"type": "logic", "name": "ifu_fb_consume1", "dir": "input"},
    {"type": "logic", "name": "ifu_fb_consume2", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_noredir_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dbg_halted", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_flush_path_final", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_kill_next_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_btb_target_f2", "dir": "input"},
    {"type": "logic", "name": "ic_dma_active", "dir": "input"},
    {"type": "logic", "name": "ic_write_stall", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_uncacheable_f1", "dir": "output"},
    {"type": "logic", "name": "ifc_fetch_addr_f1", "dir": "output"},
    {"type": "logic", "name": "ifc_fetch_addr_f2", "dir": "output"},
    {"type": "logic", "name": "ifc_fetch_req_f1", "dir": "output"},
    {"type": "logic", "name": "ifc_fetch_req_f1_raw", "dir": "output"},
    {"type": "logic", "name": "ifc_fetch_req_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_fetch_stall", "dir": "output"},
    {"type": "logic", "name": "ifc_iccm_access_f1", "dir": "output"},
    {"type": "logic", "name": "ifc_region_acc_fault_f1", "dir": "output"},
    {"type": "logic", "name": "ifc_dma_access_ok", "dir": "output"},
    {"type": "logic", "name": "fetch_addr_bf"},
    {"type": "logic", "name": "miss_addr"},
    {"type": "logic", "name": "ifc_fetch_addr_f1_raw"},
    {"type": "logic", "name": "fetch_addr_next"},
    {"type": "logic", "name": "miss_addr_ns"},
    {"type": "logic", "name": "cacheable_select"},
    {"type": "logic", "name": "fb_write_f1"},
    {"type": "logic", "name": "fb_write_ns"},
    {"type": "logic", "name": "ifc_fetch_req_bf"},
    {"type": "logic", "name": "overflow_nc"},
    {"type": "logic", "name": "fb_full_f1_ns"},
    {"type": "logic", "name": "fb_full_f1"},
    {"type": "logic", "name": "fb_right"},
    {"type": "logic", "name": "fb_right2"},
    {"type": "logic", "name": "fb_right3"},
    {"type": "logic", "name": "fb_left"},
    {"type": "logic", "name": "wfm"},
    {"type": "logic", "name": "fetch_ns"},
    {"type": "logic", "name": "idle"},
    {"type": "logic", "name": "fetch_req_f2_ns"},
    {"type": "logic", "name": "missff_en"},
    {"type": "logic", "name": "fetch_crit_word"},
    {"type": "logic", "name": "ic_crit_wd_rdy_d1"},
    {"type": "logic", "name": "fetch_crit_word_d1"},
    {"type": "logic", "name": "fetch_crit_word_d2"},
    {"type": "logic", "name": "reset_delayed"},
    {"type": "logic", "name": "reset_detect"},
    {"type": "logic", "name": "reset_detected"},
    {"type": "logic", "name": "sel_last_addr_bf"},
    {"type": "logic", "name": "sel_miss_addr_bf"},
    {"type": "logic", "name": "sel_btb_addr_bf"},
    {"type": "logic", "name": "sel_next_addr_bf"},
    {"type": "logic", "name": "miss_f2"},
    {"type": "logic", "name": "miss_a"},
    {"type": "logic", "name": "flush_fb"},
    {"type": "logic", "name": "dma_iccm_stall_any_f"},
    {"type": "logic", "name": "dec_tlu_halted_f"},
    {"type": "logic", "name": "mb_empty_mod"},
    {"type": "logic", "name": "goto_idle"},
    {"type": "logic", "name": "leave_idle"},
    {"type": "logic", "name": "ic_crit_wd_rdy_mod"},
    {"type": "logic", "name": "miss_sel_flush"},
    {"type": "logic", "name": "miss_sel_f2"},
    {"type": "logic", "name": "miss_sel_f1"},
    {"type": "logic", "name": "miss_sel_bf"},
    {"type": "logic", "name": "fetch_bf_en"},
    {"type": "logic", "name": "ifc_fetch_req_f2_raw"},
    {"type": "logic", "name": "ifc_f2_clk"},
    {"type": "state_t", "name": "state"},
    {"type": "state_t", "name": "next_state"},
    {"type": "logic", "name": "dma_stall"},
    {"type": "logic", "name": "iccm_acc_in_region_f1"},
    {"type": "logic", "name": "iccm_acc_in_range_f1"}
  ], "instances": [
    {"name": "ifu_fa2_cgc", "defName": "rvoclkhdr", "origName": "ifu_fa2_cgc"},
    {"name": "reset_ff", "defName": "rvdff__W2", "origName": "reset_ff"},
    {"name": "ran_ff", "defName": "rvdff__W3", "origName": "ran_ff"},
    {"name": "faddmiss_ff", "defName": "rvdffe__W1f", "origName": "faddmiss_ff"},
    {"name": "fsm_ff", "defName": "rvdff__W2", "origName": "fsm_ff"},
    {"name": "fbwrite_ff", "defName": "rvdff__W5", "origName": "fbwrite_ff"},
    {"name": "req_ff", "defName": "rvdff__W2", "origName": "req_ff"},
    {"name": "faddrf1_ff", "defName": "rvdffe__W1f", "origName": "faddrf1_ff"},
    {"name": "faddrf2_ff", "defName": "rvdff__W1f", "origName": "faddrf2_ff"},
    {"name": "iccrit_ff", "defName": "rvdff__W3", "origName": "iccrit_ff"},
    {"name": "iccm_rangecheck", "defName": "rvrangecheck__Cee000000_CB200", "origName": "iccm_rangecheck"}
  ]},
  {"name": "ifu_bp_ctl", "origName": "ifu_bp_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "ic_hit_f2", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_addr_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_addr_f2", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_req_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_req_f2", "dir": "input"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br0_wb_pkt", "dir": "input"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br1_wb_pkt", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_bpred_disable", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_ret_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_ret_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_call_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_call_e4", "dir": "input"},
    {"type": "predict_pkt_t", "name": "exu_mp_pkt", "dir": "input"},
    {"type": "rets_pkt_t", "name": "exu_rets_e1_pkt", "dir": "input"},
    {"type": "rets_pkt_t", "name": "exu_rets_e4_pkt", "dir": "input"},
    {"type": "logic", "name": "exu_mp_eghr", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_flush_upper_e2", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_kill_next_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_btb_target_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_inst_mask_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_fghr_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_way_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_ret_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_hist1_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_hist0_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_poffset_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_pc4_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_bp_valid_f2", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "PC4"},
    {"type": "logic", "name": "BOFF"},
    {"type": "logic", "name": "CALL"},
    {"type": "logic", "name": "RET"},
    {"type": "logic", "name": "BV"},
    {"type": "logic", "name": "LRU_SIZE"},
    {"type": "logic", "name": "NUM_BHT_LOOP"},
    {"type": "logic", "name": "NUM_BHT_LOOP_INNER_HI"},
    {"type": "logic", "name": "NUM_BHT_LOOP_OUTER_LO"},
    {"type": "logic", "name": "BHT_NO_ADDR_MATCH"},
    {"type": "logic", "name": "exu_mp_valid_write"},
    {"type": "logic", "name": "exu_mp_ataken"},
    {"type": "logic", "name": "exu_mp_valid"},
    {"type": "logic", "name": "exu_mp_boffset"},
    {"type": "logic", "name": "exu_mp_pc4"},
    {"type": "logic", "name": "exu_mp_call"},
    {"type": "logic", "name": "exu_mp_ret"},
    {"type": "logic", "name": "exu_mp_ja"},
    {"type": "logic", "name": "exu_mp_hist"},
    {"type": "logic", "name": "exu_mp_tgt"},
    {"type": "logic", "name": "exu_mp_addr"},
    {"type": "logic", "name": "exu_mp_bank"},
    {"type": "logic", "name": "exu_mp_btag"},
    {"type": "logic", "name": "exu_mp_fghr"},
    {"type": "logic", "name": "dec_tlu_br0_v_wb"},
    {"type": "logic", "name": "dec_tlu_br0_hist_wb"},
    {"type": "logic", "name": "dec_tlu_br0_addr_wb"},
    {"type": "logic", "name": "dec_tlu_br0_bank_wb"},
    {"type": "logic", "name": "dec_tlu_br0_error_wb"},
    {"type": "logic", "name": "dec_tlu_br0_start_error_wb"},
    {"type": "logic", "name": "dec_tlu_br0_fghr_wb"},
    {"type": "logic", "name": "dec_tlu_br1_v_wb"},
    {"type": "logic", "name": "dec_tlu_br1_hist_wb"},
    {"type": "logic", "name": "dec_tlu_br1_addr_wb"},
    {"type": "logic", "name": "dec_tlu_br1_bank_wb"},
    {"type": "logic", "name": "dec_tlu_br1_error_wb"},
    {"type": "logic", "name": "dec_tlu_br1_start_error_wb"},
    {"type": "logic", "name": "dec_tlu_br1_fghr_wb"},
    {"type": "logic", "name": "use_mp_way"},
    {"type": "", "name": "rets_out"},
    {"type": "", "name": "rets_in"},
    {"type": "", "name": "e1_rets_out"},
    {"type": "", "name": "e1_rets_in"},
    {"type": "", "name": "e4_rets_out"},
    {"type": "", "name": "e4_rets_in"},
    {"type": "logic", "name": "rsenable"},
    {"type": "logic", "name": "btb_rd_tgt_f2"},
    {"type": "logic", "name": "btb_rd_pc4_f2"},
    {"type": "logic", "name": "btb_rd_boffset_f2"},
    {"type": "logic", "name": "btb_rd_call_f2"},
    {"type": "logic", "name": "btb_rd_ret_f2"},
    {"type": "logic", "name": "bp_total_branch_offset_f2"},
    {"type": "logic", "name": "bp_btb_target_adder_f2"},
    {"type": "logic", "name": "bp_rs_call_target_f2"},
    {"type": "logic", "name": "rs_push"},
    {"type": "logic", "name": "rs_pop"},
    {"type": "logic", "name": "rs_hold"},
    {"type": "logic", "name": "btb_rd_addr_f1"},
    {"type": "logic", "name": "btb_wr_addr"},
    {"type": "logic", "name": "btb_rd_addr_f2"},
    {"type": "logic", "name": "btb_wr_tag"},
    {"type": "logic", "name": "fetch_rd_tag_f1"},
    {"type": "logic", "name": "fetch_rd_tag_f2"},
    {"type": "logic", "name": "btb_wr_data"},
    {"type": "logic", "name": "btb_wr_en_way0"},
    {"type": "logic", "name": "btb_wr_en_way1"},
    {"type": "logic", "name": "dec_tlu_error_wb"},
    {"type": "logic", "name": "dec_tlu_all_banks_error_wb"},
    {"type": "logic", "name": "btb_valid"},
    {"type": "logic", "name": "dec_tlu_br0_middle_wb"},
    {"type": "logic", "name": "dec_tlu_br1_middle_wb"},
    {"type": "logic", "name": "btb_error_addr_wb"},
    {"type": "logic", "name": "dec_tlu_error_bank_wb"},
    {"type": "logic", "name": "branch_error_collision_f1"},
    {"type": "logic", "name": "fetch_mp_collision_f1"},
    {"type": "logic", "name": "fetch_mp_collision_f2"},
    {"type": "logic", "name": "fgmask_f2"},
    {"type": "logic", "name": "branch_error_bank_conflict_f1"},
    {"type": "logic", "name": "branch_error_bank_conflict_f2"},
    {"type": "logic", "name": "merged_ghr"},
    {"type": "logic", "name": "fghr_ns"},
    {"type": "logic", "name": "fghr"},
    {"type": "logic", "name": "num_valids"},
    {"type": "logic", "name": "btb_lru_b0_f"},
    {"type": "logic", "name": "btb_lru_b0_hold"},
    {"type": "logic", "name": "btb_lru_b0_ns"},
    {"type": "logic", "name": "btb_lru_b1_f"},
    {"type": "logic", "name": "btb_lru_b1_hold"},
    {"type": "logic", "name": "btb_lru_b1_ns"},
    {"type": "logic", "name": "btb_lru_b2_f"},
    {"type": "logic", "name": "btb_lru_b2_hold"},
    {"type": "logic", "name": "btb_lru_b2_ns"},
    {"type": "logic", "name": "btb_lru_b3_f"},
    {"type": "logic", "name": "btb_lru_b3_hold"},
    {"type": "logic", "name": "btb_lru_b3_ns"},
    {"type": "logic", "name": "fetch_wrindex_dec"},
    {"type": "logic", "name": "fetch_wrlru_b0"},
    {"type": "logic", "name": "fetch_wrlru_b1"},
    {"type": "logic", "name": "fetch_wrlru_b2"},
    {"type": "logic", "name": "fetch_wrlru_b3"},
    {"type": "logic", "name": "mp_wrindex_dec"},
    {"type": "logic", "name": "mp_wrlru_b0"},
    {"type": "logic", "name": "mp_wrlru_b1"},
    {"type": "logic", "name": "mp_wrlru_b2"},
    {"type": "logic", "name": "mp_wrlru_b3"},
    {"type": "logic", "name": "btb_lru_rd_f2"},
    {"type": "logic", "name": "mp_bank_decoded"},
    {"type": "logic", "name": "mp_bank_decoded_f"},
    {"type": "logic", "name": "lru_update_valid_f2"},
    {"type": "logic", "name": "tag_match_way0_f2"},
    {"type": "logic", "name": "tag_match_way1_f2"},
    {"type": "logic", "name": "way_raw"},
    {"type": "logic", "name": "bht_dir_f2"},
    {"type": "logic", "name": "btb_sel_f2"},
    {"type": "logic", "name": "wayhit_f2"},
    {"type": "logic", "name": "btb_sel_mask_f2"},
    {"type": "logic", "name": "bht_valid_f2"},
    {"type": "logic", "name": "bht_force_taken_f2"},
    {"type": "logic", "name": "leak_one_f1"},
    {"type": "logic", "name": "leak_one_f2"},
    {"type": "logic", "name": "ifc_fetch_req_f2_raw"},
    {"type": "", "name": "btb_bank0_rd_data_way0_out"},
    {"type": "", "name": "btb_bank1_rd_data_way0_out"},
    {"type": "", "name": "btb_bank2_rd_data_way0_out"},
    {"type": "", "name": "btb_bank3_rd_data_way0_out"},
    {"type": "", "name": "btb_bank0_rd_data_way1_out"},
    {"type": "", "name": "btb_bank1_rd_data_way1_out"},
    {"type": "", "name": "btb_bank2_rd_data_way1_out"},
    {"type": "", "name": "btb_bank3_rd_data_way1_out"},
    {"type": "logic", "name": "btb_bank0_rd_data_way0_f2_in"},
    {"type": "logic", "name": "btb_bank1_rd_data_way0_f2_in"},
    {"type": "logic", "name": "btb_bank2_rd_data_way0_f2_in"},
    {"type": "logic", "name": "btb_bank3_rd_data_way0_f2_in"},
    {"type": "logic", "name": "btb_bank0_rd_data_way1_f2_in"},
    {"type": "logic", "name": "btb_bank1_rd_data_way1_f2_in"},
    {"type": "logic", "name": "btb_bank2_rd_data_way1_f2_in"},
    {"type": "logic", "name": "btb_bank3_rd_data_way1_f2_in"},
    {"type": "logic", "name": "btb_bank0_rd_data_way0_f2"},
    {"type": "logic", "name": "btb_bank1_rd_data_way0_f2"},
    {"type": "logic", "name": "btb_bank2_rd_data_way0_f2"},
    {"type": "logic", "name": "btb_bank3_rd_data_way0_f2"},
    {"type": "logic", "name": "btb_bank0_rd_data_way1_f2"},
    {"type": "logic", "name": "btb_bank1_rd_data_way1_f2"},
    {"type": "logic", "name": "btb_bank2_rd_data_way1_f2"},
    {"type": "logic", "name": "btb_bank3_rd_data_way1_f2"},
    {"type": "logic", "name": "final_h"},
    {"type": "logic", "name": "btb_fg_crossing_f2"},
    {"type": "logic", "name": "rs_correct"},
    {"type": "logic", "name": "middle_of_bank"},
    {"type": "logic", "name": "exu_mp_way"},
    {"type": "logic", "name": "exu_mp_way_f"},
    {"type": "logic", "name": "dec_tlu_br0_way_wb"},
    {"type": "logic", "name": "dec_tlu_br1_way_wb"},
    {"type": "logic", "name": "dec_tlu_way_wb"},
    {"type": "logic", "name": "dec_tlu_way_wb_f"},
    {"type": "logic", "name": "btb_bank0e_rd_data_f2"},
    {"type": "logic", "name": "btb_bank1e_rd_data_f2"},
    {"type": "logic", "name": "btb_bank2e_rd_data_f2"},
    {"type": "logic", "name": "btb_bank3e_rd_data_f2"},
    {"type": "logic", "name": "btb_bank0o_rd_data_f2"},
    {"type": "logic", "name": "btb_bank1o_rd_data_f2"},
    {"type": "logic", "name": "btb_bank2o_rd_data_f2"},
    {"type": "logic", "name": "btb_bank3o_rd_data_f2"},
    {"type": "logic", "name": "tag_match_way0_expanded_f2"},
    {"type": "logic", "name": "tag_match_way1_expanded_f2"},
    {"type": "logic", "name": "bht_bank0_rd_data_f2"},
    {"type": "logic", "name": "bht_bank1_rd_data_f2"},
    {"type": "logic", "name": "bht_bank2_rd_data_f2"},
    {"type": "logic", "name": "bht_bank3_rd_data_f2"},
    {"type": "logic", "name": "bht_bank4_rd_data_f2"},
    {"type": "logic", "name": "bht_bank5_rd_data_f2"},
    {"type": "logic", "name": "bht_bank6_rd_data_f2"},
    {"type": "logic", "name": "bht_bank7_rd_data_f2"},
    {"type": "logic", "name": "btb_vmask_raw_f2"},
    {"type": "logic", "name": "btb_vmask_f2"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "i"},
    {"type": "logic", "name": "btb_sel_data_f2"},
    {"type": "logic", "name": "bp_valid_f2"},
    {"type": "logic", "name": "bp_hist1_f2"},
    {"type": "logic", "name": "minus1"},
    {"type": "logic", "name": "plus1"},
    {"type": "logic", "name": "hist0_raw"},
    {"type": "logic", "name": "hist1_raw"},
    {"type": "logic", "name": "pc4_raw"},
    {"type": "logic", "name": "pret_raw"},
    {"type": "logic", "name": "exu_flush_ghr"},
    {"type": "logic", "name": "btb_sel_f2_enc"},
    {"type": "logic", "name": "btb_sel_f2_enc_shift"},
    {"type": "logic", "name": "adder_pc_in_f2"},
    {"type": "logic", "name": "ifc_fetch_adder_prior"},
    {"type": "logic", "name": "rs_overpop_correct"},
    {"type": "logic", "name": "rsoverpop_valid_ns"},
    {"type": "logic", "name": "rsoverpop_valid_f"},
    {"type": "logic", "name": "rsoverpop_ns"},
    {"type": "logic", "name": "rsoverpop_f"},
    {"type": "logic", "name": "rsunderpop_valid_ns"},
    {"type": "logic", "name": "rsunderpop_valid_f"},
    {"type": "logic", "name": "rs_underpop_correct"},
    {"type": "logic", "name": "e4_rs_correct"},
    {"type": "logic", "name": "bht_wr_data0"},
    {"type": "logic", "name": "bht_wr_data1"},
    {"type": "logic", "name": "bht_wr_data2"},
    {"type": "logic", "name": "bht_wr_en0"},
    {"type": "logic", "name": "bht_wr_en1"},
    {"type": "logic", "name": "bht_wr_en2"},
    {"type": "logic", "name": "bht_rd_addr_f1"},
    {"type": "logic", "name": "bht_wr_addr0"},
    {"type": "logic", "name": "bht_wr_addr1"},
    {"type": "logic", "name": "bht_wr_addr2"},
    {"type": "logic", "name": "mp_hashed"},
    {"type": "logic", "name": "br0_hashed_wb"},
    {"type": "logic", "name": "br1_hashed_wb"},
    {"type": "logic", "name": "bht_rd_addr_hashed_f1"},
    {"type": "int", "name": "j"},
    {"type": "", "name": "bht_bank_wr_data"},
    {"type": "", "name": "bht_bank_rd_data_out"},
    {"type": "logic", "name": "bht_bank0_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank1_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank2_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank3_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank4_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank5_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank6_rd_data_f2_in"},
    {"type": "logic", "name": "bht_bank7_rd_data_f2_in"},
    {"type": "", "name": "bht_bank_clken"},
    {"type": "", "name": "bht_bank_clk"},
    {"type": "", "name": "bht_bank_sel"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "int", "name": "j"},
    {"type": "logic", "name": "encode8_3", "dir": "output"},
    {"type": "logic", "name": "in", "dir": "input"},
    {"type": "logic", "name": "decode3_8", "dir": "output"},
    {"type": "logic", "name": "in", "dir": "input"},
    {"type": "logic", "name": "decode2_4", "dir": "output"},
    {"type": "logic", "name": "in", "dir": "input"},
    {"type": "logic", "name": "countones", "dir": "output"},
    {"type": "logic", "name": "valid", "dir": "input"},
    {"type": "logic", "name": "newlru", "dir": "output"},
    {"type": "logic", "name": "lru", "dir": "input"},
    {"type": "logic", "name": "used", "dir": "input"},
    {"type": "logic", "name": "lru2way", "dir": "output"},
    {"type": "logic", "name": "lru", "dir": "input"},
    {"type": "logic", "name": "v", "dir": "input"}
  ], "instances": [
    {"name": "f1hash", "defName": "rvbtb_addr_hash", "origName": "f1hash"},
    {"name": "f2hash", "defName": "rvbtb_addr_hash", "origName": "f2hash"},
    {"name": "coll_ff", "defName": "rvdff__Wd", "origName": "coll_ff"},
    {"name": "btb_lru_ff", "defName": "rvdffe__W10", "origName": "btb_lru_ff"},
    {"name": "fetchghr", "defName": "rvdff__W5", "origName": "fetchghr"},
    {"name": "faddrf2_ff", "defName": "rvdffe__W1c", "origName": "faddrf2_ff"},
    {"name": "predtgt_addr", "defName": "rvbradder", "origName": "predtgt_addr"},
    {"name": "rs_addr", "defName": "rvbradder", "origName": "rs_addr"},
    {"name": "rets_ff", "defName": "rvdffe__W1f", "origName": "rets_ff"},
    {"name": "rets_ff", "defName": "rvdffe__W1f", "origName": "rets_ff"},
    {"name": "rets_ff", "defName": "rvdffe__W1f", "origName": "rets_ff"},
    {"name": "rets_ff", "defName": "rvdffe__W1f", "origName": "rets_ff"},
    {"name": "rdtagf1", "defName": "rvbtb_tag_hash", "origName": "rdtagf1"},
    {"name": "rdtagf", "defName": "rvdff__W9", "origName": "rdtagf"},
    {"name": "mpghrhs", "defName": "rvbtb_ghr_hash", "origName": "mpghrhs"},
    {"name": "br0ghrhs", "defName": "rvbtb_ghr_hash", "origName": "br0ghrhs"},
    {"name": "br1ghrhs", "defName": "rvbtb_ghr_hash", "origName": "br1ghrhs"},
    {"name": "fghrhs", "defName": "rvbtb_ghr_hash", "origName": "fghrhs"},
    {"name": "btb_bank0_way0", "defName": "rvdffe__W1a", "origName": "btb_bank0_way0"},
    {"name": "btb_bank1_way0", "defName": "rvdffe__W1a", "origName": "btb_bank1_way0"},
    {"name": "btb_bank2_way0", "defName": "rvdffe__W1a", "origName": "btb_bank2_way0"},
    {"name": "btb_bank3_way0", "defName": "rvdffe__W1a", "origName": "btb_bank3_way0"},
    {"name": "btb_bank0_way1", "defName": "rvdffe__W1a", "origName": "btb_bank0_way1"},
    {"name": "btb_bank1_way1", "defName": "rvdffe__W1a", "origName": "btb_bank1_way1"},
    {"name": "btb_bank2_way1", "defName": "rvdffe__W1a", "origName": "btb_bank2_way1"},
    {"name": "btb_bank3_way1", "defName": "rvdffe__W1a", "origName": "btb_bank3_way1"},
    {"name": "btb_bank0_way0", "defName": "rvdffe__W1a", "origName": "btb_bank0_way0"},
    {"name": "btb_bank1_way0", "defName": "rvdffe__W1a", "origName": "btb_bank1_way0"},
    {"name": "btb_bank2_way0", "defName": "rvdffe__W1a", "origName": "btb_bank2_way0"},
    {"name": "btb_bank3_way0", "defName": "rvdffe__W1a", "origName": "btb_bank3_way0"},
    {"name": "btb_bank0_way1", "defName": "rvdffe__W1a", "origName": "btb_bank0_way1"},
    {"name": "btb_bank1_way1", "defName": "rvdffe__W1a", "origName": "btb_bank1_way1"},
    {"name": "btb_bank2_way1", "defName": "rvdffe__W1a", "origName": "btb_bank2_way1"},
    {"name": "btb_bank3_way1", "defName": "rvdffe__W1a", "origName": "btb_bank3_way1"},
    {"name": "btb_bank0_way0", "defName": "rvdffe__W1a", "origName": "btb_bank0_way0"},
    {"name": "btb_bank1_way0", "defName": "rvdffe__W1a", "origName": "btb_bank1_way0"},
    {"name": "btb_bank2_way0", "defName": "rvdffe__W1a", "origName": "btb_bank2_way0"},
    {"name": "btb_bank3_way0", "defName": "rvdffe__W1a", "origName": "btb_bank3_way0"},
    {"name": "btb_bank0_way1", "defName": "rvdffe__W1a", "origName": "btb_bank0_way1"},
    {"name": "btb_bank1_way1", "defName": "rvdffe__W1a", "origName": "btb_bank1_way1"},
    {"name": "btb_bank2_way1", "defName": "rvdffe__W1a", "origName": "btb_bank2_way1"},
    {"name": "btb_bank3_way1", "defName": "rvdffe__W1a", "origName": "btb_bank3_way1"},
    {"name": "btb_bank0_way0", "defName": "rvdffe__W1a", "origName": "btb_bank0_way0"},
    {"name": "btb_bank1_way0", "defName": "rvdffe__W1a", "origName": "btb_bank1_way0"},
    {"name": "btb_bank2_way0", "defName": "rvdffe__W1a", "origName": "btb_bank2_way0"},
    {"name": "btb_bank3_way0", "defName": "rvdffe__W1a", "origName": "btb_bank3_way0"},
    {"name": "btb_bank0_way1", "defName": "rvdffe__W1a", "origName": "btb_bank0_way1"},
    {"name": "btb_bank1_way1", "defName": "rvdffe__W1a", "origName": "btb_bank1_way1"},
    {"name": "btb_bank2_way1", "defName": "rvdffe__W1a", "origName": "btb_bank2_way1"},
    {"name": "btb_bank3_way1", "defName": "rvdffe__W1a", "origName": "btb_bank3_way1"},
    {"name": "btb_bank0_way0_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank0_way0_data_out"},
    {"name": "btb_bank1_way0_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank1_way0_data_out"},
    {"name": "btb_bank2_way0_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank2_way0_data_out"},
    {"name": "btb_bank3_way0_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank3_way0_data_out"},
    {"name": "btb_bank0_way1_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank0_way1_data_out"},
    {"name": "btb_bank1_way1_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank1_way1_data_out"},
    {"name": "btb_bank2_way1_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank2_way1_data_out"},
    {"name": "btb_bank3_way1_data_out", "defName": "rvdffe__W1a", "origName": "btb_bank3_way1_data_out"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_bank", "defName": "rvdffs_fpga__W2", "origName": "bht_bank"},
    {"name": "bht_dataoutf", "defName": "rvdffe__W10", "origName": "bht_dataoutf"}
  ]},
  {"name": "IC_DATA__Ic_IC8", "origName": "IC_DATA", "vars": [
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "input"},
    {"type": "logic", "name": "ic_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "input"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "input"},
    {"type": "logic", "name": "ic_debug_way", "dir": "input"},
    {"type": "logic", "name": "ic_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "input"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "ic_rw_addr_ff"},
    {"type": "", "name": "ic_b_sb_wren"},
    {"type": "", "name": "ic_bank_way_clken"},
    {"type": "", "name": "ic_bank_way_clk"},
    {"type": "logic", "name": "ic_debug_sel_sb0"},
    {"type": "logic", "name": "ic_debug_sel_sb1"},
    {"type": "logic", "name": "ic_debug_sel_sb2"},
    {"type": "logic", "name": "ic_debug_sel_sb3"},
    {"type": "", "name": "bank_set_dout"},
    {"type": "", "name": "wb_dout"},
    {"type": "", "name": "ic_sb_wr_data"},
    {"type": "logic", "name": "ic_b_rden"},
    {"type": "logic", "name": "ic_debug_rd_way_en"},
    {"type": "logic", "name": "ic_debug_rd_way_en_ff"},
    {"type": "logic", "name": "ic_debug_wr_way_en"},
    {"type": "logic", "name": "ic_rw_addr_q"},
    {"type": "logic", "name": "ic_bank_read"},
    {"type": "logic", "name": "ic_bank_read_ff"},
    {"type": "logic", "name": "ic_debug_rd_en_ff"},
    {"type": "logic", "name": "NUM_WAYS"},
    {"type": "logic", "name": "NUM_SUBBANKS"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "integer", "name": "k"},
    {"type": "logic", "name": "ic_rd_hit_q"},
    {"type": "logic", "name": "ic_premux_data_ext"},
    {"type": "", "name": "wb_dout_way"},
    {"type": "", "name": "wb_dout_way_with_premux"}
  ], "instances": [
    {"name": "adr_ff", "defName": "rvdff__W2", "origName": "adr_ff"},
    {"name": "bank_adr_ff", "defName": "rvdff__W4", "origName": "bank_adr_ff"},
    {"name": "debug_rd_wy_ff", "defName": "rvdff__W5", "origName": "debug_rd_wy_ff"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"},
    {"name": "bank_way_bank_c1_cgc", "defName": "rvoclkhdr", "origName": "bank_way_bank_c1_cgc"},
    {"name": "ic_bank_sb_way_data", "defName": "ram_256x34", "origName": "ic_bank_sb_way_data"}
  ]},
  {"name": "IC_TAG__Ic_IC40", "origName": "IC_TAG", "vars": [
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "input"},
    {"type": "logic", "name": "ic_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "input"},
    {"type": "logic", "name": "ic_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "input"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "input"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "input"},
    {"type": "logic", "name": "ic_debug_way", "dir": "input"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "input"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "output"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "", "name": "ic_tag_data_raw"},
    {"type": "", "name": "w_tout"},
    {"type": "logic", "name": "ic_tag_wr_data"},
    {"type": "logic", "name": "ic_tag_way_perr"},
    {"type": "logic", "name": "ic_debug_rd_way_en"},
    {"type": "logic", "name": "ic_debug_rd_way_en_ff"},
    {"type": "logic", "name": "ic_rw_addr_q"},
    {"type": "logic", "name": "ic_rw_addr_ff"},
    {"type": "logic", "name": "ic_tag_wren"},
    {"type": "logic", "name": "ic_tag_wren_q"},
    {"type": "logic", "name": "ic_tag_clk"},
    {"type": "logic", "name": "ic_tag_clken"},
    {"type": "logic", "name": "ic_debug_wr_way_en"},
    {"type": "logic", "name": "TOP_BITS"},
    {"type": "logic", "name": "NUM_WAYS"},
    {"type": "logic", "name": "ic_tag_parity"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "adr_ff", "defName": "rvdff__W14", "origName": "adr_ff"},
    {"name": "pargen", "defName": "rveven_paritygen__W14", "origName": "pargen"},
    {"name": "tag_rd_wy_ff", "defName": "rvdff__W4", "origName": "tag_rd_wy_ff"},
    {"name": "ic_tag_c1_cgc", "defName": "rvoclkhdr", "origName": "ic_tag_c1_cgc"},
    {"name": "ic_way_tag", "defName": "ram_64x21", "origName": "ic_way_tag"},
    {"name": "parcheck", "defName": "rveven_paritycheck__W14", "origName": "parcheck"},
    {"name": "ic_tag_c1_cgc", "defName": "rvoclkhdr", "origName": "ic_tag_c1_cgc"},
    {"name": "ic_way_tag", "defName": "ram_64x21", "origName": "ic_way_tag"},
    {"name": "parcheck", "defName": "rveven_paritycheck__W14", "origName": "parcheck"},
    {"name": "ic_tag_c1_cgc", "defName": "rvoclkhdr", "origName": "ic_tag_c1_cgc"},
    {"name": "ic_way_tag", "defName": "ram_64x21", "origName": "ic_way_tag"},
    {"name": "parcheck", "defName": "rveven_paritycheck__W14", "origName": "parcheck"},
    {"name": "ic_tag_c1_cgc", "defName": "rvoclkhdr", "origName": "ic_tag_c1_cgc"},
    {"name": "ic_way_tag", "defName": "ram_64x21", "origName": "ic_way_tag"},
    {"name": "parcheck", "defName": "rveven_paritycheck__W14", "origName": "parcheck"}
  ]},
  {"name": "ifu_mem_ctl", "origName": "ifu_mem_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_err_wb", "dir": "input"},
    {"type": "logic", "name": "fetch_addr_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_uncacheable_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_req_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_fetch_req_f1_raw", "dir": "input"},
    {"type": "logic", "name": "ifc_iccm_access_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_region_acc_fault_f1", "dir": "input"},
    {"type": "logic", "name": "ifc_dma_access_ok", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_fence_i_wb", "dir": "input"},
    {"type": "logic", "name": "ifu_icache_error_index", "dir": "input"},
    {"type": "logic", "name": "ifu_icache_error_val", "dir": "input"},
    {"type": "logic", "name": "ifu_icache_sb_error_val", "dir": "input"},
    {"type": "logic", "name": "ifu_bp_inst_mask_f2", "dir": "input"},
    {"type": "logic", "name": "ifu_miss_state_idle", "dir": "output"},
    {"type": "logic", "name": "ifu_ic_mb_empty", "dir": "output"},
    {"type": "logic", "name": "ic_dma_active", "dir": "output"},
    {"type": "logic", "name": "ic_write_stall", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_ic_miss", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_ic_hit", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_error", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_busy", "dir": "output"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "ifu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "ifu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "ifu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_req", "dir": "input"},
    {"type": "logic", "name": "dma_mem_addr", "dir": "input"},
    {"type": "logic", "name": "dma_mem_sz", "dir": "input"},
    {"type": "logic", "name": "dma_mem_write", "dir": "input"},
    {"type": "logic", "name": "dma_mem_wdata", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_ecc_error", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_rvalid", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_rdata", "dir": "output"},
    {"type": "logic", "name": "iccm_ready", "dir": "output"},
    {"type": "logic", "name": "ic_rw_addr", "dir": "output"},
    {"type": "logic", "name": "ic_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_wr_data", "dir": "output"},
    {"type": "logic", "name": "ic_rd_data", "dir": "input"},
    {"type": "logic", "name": "ictag_debug_rd_data", "dir": "input"},
    {"type": "logic", "name": "ic_debug_wr_data", "dir": "output"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data", "dir": "output"},
    {"type": "logic", "name": "ic_debug_addr", "dir": "output"},
    {"type": "logic", "name": "ic_debug_rd_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_wr_en", "dir": "output"},
    {"type": "logic", "name": "ic_debug_tag_array", "dir": "output"},
    {"type": "logic", "name": "ic_debug_way", "dir": "output"},
    {"type": "logic", "name": "ic_tag_valid", "dir": "output"},
    {"type": "logic", "name": "ic_rd_hit", "dir": "input"},
    {"type": "logic", "name": "ic_tag_perr", "dir": "input"},
    {"type": "logic", "name": "iccm_rw_addr", "dir": "output"},
    {"type": "logic", "name": "iccm_wren", "dir": "output"},
    {"type": "logic", "name": "iccm_rden", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "iccm_wr_size", "dir": "output"},
    {"type": "logic", "name": "iccm_rd_data", "dir": "input"},
    {"type": "logic", "name": "ic_hit_f2", "dir": "output"},
    {"type": "logic", "name": "ic_crit_wd_rdy", "dir": "output"},
    {"type": "logic", "name": "ic_access_fault_f2", "dir": "output"},
    {"type": "logic", "name": "ic_rd_parity_final_err", "dir": "output"},
    {"type": "logic", "name": "iccm_rd_ecc_single_err", "dir": "output"},
    {"type": "logic", "name": "iccm_rd_ecc_double_err", "dir": "output"},
    {"type": "logic", "name": "iccm_dma_sb_error", "dir": "output"},
    {"type": "logic", "name": "ic_fetch_val_f2", "dir": "output"},
    {"type": "logic", "name": "ic_data_f2", "dir": "output"},
    {"type": "icache_err_pkt_t", "name": "ic_error_f2", "dir": "output"},
    {"type": "logic", "name": "ifu_icache_fetch_f2", "dir": "output"},
    {"type": "logic", "name": "ic_premux_data", "dir": "output"},
    {"type": "logic", "name": "ic_sel_premux_data", "dir": "output"},
    {"type": "cache_debug_pkt_t", "name": "dec_tlu_ic_diag_pkt", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_valid", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "NUM_OF_BEATS"},
    {"type": "logic", "name": "ifu_ic_req_addr_f2"},
    {"type": "logic", "name": "uncacheable_miss_in"},
    {"type": "logic", "name": "uncacheable_miss_ff"},
    {"type": "logic", "name": "ifu_wr_en_new"},
    {"type": "logic", "name": "ifu_wr_en_new_q"},
    {"type": "logic", "name": "ifu_wr_data_new"},
    {"type": "logic", "name": "axi_ifu_wr_en_new"},
    {"type": "logic", "name": "axi_ifu_wr_en_new_q"},
    {"type": "logic", "name": "axi_ifu_wr_en_new_wo_err"},
    {"type": "logic", "name": "axi_ifu_wr_data_new"},
    {"type": "logic", "name": "axi_ic_wr_en"},
    {"type": "logic", "name": "reset_tag_valid_for_miss"},
    {"type": "logic", "name": "way_status"},
    {"type": "logic", "name": "way_status_mb_in"},
    {"type": "logic", "name": "way_status_rep_new"},
    {"type": "logic", "name": "way_status_mb_ff"},
    {"type": "logic", "name": "way_status_new"},
    {"type": "logic", "name": "way_status_hit_new"},
    {"type": "logic", "name": "way_status_new_w_debug"},
    {"type": "logic", "name": "tagv_mb_in"},
    {"type": "logic", "name": "tagv_mb_ff"},
    {"type": "logic", "name": "ifu_wr_data_comb_err"},
    {"type": "logic", "name": "ifu_wr_data_error"},
    {"type": "logic", "name": "ifu_byp_data_err"},
    {"type": "logic", "name": "ifu_wr_cumulative_err_data"},
    {"type": "logic", "name": "ifu_wr_cumulative_err"},
    {"type": "logic", "name": "ifu_wr_data_comb_err_ff"},
    {"type": "logic", "name": "write_even_beat"},
    {"type": "logic", "name": "ifc_dma_access_q_ok"},
    {"type": "logic", "name": "ifc_iccm_access_f2"},
    {"type": "logic", "name": "ifc_region_acc_fault_f2"},
    {"type": "logic", "name": "ifc_bus_acc_fault_f2"},
    {"type": "logic", "name": "ic_act_miss_f2"},
    {"type": "logic", "name": "ic_miss_under_miss_f2"},
    {"type": "logic", "name": "ic_act_hit_f2"},
    {"type": "logic", "name": "miss_pending"},
    {"type": "logic", "name": "imb_in"},
    {"type": "logic", "name": "imb_ff"},
    {"type": "logic", "name": "flush_final_f2"},
    {"type": "logic", "name": "ifc_fetch_req_f2"},
    {"type": "logic", "name": "ifc_fetch_req_f2_raw"},
    {"type": "logic", "name": "fetch_req_f2_qual"},
    {"type": "logic", "name": "ifc_fetch_req_qual_f1"},
    {"type": "logic", "name": "replace_way_mb_any"},
    {"type": "logic", "name": "last_beat"},
    {"type": "logic", "name": "reset_beat_cnt"},
    {"type": "logic", "name": "req_addr_count"},
    {"type": "logic", "name": "ic_req_addr_bits_5_3"},
    {"type": "logic", "name": "ic_wr_addr_bits_5_3"},
    {"type": "logic", "name": "ifu_fetch_addr_int_f2"},
    {"type": "logic", "name": "ifu_ic_rw_int_addr"},
    {"type": "logic", "name": "ic_crit_wd_rdy_in"},
    {"type": "logic", "name": "crit_wd_byp_ok_ff"},
    {"type": "logic", "name": "ic_crit_wd_rdy_ff"},
    {"type": "logic", "name": "ic_byp_hit_f2"},
    {"type": "logic", "name": "ic_valid"},
    {"type": "logic", "name": "ic_valid_ff"},
    {"type": "logic", "name": "reset_all_tags"},
    {"type": "logic", "name": "ic_valid_w_debug"},
    {"type": "logic", "name": "ifu_tag_wren"},
    {"type": "logic", "name": "ifu_tag_wren_ff"},
    {"type": "logic", "name": "ic_debug_tag_wr_en"},
    {"type": "logic", "name": "ifu_tag_wren_w_debug"},
    {"type": "logic", "name": "ic_debug_way_ff"},
    {"type": "logic", "name": "ic_debug_rd_en_ff"},
    {"type": "logic", "name": "write_bypass_data"},
    {"type": "logic", "name": "fetch_f1_f2_c1_clken"},
    {"type": "logic", "name": "fetch_f1_f2_c1_clk"},
    {"type": "logic", "name": "debug_c1_clken"},
    {"type": "logic", "name": "debug_c1_clk"},
    {"type": "logic", "name": "reset_ic_in"},
    {"type": "logic", "name": "reset_ic_ff"},
    {"type": "logic", "name": "vaddr_f2"},
    {"type": "logic", "name": "ifu_status_wr_addr"},
    {"type": "logic", "name": "sel_fetch_u_miss"},
    {"type": "logic", "name": "sel_fetch_u_miss_ff"},
    {"type": "logic", "name": "sel_mb_addr"},
    {"type": "logic", "name": "sel_mb_addr_ff"},
    {"type": "logic", "name": "ic_final_data"},
    {"type": "logic", "name": "ifu_ic_rw_int_addr_ff"},
    {"type": "logic", "name": "ifu_status_wr_addr_ff"},
    {"type": "logic", "name": "ifu_ic_rw_int_addr_w_debug"},
    {"type": "logic", "name": "ifu_status_wr_addr_w_debug"},
    {"type": "logic", "name": "way_status_new_ff"},
    {"type": "logic", "name": "way_status_wr_en_ff"},
    {"type": "", "name": "way_status_out"},
    {"type": "logic", "name": "ic_debug_way_enc"},
    {"type": "logic", "name": "ic_byp_data_only"},
    {"type": "logic", "name": "ic_rd_data_only"},
    {"type": "logic", "name": "ifu_axi_rid_ff"},
    {"type": "logic", "name": "fetch_req_icache_f2"},
    {"type": "logic", "name": "fetch_req_iccm_f2"},
    {"type": "logic", "name": "ic_iccm_hit_f2"},
    {"type": "logic", "name": "fetch_uncacheable_ff"},
    {"type": "logic", "name": "way_status_wr_en"},
    {"type": "logic", "name": "sel_byp_data"},
    {"type": "logic", "name": "sel_ic_data"},
    {"type": "logic", "name": "sel_iccm_data"},
    {"type": "logic", "name": "ic_rd_parity_final_err_ff"},
    {"type": "logic", "name": "ic_act_miss_f2_delayed"},
    {"type": "logic", "name": "axi_ifu_wr_data_error"},
    {"type": "logic", "name": "way_status_wr_en_w_debug"},
    {"type": "logic", "name": "ic_debug_tag_val_rd_out"},
    {"type": "logic", "name": "ifu_pmu_ic_miss_in"},
    {"type": "logic", "name": "ifu_pmu_ic_hit_in"},
    {"type": "logic", "name": "ifu_pmu_bus_error_in"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn_in"},
    {"type": "logic", "name": "ifu_pmu_bus_busy_in"},
    {"type": "logic", "name": "ic_debug_ict_array_sel_in"},
    {"type": "logic", "name": "ic_debug_ict_array_sel_ff"},
    {"type": "logic", "name": "debug_data_clk"},
    {"type": "logic", "name": "debug_data_clken"},
    {"type": "logic", "name": "ifc_region_acc_fault_final_f1"},
    {"type": "logic", "name": "ifc_region_acc_fault_memory"},
    {"type": "logic", "name": "ifc_region_acc_okay"},
    {"type": "logic", "name": "ic_wr_parity"},
    {"type": "logic", "name": "iccm_ecc_corr_index_ff"},
    {"type": "logic", "name": "iccm_ecc_corr_data_ff"},
    {"type": "logic", "name": "iccm_ecc_write_status"},
    {"type": "logic", "name": "iccm_correct_ecc"},
    {"type": "logic", "name": "iccm_rd_ecc_single_err_ff"},
    {"type": "logic", "name": "perr_state_en"},
    {"type": "logic", "name": "fetch_mask"},
    {"type": "logic", "name": "ic_fetch_mem_val"},
    {"type": "logic", "name": "bp_mask"},
    {"type": "logic", "name": "ic_bp_mem_mask"},
    {"type": "logic", "name": "ic_fetch_val_mem_f2"},
    {"type": "logic", "name": "dma_iccm_rd_req_f1"},
    {"type": "logic", "name": "dma_iccm_rd_req_f2"},
    {"type": "logic", "name": "iccm_single_ecc_error"},
    {"type": "perr_state_t", "name": "perr_state"},
    {"type": "perr_state_t", "name": "perr_nxtstate"},
    {"type": "logic", "name": "miss_state_en"},
    {"type": "miss_state_t", "name": "miss_state"},
    {"type": "miss_state_t", "name": "miss_nxtstate"},
    {"type": "logic", "name": "sel_hold_imb"},
    {"type": "integer", "name": "i"},
    {"type": "logic", "name": "write_byp_first_data"},
    {"type": "logic", "name": "write_byp_second_data"},
    {"type": "logic", "name": "ifu_byp_data_first_half"},
    {"type": "logic", "name": "ifu_byp_data_second_half"},
    {"type": "logic", "name": "ifu_byp_data_error_first_half_in"},
    {"type": "logic", "name": "ifu_byp_data_error_first_half"},
    {"type": "logic", "name": "ifu_byp_data_error_second_half_in"},
    {"type": "logic", "name": "ifu_byp_data_error_second_half"},
    {"type": "logic", "name": "ifu_byp_data_first_half_valid_in"},
    {"type": "logic", "name": "ifu_byp_data_first_half_valid"},
    {"type": "logic", "name": "ifu_byp_data_second_half_valid_in"},
    {"type": "logic", "name": "ifu_byp_data_second_half_valid"},
    {"type": "logic", "name": "ic_crit_wd_complete"},
    {"type": "logic", "name": "byp_tag_ff"},
    {"type": "logic", "name": "byp_data_first_c1_clken"},
    {"type": "logic", "name": "byp_data_first_c1_clk"},
    {"type": "logic", "name": "byp_data_second_c1_clken"},
    {"type": "logic", "name": "byp_data_second_c1_clk"},
    {"type": "logic", "name": "ifu_ic_rw_int_addr_f2_Q"},
    {"type": "logic", "name": "perr_err_inv_way"},
    {"type": "logic", "name": "perr_ic_index_ff"},
    {"type": "logic", "name": "perr_sel_invalidate"},
    {"type": "logic", "name": "perr_sb_write_status"},
    {"type": "logic", "name": "ifu_icache_sb_error_val_ff"},
    {"type": "", "name": "iccm_corrected_data"},
    {"type": "", "name": "iccm_corrected_ecc"},
    {"type": "logic", "name": "iccm_double_ecc_error"},
    {"type": "logic", "name": "iccm_ecc_word_enable"},
    {"type": "logic", "name": "iccm_rw_addr_f2"},
    {"type": "logic", "name": "iccm_corrected_data_f2_mux"},
    {"type": "logic", "name": "iccm_corrected_ecc_f2_mux"},
    {"type": "logic", "name": "iccm_rd_err_f2_mux"},
    {"type": "logic", "name": "iccm_dma_rvalid_in"},
    {"type": "logic", "name": "iccm_rd_ecc_single_err_hold_in"},
    {"type": "logic", "name": "axiclk"},
    {"type": "logic", "name": "axiclk_reset"},
    {"type": "logic", "name": "axi_ifu_bus_clk_en_ff"},
    {"type": "logic", "name": "axi_ifu_bus_clk_en"},
    {"type": "logic", "name": "ifc_axi_ic_req_ff_in"},
    {"type": "logic", "name": "ifc_axi_ic_req_ff2"},
    {"type": "logic", "name": "axi_inc_data_beat_cnt"},
    {"type": "logic", "name": "axi_reset_data_beat_cnt"},
    {"type": "logic", "name": "axi_hold_data_beat_cnt"},
    {"type": "logic", "name": "axi_inc_cmd_beat_cnt"},
    {"type": "logic", "name": "axi_reset_cmd_beat_cnt_0"},
    {"type": "logic", "name": "axi_reset_cmd_beat_cnt_6"},
    {"type": "logic", "name": "axi_hold_cmd_beat_cnt"},
    {"type": "logic", "name": "axi_new_data_beat_count"},
    {"type": "logic", "name": "axi_data_beat_count"},
    {"type": "logic", "name": "axi_new_cmd_beat_count"},
    {"type": "logic", "name": "axi_cmd_beat_count"},
    {"type": "logic", "name": "axi_inc_rd_addr_cnt"},
    {"type": "logic", "name": "axi_set_rd_addr_cnt"},
    {"type": "logic", "name": "axi_reset_rd_addr_cnt"},
    {"type": "logic", "name": "axi_hold_rd_addr_cnt"},
    {"type": "logic", "name": "axi_new_rd_addr_count"},
    {"type": "logic", "name": "axi_rd_addr_count"},
    {"type": "logic", "name": "axi_cmd_sent"},
    {"type": "logic", "name": "axi_last_data_beat"},
    {"type": "logic", "name": "axi_wrap_addr"},
    {"type": "logic", "name": "ifu_axi_rvalid_ff"},
    {"type": "logic", "name": "ifu_axi_rvalid_unq_ff"},
    {"type": "logic", "name": "ifu_axi_arready_unq_ff"},
    {"type": "logic", "name": "ifu_axi_arvalid_ff"},
    {"type": "logic", "name": "ifu_axi_arready_ff"},
    {"type": "logic", "name": "ifu_axi_rdata_ff"},
    {"type": "logic", "name": "ifu_axi_rresp_ff"},
    {"type": "logic", "name": "axi_w0_wren"},
    {"type": "logic", "name": "axi_w1_wren"},
    {"type": "logic", "name": "axi_w2_wren"},
    {"type": "logic", "name": "axi_w3_wren"},
    {"type": "logic", "name": "axi_w0_wren_last"},
    {"type": "logic", "name": "axi_w1_wren_last"},
    {"type": "logic", "name": "axi_w2_wren_last"},
    {"type": "logic", "name": "axi_w3_wren_last"},
    {"type": "logic", "name": "w0_wren_reset_miss"},
    {"type": "logic", "name": "w1_wren_reset_miss"},
    {"type": "logic", "name": "w2_wren_reset_miss"},
    {"type": "logic", "name": "w3_wren_reset_miss"},
    {"type": "logic", "name": "ifc_dma_access_ok_d"},
    {"type": "logic", "name": "ifc_dma_access_ok_prev"},
    {"type": "logic", "name": "axi_cmd_req_in"},
    {"type": "logic", "name": "axi_cmd_req_hold"},
    {"type": "logic", "name": "dma_select_upper"},
    {"type": "logic", "name": "iccm_dma_rden"},
    {"type": "logic", "name": "iccm_dma_ecc_error_in"},
    {"type": "logic", "name": "dma_mem_ecc"},
    {"type": "logic", "name": "iccm_dma_rdata_in"},
    {"type": "logic", "name": "way_status_clken"},
    {"type": "logic", "name": "way_status_clk"},
    {"type": "integer", "name": "j"},
    {"type": "int", "name": "j"},
    {"type": "", "name": "ic_tag_valid_out"},
    {"type": "logic", "name": "tag_valid_w0_clken"},
    {"type": "logic", "name": "tag_valid_w1_clken"},
    {"type": "logic", "name": "tag_valid_w2_clken"},
    {"type": "logic", "name": "tag_valid_w3_clken"},
    {"type": "logic", "name": "tag_valid_w0_clk"},
    {"type": "logic", "name": "tag_valid_w1_clk"},
    {"type": "logic", "name": "tag_valid_w2_clk"},
    {"type": "logic", "name": "tag_valid_w3_clk"},
    {"type": "logic", "name": "ic_tag_valid_unq"},
    {"type": "int", "name": "j"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word0_in"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word1_in"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word2_in"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word3_in"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word0"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word1"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word2"},
    {"type": "logic", "name": "ic_debug_ic_array_sel_word3"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_in"}
  ], "instances": [
    {"name": "dma_iccm_req_ff", "defName": "rvdff", "origName": "dma_iccm_req_ff"},
    {"name": "miss_state_ff", "defName": "rvdffs__W3", "origName": "miss_state_ff"},
    {"name": "reset_ic_f", "defName": "rvdff", "origName": "reset_ic_f"},
    {"name": "uncache_ff", "defName": "rvdff", "origName": "uncache_ff"},
    {"name": "ifu_fetch_addr_f2_ff", "defName": "rvdffe__W1f", "origName": "ifu_fetch_addr_f2_ff"},
    {"name": "unc_miss_ff", "defName": "rvdff_fpga", "origName": "unc_miss_ff"},
    {"name": "mb_rep_wayf2_ff", "defName": "rvdff_fpga__W3", "origName": "mb_rep_wayf2_ff"},
    {"name": "mb_tagv_ff", "defName": "rvdff_fpga__W4", "origName": "mb_tagv_ff"},
    {"name": "ifu_iccm_acc_ff", "defName": "rvdff_fpga", "origName": "ifu_iccm_acc_ff"},
    {"name": "ifu_iccm_reg_acc_ff", "defName": "rvdff_fpga", "origName": "ifu_iccm_reg_acc_ff"},
    {"name": "imb_f2_ff", "defName": "rvdffe__W1f", "origName": "imb_f2_ff"},
    {"name": "fetch_req_f2_ff", "defName": "rvdff", "origName": "fetch_req_f2_ff"},
    {"name": "sel_f_u_m_ff", "defName": "rvdff", "origName": "sel_f_u_m_ff"},
    {"name": "sel_mb_addr_flop", "defName": "rvdff", "origName": "sel_mb_addr_flop"},
    {"name": "parlo", "defName": "rveven_paritygen", "origName": "parlo"},
    {"name": "parlo", "defName": "rveven_paritygen", "origName": "parlo"},
    {"name": "parlo", "defName": "rveven_paritygen", "origName": "parlo"},
    {"name": "parlo", "defName": "rveven_paritygen", "origName": "parlo"},
    {"name": "cumul_err_ff", "defName": "rvdff", "origName": "cumul_err_ff"},
    {"name": "flush_final_ff", "defName": "rvdff", "origName": "flush_final_ff"},
    {"name": "byp_data_first_half", "defName": "rvdffe__W40", "origName": "byp_data_first_half"},
    {"name": "byp_data_first_half_err", "defName": "rvdff", "origName": "byp_data_first_half_err"},
    {"name": "byp_data_first_half_val", "defName": "rvdff", "origName": "byp_data_first_half_val"},
    {"name": "byp_data_second_half", "defName": "rvdffe__W40", "origName": "byp_data_second_half"},
    {"name": "byp_data_second_half_err", "defName": "rvdff", "origName": "byp_data_second_half_err"},
    {"name": "byp_data_second_half_val", "defName": "rvdff", "origName": "byp_data_second_half_val"},
    {"name": "crit_wd_ff", "defName": "rvdff", "origName": "crit_wd_ff"},
    {"name": "ic_index_q", "defName": "rvdff__Wb", "origName": "ic_index_q"},
    {"name": "perr_err_ff", "defName": "rvdff", "origName": "perr_err_ff"},
    {"name": "sbiccm_err_ff", "defName": "rvdff", "origName": "sbiccm_err_ff"},
    {"name": "perr_dat_ff", "defName": "rvdffs__Wb", "origName": "perr_dat_ff"},
    {"name": "perr_state_ff", "defName": "rvdffs__W3", "origName": "perr_state_ff"},
    {"name": "ecc_decode", "defName": "rvecc_decode", "origName": "ecc_decode"},
    {"name": "ecc_decode", "defName": "rvecc_decode", "origName": "ecc_decode"},
    {"name": "ecc_decode", "defName": "rvecc_decode", "origName": "ecc_decode"},
    {"name": "ecc_decode", "defName": "rvecc_decode", "origName": "ecc_decode"},
    {"name": "iccm_index_f2", "defName": "rvdff__Wf", "origName": "iccm_index_f2"},
    {"name": "ecc_rr_ff", "defName": "rvdff", "origName": "ecc_rr_ff"},
    {"name": "ecc_dat0_ff", "defName": "rvdffs__W20", "origName": "ecc_dat0_ff"},
    {"name": "ecc_dat1_ff", "defName": "rvdffs__W7", "origName": "ecc_dat1_ff"},
    {"name": "ecc_ind0_ff", "defName": "rvdffs__Wf", "origName": "ecc_ind0_ff"},
    {"name": "ecc_ind1_ff", "defName": "rvdffs__W2", "origName": "ecc_ind1_ff"},
    {"name": "axi_clken_ff", "defName": "rvdff", "origName": "axi_clken_ff"},
    {"name": "axi_cmd_req_ff", "defName": "rvdff", "origName": "axi_cmd_req_ff"},
    {"name": "axi_ic_req_ff2", "defName": "rvdff_fpga", "origName": "axi_ic_req_ff2"},
    {"name": "axi_rdy_ff", "defName": "rvdff_fpga", "origName": "axi_rdy_ff"},
    {"name": "axi_rsp_vld_ff", "defName": "rvdff_fpga", "origName": "axi_rsp_vld_ff"},
    {"name": "axi_cmd_ff", "defName": "rvdff_fpga", "origName": "axi_cmd_ff"},
    {"name": "scvi_rsp_cmd_ff", "defName": "rvdff_fpga__W2", "origName": "scvi_rsp_cmd_ff"},
    {"name": "scvi_rsp_tag_ff", "defName": "rvdff_fpga__W3", "origName": "scvi_rsp_tag_ff"},
    {"name": "axi_data_ff", "defName": "rvdff_fpga__W40", "origName": "axi_data_ff"},
    {"name": "axi_mb_beat_count_ff", "defName": "rvdff__W3", "origName": "axi_mb_beat_count_ff"},
    {"name": "axi_cmd_beat_ff", "defName": "rvdff_fpga__W3", "origName": "axi_cmd_beat_ff"},
    {"name": "axi_rd_addr_ff", "defName": "rvdffs_fpga__W3", "origName": "axi_rd_addr_ff"},
    {"name": "act_miss_ff", "defName": "rvdff", "origName": "act_miss_ff"},
    {"name": "dma_ok_prev_ff", "defName": "rvdff", "origName": "dma_ok_prev_ff"},
    {"name": "iccm_ecc_encode0", "defName": "rvecc_encode", "origName": "iccm_ecc_encode0"},
    {"name": "iccm_ecc_encode1", "defName": "rvecc_encode", "origName": "iccm_ecc_encode1"},
    {"name": "dma_addr_bt3_ff", "defName": "rvdff", "origName": "dma_addr_bt3_ff"},
    {"name": "ccm_rdy_in_ff", "defName": "rvdff", "origName": "ccm_rdy_in_ff"},
    {"name": "ccm_rdy_ff", "defName": "rvdff", "origName": "ccm_rdy_ff"},
    {"name": "ccm_err_ff", "defName": "rvdff", "origName": "ccm_err_ff"},
    {"name": "dma_data_ff", "defName": "rvdff__W40", "origName": "dma_data_ff"},
    {"name": "reset_all_tag_ff", "defName": "rvdff", "origName": "reset_all_tag_ff"},
    {"name": "status_wr_addr_ff", "defName": "rvdff__W6", "origName": "status_wr_addr_ff"},
    {"name": "status_wren_ff", "defName": "rvdff", "origName": "status_wren_ff"},
    {"name": "status_data_ff", "defName": "rvdff__W3", "origName": "status_data_ff"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "ic_way_status", "defName": "rvdffs_fpga__W3", "origName": "ic_way_status"},
    {"name": "tag_addr_ff", "defName": "rvdff__W6", "origName": "tag_addr_ff"},
    {"name": "tag_v_we_ff", "defName": "rvdff__W4", "origName": "tag_v_we_ff"},
    {"name": "tag_v_ff", "defName": "rvdff", "origName": "tag_v_ff"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ic_way0_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way0_tagvalid_dup"},
    {"name": "ic_way1_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way1_tagvalid_dup"},
    {"name": "ic_way2_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way2_tagvalid_dup"},
    {"name": "ic_way3_tagvalid_dup", "defName": "rvdffs_fpga", "origName": "ic_way3_tagvalid_dup"},
    {"name": "ifu_pmu_sigs_ff", "defName": "rvdff__W5", "origName": "ifu_pmu_sigs_ff"},
    {"name": "ifu_debug_sel_ff", "defName": "rvdffe__W9", "origName": "ifu_debug_sel_ff"},
    {"name": "ifu_debug_rd_en_ff", "defName": "rvdff", "origName": "ifu_debug_rd_en_ff"},
    {"name": "ifu_debug_data_ff", "defName": "rvdffe__W22", "origName": "ifu_debug_data_ff"},
    {"name": "ifu_debug_valid_ff", "defName": "rvdff", "origName": "ifu_debug_valid_ff"}
  ]},
  {"name": "dec_decode_ctl", "origName": "dec_decode_ctl", "vars": [
    {"type": "logic", "name": "dec_i0_cinst_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_cinst_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_inst_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_i1_inst_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc_wb1", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag", "dir": "input"},
    {"type": "logic", "name": "dec_i0_trigger_match_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_trigger_match_d", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_wr_pause_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_pipelining_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dual_issue_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_sec_alu_disable", "dir": "input"},
    {"type": "logic", "name": "lsu_trigger_match_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_misaligned_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_debug_stall", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb", "dir": "input"},
    {"type": "logic", "name": "dec_debug_fence_d", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_wrdata", "dir": "input"},
    {"type": "logic", "name": "dec_i0_icaf_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_icaf_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_icaf_second_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_perr_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_perr_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_sbecc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_sbecc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_dbecc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_dbecc_d", "dir": "input"},
    {"type": "br_pkt_t", "name": "dec_i0_brp", "dir": "input"},
    {"type": "br_pkt_t", "name": "dec_i1_brp", "dir": "input"},
    {"type": "logic", "name": "ifu_illegal_inst", "dir": "input"},
    {"type": "logic", "name": "dec_i0_pc_d", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_halt_idle_any", "dir": "input"},
    {"type": "logic", "name": "lsu_load_stall_any", "dir": "input"},
    {"type": "logic", "name": "lsu_store_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "exu_div_finish", "dir": "input"},
    {"type": "logic", "name": "exu_div_stall", "dir": "input"},
    {"type": "logic", "name": "exu_div_result", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i0_kill_writeb_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i1_kill_writeb_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_flush_pause_wb", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_presync_d", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_postsync_d", "dir": "input"},
    {"type": "logic", "name": "exu_mul_result_e3", "dir": "input"},
    {"type": "logic", "name": "dec_i0_pc4_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_pc4_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_rddata_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_legal_d", "dir": "input"},
    {"type": "logic", "name": "exu_csr_rs1_e1", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_result_corr_dc4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_final", "dir": "input"},
    {"type": "logic", "name": "exu_i0_pc_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i1_pc_e1", "dir": "input"},
    {"type": "logic", "name": "dec_i0_instr_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_instr_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib0_valid_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib1_valid_d", "dir": "input"},
    {"type": "logic", "name": "exu_i0_result_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i1_result_e1", "dir": "input"},
    {"type": "logic", "name": "exu_i0_result_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_result_e4", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dec_i0_rs1_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_br_immed_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_br_immed_d", "dir": "output"},
    {"type": "alu_pkt_t", "name": "i0_ap", "dir": "output"},
    {"type": "alu_pkt_t", "name": "i1_ap", "dir": "output"},
    {"type": "logic", "name": "dec_i0_decode_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_decode_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_alu_decode_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_alu_decode_d", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_waddr_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i0_wen_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i0_wdata_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i1_waddr_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i1_wen_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i1_wdata_wb", "dir": "output"},
    {"type": "logic", "name": "dec_i0_select_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_select_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_d", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_p", "dir": "output"},
    {"type": "mul_pkt_t", "name": "mul_p", "dir": "output"},
    {"type": "div_pkt_t", "name": "div_p", "dir": "output"},
    {"type": "logic", "name": "dec_lsu_offset_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_lsu_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_lsu_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_mul_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_mul_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_div_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_div_d", "dir": "output"},
    {"type": "logic", "name": "flush_final_e3", "dir": "output"},
    {"type": "logic", "name": "i0_flush_final_e3", "dir": "output"},
    {"type": "logic", "name": "dec_csr_ren_d", "dir": "output"},
    {"type": "logic", "name": "dec_csr_wen_unq_d", "dir": "output"},
    {"type": "logic", "name": "dec_csr_any_unq_d", "dir": "output"},
    {"type": "logic", "name": "dec_csr_wen_wb", "dir": "output"},
    {"type": "logic", "name": "dec_csr_rdaddr_d", "dir": "output"},
    {"type": "logic", "name": "dec_csr_wraddr_wb", "dir": "output"},
    {"type": "logic", "name": "dec_csr_wrdata_wb", "dir": "output"},
    {"type": "logic", "name": "dec_csr_stall_int_ff", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_valid_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_valid_e4", "dir": "output"},
    {"type": "trap_pkt_t", "name": "dec_tlu_packet_e4", "dir": "output"},
    {"type": "logic", "name": "dec_fence_pending", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_pc_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_pc_e4", "dir": "output"},
    {"type": "logic", "name": "dec_illegal_inst", "dir": "output"},
    {"type": "logic", "name": "dec_i1_valid_e1", "dir": "output"},
    {"type": "logic", "name": "dec_div_decode_e4", "dir": "output"},
    {"type": "logic", "name": "pred_correct_npc_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e3", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_sec_decode_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_sec_decode_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc_e3", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs1_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i0_rs2_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs1_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i1_rs2_bypass_en_e2", "dir": "output"},
    {"type": "logic", "name": "i0_rs1_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i0_rs2_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i1_rs1_bypass_data_e2", "dir": "output"},
    {"type": "logic", "name": "i1_rs2_bypass_data_e2", "dir": "output"},
    {"type": "predict_pkt_t", "name": "i0_predict_p_d", "dir": "output"},
    {"type": "predict_pkt_t", "name": "i1_predict_p_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_lsu_decode_d", "dir": "output"},
    {"type": "logic", "name": "i0_result_e4_eff", "dir": "output"},
    {"type": "logic", "name": "i1_result_e4_eff", "dir": "output"},
    {"type": "logic", "name": "i0_result_e2", "dir": "output"},
    {"type": "logic", "name": "dec_i0_data_en", "dir": "output"},
    {"type": "logic", "name": "dec_i0_ctl_en", "dir": "output"},
    {"type": "logic", "name": "dec_i1_data_en", "dir": "output"},
    {"type": "logic", "name": "dec_i1_ctl_en", "dir": "output"},
    {"type": "logic", "name": "dec_pmu_instr_decoded", "dir": "output"},
    {"type": "logic", "name": "dec_pmu_decode_stall", "dir": "output"},
    {"type": "logic", "name": "dec_pmu_presync_stall", "dir": "output"},
    {"type": "logic", "name": "dec_pmu_postsync_stall", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_wen", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_waddr", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2", "dir": "output"},
    {"type": "logic", "name": "dec_pause_state", "dir": "output"},
    {"type": "logic", "name": "dec_pause_state_cg", "dir": "output"},
    {"type": "logic", "name": "dec_i0_load_e4", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "dec_pkt_t", "name": "i0_dp_raw"},
    {"type": "dec_pkt_t", "name": "i0_dp"},
    {"type": "dec_pkt_t", "name": "i1_dp_raw"},
    {"type": "dec_pkt_t", "name": "i1_dp"},
    {"type": "logic", "name": "i0"},
    {"type": "logic", "name": "i1"},
    {"type": "logic", "name": "i0_valid_d"},
    {"type": "logic", "name": "i1_valid_d"},
    {"type": "logic", "name": "i0_result_e1"},
    {"type": "logic", "name": "i1_result_e1"},
    {"type": "logic", "name": "i1_result_e2"},
    {"type": "logic", "name": "i0_result_e3"},
    {"type": "logic", "name": "i1_result_e3"},
    {"type": "logic", "name": "i0_result_e4"},
    {"type": "logic", "name": "i1_result_e4"},
    {"type": "logic", "name": "i0_result_wb"},
    {"type": "logic", "name": "i1_result_wb"},
    {"type": "logic", "name": "i0_pc_e1"},
    {"type": "logic", "name": "i1_pc_e1"},
    {"type": "logic", "name": "i0_pc_e2"},
    {"type": "logic", "name": "i1_pc_e2"},
    {"type": "logic", "name": "i0_pc_e3"},
    {"type": "logic", "name": "i1_pc_e3"},
    {"type": "logic", "name": "i0_pc_e4"},
    {"type": "logic", "name": "i1_pc_e4"},
    {"type": "logic", "name": "i0_rs1bypass"},
    {"type": "logic", "name": "i0_rs2bypass"},
    {"type": "logic", "name": "i1_rs1bypass"},
    {"type": "logic", "name": "i1_rs2bypass"},
    {"type": "logic", "name": "i0_jalimm20"},
    {"type": "logic", "name": "i1_jalimm20"},
    {"type": "logic", "name": "i0_uiimm20"},
    {"type": "logic", "name": "i1_uiimm20"},
    {"type": "logic", "name": "lsu_decode_d"},
    {"type": "logic", "name": "i0_immed_d"},
    {"type": "logic", "name": "i0_presync"},
    {"type": "logic", "name": "i0_postsync"},
    {"type": "logic", "name": "postsync_stall"},
    {"type": "logic", "name": "ps_stall"},
    {"type": "logic", "name": "prior_inflight"},
    {"type": "logic", "name": "prior_inflight_e1e4"},
    {"type": "logic", "name": "prior_inflight_wb"},
    {"type": "logic", "name": "csr_clr_d"},
    {"type": "logic", "name": "csr_set_d"},
    {"type": "logic", "name": "csr_write_d"},
    {"type": "logic", "name": "csr_clr_e1"},
    {"type": "logic", "name": "csr_set_e1"},
    {"type": "logic", "name": "csr_write_e1"},
    {"type": "logic", "name": "csr_imm_e1"},
    {"type": "logic", "name": "csr_mask_e1"},
    {"type": "logic", "name": "write_csr_data_e1"},
    {"type": "logic", "name": "write_csr_data_in"},
    {"type": "logic", "name": "write_csr_data"},
    {"type": "logic", "name": "csr_data_wen"},
    {"type": "logic", "name": "csrimm_e1"},
    {"type": "logic", "name": "csr_rddata_e1"},
    {"type": "logic", "name": "flush_lower_wb"},
    {"type": "logic", "name": "i1_load_block_d"},
    {"type": "logic", "name": "i1_mul_block_d"},
    {"type": "logic", "name": "i1_load2_block_d"},
    {"type": "logic", "name": "i1_mul2_block_d"},
    {"type": "logic", "name": "mul_decode_d"},
    {"type": "logic", "name": "div_decode_d"},
    {"type": "logic", "name": "div_pc"},
    {"type": "logic", "name": "div_stall"},
    {"type": "logic", "name": "div_stall_ff"},
    {"type": "logic", "name": "div_trigger"},
    {"type": "logic", "name": "i0_legal"},
    {"type": "logic", "name": "shift_illegal"},
    {"type": "logic", "name": "illegal_inst_en"},
    {"type": "logic", "name": "illegal_inst"},
    {"type": "logic", "name": "illegal_lockout_in"},
    {"type": "logic", "name": "illegal_lockout"},
    {"type": "logic", "name": "i0_legal_decode_d"},
    {"type": "logic", "name": "i1_flush_final_e3"},
    {"type": "logic", "name": "i0_result_e3_final"},
    {"type": "logic", "name": "i1_result_e3_final"},
    {"type": "logic", "name": "i0_result_wb_raw"},
    {"type": "logic", "name": "i1_result_wb_raw"},
    {"type": "logic", "name": "last_br_immed_d"},
    {"type": "logic", "name": "i1_depend_i0_d"},
    {"type": "logic", "name": "i0_rs1_depend_i0_e1"},
    {"type": "logic", "name": "i0_rs1_depend_i0_e2"},
    {"type": "logic", "name": "i0_rs1_depend_i0_e3"},
    {"type": "logic", "name": "i0_rs1_depend_i0_e4"},
    {"type": "logic", "name": "i0_rs1_depend_i0_wb"},
    {"type": "logic", "name": "i0_rs1_depend_i1_e1"},
    {"type": "logic", "name": "i0_rs1_depend_i1_e2"},
    {"type": "logic", "name": "i0_rs1_depend_i1_e3"},
    {"type": "logic", "name": "i0_rs1_depend_i1_e4"},
    {"type": "logic", "name": "i0_rs1_depend_i1_wb"},
    {"type": "logic", "name": "i0_rs2_depend_i0_e1"},
    {"type": "logic", "name": "i0_rs2_depend_i0_e2"},
    {"type": "logic", "name": "i0_rs2_depend_i0_e3"},
    {"type": "logic", "name": "i0_rs2_depend_i0_e4"},
    {"type": "logic", "name": "i0_rs2_depend_i0_wb"},
    {"type": "logic", "name": "i0_rs2_depend_i1_e1"},
    {"type": "logic", "name": "i0_rs2_depend_i1_e2"},
    {"type": "logic", "name": "i0_rs2_depend_i1_e3"},
    {"type": "logic", "name": "i0_rs2_depend_i1_e4"},
    {"type": "logic", "name": "i0_rs2_depend_i1_wb"},
    {"type": "logic", "name": "i1_rs1_depend_i0_e1"},
    {"type": "logic", "name": "i1_rs1_depend_i0_e2"},
    {"type": "logic", "name": "i1_rs1_depend_i0_e3"},
    {"type": "logic", "name": "i1_rs1_depend_i0_e4"},
    {"type": "logic", "name": "i1_rs1_depend_i0_wb"},
    {"type": "logic", "name": "i1_rs1_depend_i1_e1"},
    {"type": "logic", "name": "i1_rs1_depend_i1_e2"},
    {"type": "logic", "name": "i1_rs1_depend_i1_e3"},
    {"type": "logic", "name": "i1_rs1_depend_i1_e4"},
    {"type": "logic", "name": "i1_rs1_depend_i1_wb"},
    {"type": "logic", "name": "i1_rs2_depend_i0_e1"},
    {"type": "logic", "name": "i1_rs2_depend_i0_e2"},
    {"type": "logic", "name": "i1_rs2_depend_i0_e3"},
    {"type": "logic", "name": "i1_rs2_depend_i0_e4"},
    {"type": "logic", "name": "i1_rs2_depend_i0_wb"},
    {"type": "logic", "name": "i1_rs2_depend_i1_e1"},
    {"type": "logic", "name": "i1_rs2_depend_i1_e2"},
    {"type": "logic", "name": "i1_rs2_depend_i1_e3"},
    {"type": "logic", "name": "i1_rs2_depend_i1_e4"},
    {"type": "logic", "name": "i1_rs2_depend_i1_wb"},
    {"type": "logic", "name": "i1_rs1_depend_i0_d"},
    {"type": "logic", "name": "i1_rs2_depend_i0_d"},
    {"type": "logic", "name": "i0_secondary_d"},
    {"type": "logic", "name": "i1_secondary_d"},
    {"type": "logic", "name": "i0_secondary_block_d"},
    {"type": "logic", "name": "i1_secondary_block_d"},
    {"type": "logic", "name": "non_block_case_d"},
    {"type": "logic", "name": "i0_div_decode_d"},
    {"type": "logic", "name": "i0_result_e4_final"},
    {"type": "logic", "name": "i1_result_e4_final"},
    {"type": "logic", "name": "i0_load_block_d"},
    {"type": "logic", "name": "i0_mul_block_d"},
    {"type": "logic", "name": "i0_rs1_depth_d"},
    {"type": "logic", "name": "i0_rs2_depth_d"},
    {"type": "logic", "name": "i1_rs1_depth_d"},
    {"type": "logic", "name": "i1_rs2_depth_d"},
    {"type": "logic", "name": "i0_rs1_match_e1_e2"},
    {"type": "logic", "name": "i0_rs1_match_e1_e3"},
    {"type": "logic", "name": "i0_rs2_match_e1_e2"},
    {"type": "logic", "name": "i0_rs2_match_e1_e3"},
    {"type": "logic", "name": "i1_rs1_match_e1_e2"},
    {"type": "logic", "name": "i1_rs1_match_e1_e3"},
    {"type": "logic", "name": "i1_rs2_match_e1_e2"},
    {"type": "logic", "name": "i1_rs2_match_e1_e3"},
    {"type": "logic", "name": "i0_load_stall_d"},
    {"type": "logic", "name": "i1_load_stall_d"},
    {"type": "logic", "name": "i0_store_stall_d"},
    {"type": "logic", "name": "i1_store_stall_d"},
    {"type": "logic", "name": "i0_predict_nt"},
    {"type": "logic", "name": "i0_predict_t"},
    {"type": "logic", "name": "i1_predict_nt"},
    {"type": "logic", "name": "i1_predict_t"},
    {"type": "logic", "name": "i0_notbr_error"},
    {"type": "logic", "name": "i0_br_toffset_error"},
    {"type": "logic", "name": "i1_notbr_error"},
    {"type": "logic", "name": "i1_br_toffset_error"},
    {"type": "logic", "name": "i0_ret_error"},
    {"type": "logic", "name": "i1_ret_error"},
    {"type": "logic", "name": "i0_br_error"},
    {"type": "logic", "name": "i1_br_error"},
    {"type": "logic", "name": "i0_br_error_all"},
    {"type": "logic", "name": "i1_br_error_all"},
    {"type": "logic", "name": "i0_br_offset"},
    {"type": "logic", "name": "i1_br_offset"},
    {"type": "logic", "name": "freeze"},
    {"type": "logic", "name": "i0_pcall_imm"},
    {"type": "logic", "name": "i1_pcall_imm"},
    {"type": "logic", "name": "i0_pcall_12b_offset"},
    {"type": "logic", "name": "i1_pcall_12b_offset"},
    {"type": "logic", "name": "i0_pcall_raw"},
    {"type": "logic", "name": "i1_pcall_raw"},
    {"type": "logic", "name": "i0_pcall_case"},
    {"type": "logic", "name": "i1_pcall_case"},
    {"type": "logic", "name": "i0_pcall"},
    {"type": "logic", "name": "i1_pcall"},
    {"type": "logic", "name": "i0_pja_raw"},
    {"type": "logic", "name": "i1_pja_raw"},
    {"type": "logic", "name": "i0_pja_case"},
    {"type": "logic", "name": "i1_pja_case"},
    {"type": "logic", "name": "i0_pja"},
    {"type": "logic", "name": "i1_pja"},
    {"type": "logic", "name": "i0_pret_case"},
    {"type": "logic", "name": "i1_pret_case"},
    {"type": "logic", "name": "i0_pret_raw"},
    {"type": "logic", "name": "i0_pret"},
    {"type": "logic", "name": "i1_pret_raw"},
    {"type": "logic", "name": "i1_pret"},
    {"type": "logic", "name": "i0_jal"},
    {"type": "logic", "name": "i1_jal"},
    {"type": "logic", "name": "i0_predict_br"},
    {"type": "logic", "name": "i1_predict_br"},
    {"type": "logic", "name": "freeze_prior1"},
    {"type": "logic", "name": "freeze_prior2"},
    {"type": "logic", "name": "i0_result_e4_freeze"},
    {"type": "logic", "name": "i1_result_e4_freeze"},
    {"type": "logic", "name": "i0_result_wb_freeze"},
    {"type": "logic", "name": "i1_result_wb_freeze"},
    {"type": "logic", "name": "i1_result_wb_eff"},
    {"type": "logic", "name": "i0_result_wb_eff"},
    {"type": "logic", "name": "i1rs1_intra"},
    {"type": "logic", "name": "i1rs2_intra"},
    {"type": "logic", "name": "i1_rs1_intra_bypass"},
    {"type": "logic", "name": "i1_rs2_intra_bypass"},
    {"type": "logic", "name": "store_data_bypass_c1"},
    {"type": "logic", "name": "store_data_bypass_c2"},
    {"type": "logic", "name": "store_data_bypass_e4_c1"},
    {"type": "logic", "name": "store_data_bypass_e4_c2"},
    {"type": "logic", "name": "store_data_bypass_e4_c3"},
    {"type": "logic", "name": "store_data_bypass_i0_e2_c2"},
    {"type": "class_pkt_t", "name": "i0_rs1_class_d"},
    {"type": "class_pkt_t", "name": "i0_rs2_class_d"},
    {"type": "class_pkt_t", "name": "i1_rs1_class_d"},
    {"type": "class_pkt_t", "name": "i1_rs2_class_d"},
    {"type": "class_pkt_t", "name": "i0_dc"},
    {"type": "class_pkt_t", "name": "i0_e1c"},
    {"type": "class_pkt_t", "name": "i0_e2c"},
    {"type": "class_pkt_t", "name": "i0_e3c"},
    {"type": "class_pkt_t", "name": "i0_e4c"},
    {"type": "class_pkt_t", "name": "i0_wbc"},
    {"type": "class_pkt_t", "name": "i1_dc"},
    {"type": "class_pkt_t", "name": "i1_e1c"},
    {"type": "class_pkt_t", "name": "i1_e2c"},
    {"type": "class_pkt_t", "name": "i1_e3c"},
    {"type": "class_pkt_t", "name": "i1_e4c"},
    {"type": "class_pkt_t", "name": "i1_wbc"},
    {"type": "logic", "name": "i0_rs1_match_e1"},
    {"type": "logic", "name": "i0_rs1_match_e2"},
    {"type": "logic", "name": "i0_rs1_match_e3"},
    {"type": "logic", "name": "i1_rs1_match_e1"},
    {"type": "logic", "name": "i1_rs1_match_e2"},
    {"type": "logic", "name": "i1_rs1_match_e3"},
    {"type": "logic", "name": "i0_rs2_match_e1"},
    {"type": "logic", "name": "i0_rs2_match_e2"},
    {"type": "logic", "name": "i0_rs2_match_e3"},
    {"type": "logic", "name": "i1_rs2_match_e1"},
    {"type": "logic", "name": "i1_rs2_match_e2"},
    {"type": "logic", "name": "i1_rs2_match_e3"},
    {"type": "logic", "name": "i0_secondary_stall_d"},
    {"type": "logic", "name": "i0_ap_pc2"},
    {"type": "logic", "name": "i0_ap_pc4"},
    {"type": "logic", "name": "i1_ap_pc2"},
    {"type": "logic", "name": "i1_ap_pc4"},
    {"type": "logic", "name": "div_wen_wb"},
    {"type": "logic", "name": "i0_rd_en_d"},
    {"type": "logic", "name": "i1_rd_en_d"},
    {"type": "logic", "name": "i1_rd_d"},
    {"type": "logic", "name": "i0_rd_d"},
    {"type": "logic", "name": "load_ldst_bypass_c1"},
    {"type": "logic", "name": "load_mul_rs1_bypass_e1"},
    {"type": "logic", "name": "load_mul_rs2_bypass_e1"},
    {"type": "logic", "name": "leak1_i0_stall_in"},
    {"type": "logic", "name": "leak1_i0_stall"},
    {"type": "logic", "name": "leak1_i1_stall_in"},
    {"type": "logic", "name": "leak1_i1_stall"},
    {"type": "logic", "name": "leak1_mode"},
    {"type": "logic", "name": "i0_csr_write_only_d"},
    {"type": "logic", "name": "prior_inflight_e1e3"},
    {"type": "logic", "name": "prior_inflight_eff"},
    {"type": "logic", "name": "any_csr_d"},
    {"type": "logic", "name": "prior_csr_write"},
    {"type": "logic", "name": "i0_pipe_en"},
    {"type": "logic", "name": "i0_e1_ctl_en"},
    {"type": "logic", "name": "i0_e2_ctl_en"},
    {"type": "logic", "name": "i0_e3_ctl_en"},
    {"type": "logic", "name": "i0_e4_ctl_en"},
    {"type": "logic", "name": "i0_wb_ctl_en"},
    {"type": "logic", "name": "i0_e1_data_en"},
    {"type": "logic", "name": "i0_e2_data_en"},
    {"type": "logic", "name": "i0_e3_data_en"},
    {"type": "logic", "name": "i0_e4_data_en"},
    {"type": "logic", "name": "i0_wb_data_en"},
    {"type": "logic", "name": "i0_wb1_data_en"},
    {"type": "logic", "name": "i1_pipe_en"},
    {"type": "logic", "name": "i1_e1_ctl_en"},
    {"type": "logic", "name": "i1_e2_ctl_en"},
    {"type": "logic", "name": "i1_e3_ctl_en"},
    {"type": "logic", "name": "i1_e4_ctl_en"},
    {"type": "logic", "name": "i1_wb_ctl_en"},
    {"type": "logic", "name": "i1_e1_data_en"},
    {"type": "logic", "name": "i1_e2_data_en"},
    {"type": "logic", "name": "i1_e3_data_en"},
    {"type": "logic", "name": "i1_e4_data_en"},
    {"type": "logic", "name": "i1_wb_data_en"},
    {"type": "logic", "name": "i1_wb1_data_en"},
    {"type": "logic", "name": "debug_fence_i"},
    {"type": "logic", "name": "debug_fence"},
    {"type": "logic", "name": "i0_csr_write"},
    {"type": "logic", "name": "presync_stall"},
    {"type": "logic", "name": "i0_instr_error"},
    {"type": "logic", "name": "i0_icaf_d"},
    {"type": "logic", "name": "i1_icaf_d"},
    {"type": "logic", "name": "i0_not_alu_eff"},
    {"type": "logic", "name": "i1_not_alu_eff"},
    {"type": "logic", "name": "disable_secondary"},
    {"type": "logic", "name": "clear_pause"},
    {"type": "logic", "name": "pause_state_in"},
    {"type": "logic", "name": "pause_state"},
    {"type": "logic", "name": "pause_stall"},
    {"type": "logic", "name": "i1_pc_wb"},
    {"type": "logic", "name": "i0_brp_valid"},
    {"type": "logic", "name": "nonblock_load_cancel"},
    {"type": "logic", "name": "lsu_idle"},
    {"type": "logic", "name": "csr_read_e1"},
    {"type": "logic", "name": "i0_block_d"},
    {"type": "logic", "name": "i1_block_d"},
    {"type": "logic", "name": "ps_stall_in"},
    {"type": "logic", "name": "freeze_after_unfreeze1"},
    {"type": "logic", "name": "freeze_after_unfreeze2"},
    {"type": "logic", "name": "unfreeze_cycle1"},
    {"type": "logic", "name": "unfreeze_cycle2"},
    {"type": "logic", "name": "tlu_wr_pause_wb1"},
    {"type": "logic", "name": "tlu_wr_pause_wb2"},
    {"type": "logic", "name": "NBLOAD_SIZE"},
    {"type": "logic", "name": "NBLOAD_SIZE_MSB"},
    {"type": "logic", "name": "NBLOAD_TAG_MSB"},
    {"type": "logic", "name": "cam_write"},
    {"type": "logic", "name": "cam_inv_reset"},
    {"type": "logic", "name": "cam_data_reset"},
    {"type": "logic", "name": "cam_write_tag"},
    {"type": "logic", "name": "cam_inv_reset_tag"},
    {"type": "logic", "name": "cam_data_reset_tag"},
    {"type": "logic", "name": "cam_wen"},
    {"type": "logic", "name": "load_data_tag"},
    {"type": "logic", "name": "nonblock_load_write"},
    {"type": "", "name": "cam"},
    {"type": "", "name": "cam_in"},
    {"type": "logic", "name": "nonblock_load_rd"},
    {"type": "logic", "name": "i1_nonblock_load_stall"},
    {"type": "logic", "name": "i0_nonblock_load_stall"},
    {"type": "logic", "name": "i1_nonblock_boundary_stall"},
    {"type": "logic", "name": "i0_nonblock_boundary_stall"},
    {"type": "logic", "name": "i0_depend_load_e1_d"},
    {"type": "logic", "name": "i0_depend_load_e2_d"},
    {"type": "logic", "name": "i1_depend_load_e1_d"},
    {"type": "logic", "name": "i1_depend_load_e2_d"},
    {"type": "logic", "name": "depend_load_e1_d"},
    {"type": "logic", "name": "depend_load_e2_d"},
    {"type": "logic", "name": "depend_load_same_cycle_d"},
    {"type": "logic", "name": "depend_load_e2_e1"},
    {"type": "logic", "name": "depend_load_same_cycle_e1"},
    {"type": "logic", "name": "depend_load_same_cycle_e2"},
    {"type": "logic", "name": "nonblock_load_valid_dc4"},
    {"type": "logic", "name": "nonblock_load_valid_wb"},
    {"type": "logic", "name": "i0_load_kill_wen"},
    {"type": "logic", "name": "i1_load_kill_wen"},
    {"type": "logic", "name": "found"},
    {"type": "logic", "name": "cam_reset_same_dest_wb"},
    {"type": "logic", "name": "cam_inv_reset_val"},
    {"type": "logic", "name": "cam_data_reset_val"},
    {"type": "logic", "name": "i1_wen_wb"},
    {"type": "logic", "name": "i0_wen_wb"},
    {"type": "inst_t", "name": "i0_itype"},
    {"type": "inst_t", "name": "i1_itype"},
    {"type": "logic", "name": "csr_read"},
    {"type": "logic", "name": "csr_write"},
    {"type": "logic", "name": "i0_br_unpred"},
    {"type": "logic", "name": "i1_br_unpred"},
    {"type": "logic", "name": "debug_fence_raw"},
    {"type": "logic", "name": "freeze_before"},
    {"type": "logic", "name": "freeze_e3"},
    {"type": "logic", "name": "freeze_e4"},
    {"type": "logic", "name": "e4t_i0trigger"},
    {"type": "logic", "name": "e4t_i1trigger"},
    {"type": "logic", "name": "e4d_i0load"},
    {"type": "logic", "name": "div_waddr_wb"},
    {"type": "logic", "name": "last_br_immed_e1"},
    {"type": "logic", "name": "last_br_immed_e2"},
    {"type": "logic", "name": "i0_inst_d"},
    {"type": "logic", "name": "i1_inst_d"},
    {"type": "logic", "name": "i0_inst_e1"},
    {"type": "logic", "name": "i1_inst_e1"},
    {"type": "logic", "name": "i0_inst_e2"},
    {"type": "logic", "name": "i1_inst_e2"},
    {"type": "logic", "name": "i0_inst_e3"},
    {"type": "logic", "name": "i1_inst_e3"},
    {"type": "logic", "name": "i0_inst_e4"},
    {"type": "logic", "name": "i1_inst_e4"},
    {"type": "logic", "name": "i0_inst_wb"},
    {"type": "logic", "name": "i1_inst_wb"},
    {"type": "logic", "name": "i0_inst_wb1"},
    {"type": "logic", "name": "i1_inst_wb1"},
    {"type": "logic", "name": "div_inst"},
    {"type": "logic", "name": "i0_pc_wb"},
    {"type": "logic", "name": "i0_pc_wb1"},
    {"type": "logic", "name": "i1_pc_wb1"},
    {"type": "logic", "name": "last_pc_e2"},
    {"type": "reg_pkt_t", "name": "i0r"},
    {"type": "reg_pkt_t", "name": "i1r"},
    {"type": "trap_pkt_t", "name": "dt"},
    {"type": "trap_pkt_t", "name": "e1t_in"},
    {"type": "trap_pkt_t", "name": "e1t"},
    {"type": "trap_pkt_t", "name": "e2t_in"},
    {"type": "trap_pkt_t", "name": "e2t"},
    {"type": "trap_pkt_t", "name": "e3t_in"},
    {"type": "trap_pkt_t", "name": "e3t"},
    {"type": "trap_pkt_t", "name": "e4t"},
    {"type": "class_pkt_t", "name": "i0_e4c_in"},
    {"type": "class_pkt_t", "name": "i1_e4c_in"},
    {"type": "dest_pkt_t", "name": "dd"},
    {"type": "dest_pkt_t", "name": "e1d"},
    {"type": "dest_pkt_t", "name": "e2d"},
    {"type": "dest_pkt_t", "name": "e3d"},
    {"type": "dest_pkt_t", "name": "e4d"},
    {"type": "dest_pkt_t", "name": "wbd"},
    {"type": "dest_pkt_t", "name": "e1d_in"},
    {"type": "dest_pkt_t", "name": "e2d_in"},
    {"type": "dest_pkt_t", "name": "e3d_in"},
    {"type": "dest_pkt_t", "name": "e4d_in"},
    {"type": "int", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"}
  ], "instances": [
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "cam_ff", "defName": "rvdff__Wa", "origName": "cam_ff"},
    {"name": "e1loadff", "defName": "rvdffs__W2", "origName": "e1loadff"},
    {"name": "e2loadff", "defName": "rvdffs", "origName": "e2loadff"},
    {"name": "e4nbloadff", "defName": "rvdffs", "origName": "e4nbloadff"},
    {"name": "wbnbloadff", "defName": "rvdffs", "origName": "wbnbloadff"},
    {"name": "i0_dec", "defName": "dec_dec_ctl", "origName": "i0_dec"},
    {"name": "i1_dec", "defName": "dec_dec_ctl", "origName": "i1_dec"},
    {"name": "lsu_idle_ff", "defName": "rvdff", "origName": "lsu_idle_ff"},
    {"name": "leak1_i1_stall_ff", "defName": "rvdff", "origName": "leak1_i1_stall_ff"},
    {"name": "leak1_i0_stall_ff", "defName": "rvdff", "origName": "leak1_i0_stall_ff"},
    {"name": "csrmiscff", "defName": "rvdffs__W5", "origName": "csrmiscff"},
    {"name": "csr_data_e1ff", "defName": "rvdffe__W25", "origName": "csr_data_e1ff"},
    {"name": "pause_state_f", "defName": "rvdff", "origName": "pause_state_f"},
    {"name": "pause_state_wb_ff", "defName": "rvdff__W2", "origName": "pause_state_wb_ff"},
    {"name": "write_csr_ff", "defName": "rvdffe__W20", "origName": "write_csr_ff"},
    {"name": "illegal_any_ff", "defName": "rvdffe__W20", "origName": "illegal_any_ff"},
    {"name": "illegal_lockout_any_ff", "defName": "rvdffs", "origName": "illegal_lockout_any_ff"},
    {"name": "postsync_stallff", "defName": "rvdffs", "origName": "postsync_stallff"},
    {"name": "flushff", "defName": "rvdffs__W2", "origName": "flushff"},
    {"name": "freezeff", "defName": "rvdff__W2", "origName": "freezeff"},
    {"name": "freeze_i0_e4ff", "defName": "rvdffe__W20", "origName": "freeze_i0_e4ff"},
    {"name": "freeze_i1_e4ff", "defName": "rvdffe__W20", "origName": "freeze_i1_e4ff"},
    {"name": "freeze_i0_wbff", "defName": "rvdffe__W20", "origName": "freeze_i0_wbff"},
    {"name": "freeze_i1_wbff", "defName": "rvdffe__W20", "origName": "freeze_i1_wbff"},
    {"name": "trap_e1ff", "defName": "rvdffe__W1a", "origName": "trap_e1ff"},
    {"name": "trap_e2ff", "defName": "rvdffe__W1a", "origName": "trap_e2ff"},
    {"name": "trap_e3ff", "defName": "rvdffe__W1a", "origName": "trap_e3ff"},
    {"name": "trap_e4ff", "defName": "rvdffe__W1a", "origName": "trap_e4ff"},
    {"name": "freeze_before_ff", "defName": "rvdff", "origName": "freeze_before_ff"},
    {"name": "freeze_e4_ff", "defName": "rvdff", "origName": "freeze_e4_ff"},
    {"name": "e4_trigger_ff", "defName": "rvdffe__W9", "origName": "e4_trigger_ff"},
    {"name": "i0_e1c_ff", "defName": "rvdffs__W4", "origName": "i0_e1c_ff"},
    {"name": "i0_e2c_ff", "defName": "rvdffs__W4", "origName": "i0_e2c_ff"},
    {"name": "i0_e3c_ff", "defName": "rvdffs__W4", "origName": "i0_e3c_ff"},
    {"name": "i0_e4c_ff", "defName": "rvdffs__W4", "origName": "i0_e4c_ff"},
    {"name": "i0_wbc_ff", "defName": "rvdffs__W4", "origName": "i0_wbc_ff"},
    {"name": "i1_e1c_ff", "defName": "rvdffs__W4", "origName": "i1_e1c_ff"},
    {"name": "i1_e2c_ff", "defName": "rvdffs__W4", "origName": "i1_e2c_ff"},
    {"name": "i1_e3c_ff", "defName": "rvdffs__W4", "origName": "i1_e3c_ff"},
    {"name": "i1_e4c_ff", "defName": "rvdffs__W4", "origName": "i1_e4c_ff"},
    {"name": "i1_wbc_ff", "defName": "rvdffs__W4", "origName": "i1_wbc_ff"},
    {"name": "i0cg0ff", "defName": "rvdffs__W3", "origName": "i0cg0ff"},
    {"name": "i0cg1ff", "defName": "rvdff__W2", "origName": "i0cg1ff"},
    {"name": "i1cg0ff", "defName": "rvdffs__W3", "origName": "i1cg0ff"},
    {"name": "i1cg1ff", "defName": "rvdff__W2", "origName": "i1cg1ff"},
    {"name": "e1ff", "defName": "rvdffe__W43", "origName": "e1ff"},
    {"name": "e2ff", "defName": "rvdffe__W43", "origName": "e2ff"},
    {"name": "e3ff", "defName": "rvdffe__W43", "origName": "e3ff"},
    {"name": "e4ff", "defName": "rvdffe__W43", "origName": "e4ff"},
    {"name": "wbff", "defName": "rvdffe__W43", "origName": "wbff"},
    {"name": "divstallff", "defName": "rvdff", "origName": "divstallff"},
    {"name": "divpcff", "defName": "rvdffe__W1f", "origName": "divpcff"},
    {"name": "divtriggerff", "defName": "rvdffs__W4", "origName": "divtriggerff"},
    {"name": "divwbaddrff", "defName": "rvdffs__W5", "origName": "divwbaddrff"},
    {"name": "divwbff", "defName": "rvdff", "origName": "divwbff"},
    {"name": "i0e2resultff", "defName": "rvdffe__W20", "origName": "i0e2resultff"},
    {"name": "i1e2resultff", "defName": "rvdffe__W20", "origName": "i1e2resultff"},
    {"name": "i0e3resultff", "defName": "rvdffe__W20", "origName": "i0e3resultff"},
    {"name": "i1e3resultff", "defName": "rvdffe__W20", "origName": "i1e3resultff"},
    {"name": "i0e4resultff", "defName": "rvdffe__W20", "origName": "i0e4resultff"},
    {"name": "i1e4resultff", "defName": "rvdffe__W20", "origName": "i1e4resultff"},
    {"name": "i0wbresultff", "defName": "rvdffe__W20", "origName": "i0wbresultff"},
    {"name": "i1wbresultff", "defName": "rvdffe__W20", "origName": "i1wbresultff"},
    {"name": "e1brpcff", "defName": "rvdffe__Wc", "origName": "e1brpcff"},
    {"name": "e2brpcff", "defName": "rvdffe__Wc", "origName": "e2brpcff"},
    {"name": "divinstff", "defName": "rvdffe__W20", "origName": "divinstff"},
    {"name": "i0e1instff", "defName": "rvdffe__W20", "origName": "i0e1instff"},
    {"name": "i0e2instff", "defName": "rvdffe__W20", "origName": "i0e2instff"},
    {"name": "i0e3instff", "defName": "rvdffe__W20", "origName": "i0e3instff"},
    {"name": "i0e4instff", "defName": "rvdffe__W20", "origName": "i0e4instff"},
    {"name": "i0wbinstff", "defName": "rvdffe__W20", "origName": "i0wbinstff"},
    {"name": "i0wb1instff", "defName": "rvdffe__W20", "origName": "i0wb1instff"},
    {"name": "i1e1instff", "defName": "rvdffe__W20", "origName": "i1e1instff"},
    {"name": "i1e2instff", "defName": "rvdffe__W20", "origName": "i1e2instff"},
    {"name": "i1e3instff", "defName": "rvdffe__W20", "origName": "i1e3instff"},
    {"name": "i1e4instff", "defName": "rvdffe__W20", "origName": "i1e4instff"},
    {"name": "i1wbinstff", "defName": "rvdffe__W20", "origName": "i1wbinstff"},
    {"name": "i1wb1instff", "defName": "rvdffe__W20", "origName": "i1wb1instff"},
    {"name": "i0wbpcff", "defName": "rvdffe__W1f", "origName": "i0wbpcff"},
    {"name": "i0wb1pcff", "defName": "rvdffe__W1f", "origName": "i0wb1pcff"},
    {"name": "i1wb1pcff", "defName": "rvdffe__W1f", "origName": "i1wb1pcff"},
    {"name": "i0e2pcff", "defName": "rvdffe__W1f", "origName": "i0e2pcff"},
    {"name": "i0e3pcff", "defName": "rvdffe__W1f", "origName": "i0e3pcff"},
    {"name": "i0e4pcff", "defName": "rvdffe__W1f", "origName": "i0e4pcff"},
    {"name": "i1e2pcff", "defName": "rvdffe__W1f", "origName": "i1e2pcff"},
    {"name": "i1e3pcff", "defName": "rvdffe__W1f", "origName": "i1e3pcff"},
    {"name": "i1e4pcff", "defName": "rvdffe__W1f", "origName": "i1e4pcff"},
    {"name": "ibradder_correct", "defName": "rvbradder", "origName": "ibradder_correct"},
    {"name": "i1wbpcff", "defName": "rvdffe__W1f", "origName": "i1wbpcff"}
  ]},
  {"name": "dec_gpr_ctl__GB1", "origName": "dec_gpr_ctl", "vars": [
    {"type": "logic", "name": "GPR_BANKS"},
    {"type": "logic", "name": "GPR_BANKS_LOG2"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "raddr0", "dir": "input"},
    {"type": "logic", "name": "raddr1", "dir": "input"},
    {"type": "logic", "name": "raddr2", "dir": "input"},
    {"type": "logic", "name": "raddr3", "dir": "input"},
    {"type": "logic", "name": "rden0", "dir": "input"},
    {"type": "logic", "name": "rden1", "dir": "input"},
    {"type": "logic", "name": "rden2", "dir": "input"},
    {"type": "logic", "name": "rden3", "dir": "input"},
    {"type": "logic", "name": "waddr0", "dir": "input"},
    {"type": "logic", "name": "waddr1", "dir": "input"},
    {"type": "logic", "name": "waddr2", "dir": "input"},
    {"type": "logic", "name": "wen0", "dir": "input"},
    {"type": "logic", "name": "wen1", "dir": "input"},
    {"type": "logic", "name": "wen2", "dir": "input"},
    {"type": "logic", "name": "wd0", "dir": "input"},
    {"type": "logic", "name": "wd1", "dir": "input"},
    {"type": "logic", "name": "wd2", "dir": "input"},
    {"type": "logic", "name": "wen_bank_id", "dir": "input"},
    {"type": "logic", "name": "wr_bank_id", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "rd0", "dir": "output"},
    {"type": "logic", "name": "rd1", "dir": "output"},
    {"type": "logic", "name": "rd2", "dir": "output"},
    {"type": "logic", "name": "rd3", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "", "name": "gpr_out"},
    {"type": "", "name": "gpr_in"},
    {"type": "logic", "name": "w0v"},
    {"type": "logic", "name": "w1v"},
    {"type": "logic", "name": "w2v"},
    {"type": "logic", "name": "gpr_wr_en"},
    {"type": "", "name": "gpr_bank_wr_en"},
    {"type": "logic", "name": "gpr_bank_id"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "j"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "j"},
    {"type": "int", "name": "j"}
  ], "instances": [
    {"name": "bankid_ff", "defName": "rvdffs", "origName": "bankid_ff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"},
    {"name": "gprff", "defName": "rvdffe__W20", "origName": "gprff"}
  ]},
  {"name": "dec_ib_ctl", "origName": "dec_ib_ctl", "vars": [
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_valid", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_write", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_type", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_size", "dir": "input"},
    {"type": "logic", "name": "dbg_cmd_addr", "dir": "input"},
    {"type": "logic", "name": "exu_flush_final", "dir": "input"},
    {"type": "logic", "name": "dec_ib0_valid_eff_d", "dir": "input"},
    {"type": "logic", "name": "dec_ib1_valid_eff_d", "dir": "input"},
    {"type": "br_pkt_t", "name": "i0_brp", "dir": "input"},
    {"type": "br_pkt_t", "name": "i1_brp", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_pc4", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_pc4", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_valid", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_valid", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_icaf", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_icaf", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_icaf_second", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_icaf_second", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_perr", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_perr", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_sbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_sbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_dbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_dbecc", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_instr", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_instr", "dir": "input"},
    {"type": "logic", "name": "ifu_i0_pc", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_pc", "dir": "input"},
    {"type": "logic", "name": "dec_i0_decode_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_decode_d", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "dec_ib3_valid_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib2_valid_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib1_valid_d", "dir": "output"},
    {"type": "logic", "name": "dec_ib0_valid_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_instr_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_instr_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_pc4_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_pc4_d", "dir": "output"},
    {"type": "br_pkt_t", "name": "dec_i0_brp", "dir": "output"},
    {"type": "br_pkt_t", "name": "dec_i1_brp", "dir": "output"},
    {"type": "logic", "name": "dec_i0_icaf_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_icaf_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_icaf_second_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_perr_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_perr_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_sbecc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_sbecc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i0_dbecc_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_dbecc_d", "dir": "output"},
    {"type": "logic", "name": "dec_debug_wdata_rs1_d", "dir": "output"},
    {"type": "logic", "name": "dec_debug_fence_d", "dir": "output"},
    {"type": "logic", "name": "ifu_i0_cinst", "dir": "input"},
    {"type": "logic", "name": "ifu_i1_cinst", "dir": "input"},
    {"type": "logic", "name": "dec_i0_cinst_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_cinst_d", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "flush_final"},
    {"type": "logic", "name": "ibval_in"},
    {"type": "logic", "name": "ibval"},
    {"type": "logic", "name": "ib3_in"},
    {"type": "logic", "name": "ib2_in"},
    {"type": "logic", "name": "ib1_in"},
    {"type": "logic", "name": "ib0_in"},
    {"type": "logic", "name": "ib3"},
    {"type": "logic", "name": "ib2"},
    {"type": "logic", "name": "ib1"},
    {"type": "logic", "name": "ib0"},
    {"type": "logic", "name": "pc3_in"},
    {"type": "logic", "name": "pc2_in"},
    {"type": "logic", "name": "pc1_in"},
    {"type": "logic", "name": "pc0_in"},
    {"type": "logic", "name": "pc3"},
    {"type": "logic", "name": "pc2"},
    {"type": "logic", "name": "pc1"},
    {"type": "logic", "name": "pc0"},
    {"type": "logic", "name": "cinst3_in"},
    {"type": "logic", "name": "cinst2_in"},
    {"type": "logic", "name": "cinst1_in"},
    {"type": "logic", "name": "cinst0_in"},
    {"type": "logic", "name": "cinst3"},
    {"type": "logic", "name": "cinst2"},
    {"type": "logic", "name": "cinst1"},
    {"type": "logic", "name": "cinst0"},
    {"type": "logic", "name": "write_i1_ib3"},
    {"type": "logic", "name": "write_i0_ib3"},
    {"type": "logic", "name": "write_i1_ib2"},
    {"type": "logic", "name": "write_i0_ib2"},
    {"type": "logic", "name": "write_i1_ib1"},
    {"type": "logic", "name": "write_i0_ib1"},
    {"type": "logic", "name": "write_i0_ib0"},
    {"type": "logic", "name": "shift2"},
    {"type": "logic", "name": "shift1"},
    {"type": "logic", "name": "shift0"},
    {"type": "logic", "name": "shift_ib1_ib0"},
    {"type": "logic", "name": "shift_ib2_ib1"},
    {"type": "logic", "name": "shift_ib3_ib2"},
    {"type": "logic", "name": "shift_ib2_ib0"},
    {"type": "logic", "name": "shift_ib3_ib1"},
    {"type": "logic", "name": "ifu_i0_val"},
    {"type": "logic", "name": "ifu_i1_val"},
    {"type": "logic", "name": "debug_valid"},
    {"type": "logic", "name": "dreg"},
    {"type": "logic", "name": "dcsr"},
    {"type": "logic", "name": "ib0_debug_in"},
    {"type": "logic", "name": "debug_read"},
    {"type": "logic", "name": "debug_write"},
    {"type": "logic", "name": "debug_read_gpr"},
    {"type": "logic", "name": "debug_write_gpr"},
    {"type": "logic", "name": "debug_read_csr"},
    {"type": "logic", "name": "debug_write_csr"},
    {"type": "logic", "name": "ibvalid"},
    {"type": "logic", "name": "i0_wen"},
    {"type": "logic", "name": "i1_wen"},
    {"type": "logic", "name": "shift_ibval"},
    {"type": "logic", "name": "ibwrite"},
    {"type": "logic", "name": "ifu_i1_pcdata"},
    {"type": "logic", "name": "ifu_i0_pcdata"},
    {"type": "logic", "name": "bp3_in"},
    {"type": "logic", "name": "bp3"},
    {"type": "logic", "name": "bp2_in"},
    {"type": "logic", "name": "bp2"},
    {"type": "logic", "name": "bp1_in"},
    {"type": "logic", "name": "bp1"},
    {"type": "logic", "name": "bp0_in"},
    {"type": "logic", "name": "bp0"},
    {"type": "logic", "name": "debug_fence_in"}
  ], "instances": [
    {"name": "flush_upperff", "defName": "rvdff", "origName": "flush_upperff"},
    {"name": "ibvalff", "defName": "rvdff__W4", "origName": "ibvalff"},
    {"name": "cinst3ff", "defName": "rvdffe__W10", "origName": "cinst3ff"},
    {"name": "cinst2ff", "defName": "rvdffe__W10", "origName": "cinst2ff"},
    {"name": "cinst1ff", "defName": "rvdffe__W10", "origName": "cinst1ff"},
    {"name": "cinst0ff", "defName": "rvdffe__W10", "origName": "cinst0ff"},
    {"name": "pc3ff", "defName": "rvdffe__W25", "origName": "pc3ff"},
    {"name": "pc2ff", "defName": "rvdffe__W25", "origName": "pc2ff"},
    {"name": "pc1ff", "defName": "rvdffe__W25", "origName": "pc1ff"},
    {"name": "pc0ff", "defName": "rvdffe__W25", "origName": "pc0ff"},
    {"name": "bp3ff", "defName": "rvdffe__W44", "origName": "bp3ff"},
    {"name": "bp2ff", "defName": "rvdffe__W44", "origName": "bp2ff"},
    {"name": "bp1ff", "defName": "rvdffe__W44", "origName": "bp1ff"},
    {"name": "bp0ff", "defName": "rvdffe__W44", "origName": "bp0ff"},
    {"name": "ib3ff", "defName": "rvdffe__W20", "origName": "ib3ff"},
    {"name": "ib2ff", "defName": "rvdffe__W20", "origName": "ib2ff"},
    {"name": "ib1ff", "defName": "rvdffe__W20", "origName": "ib1ff"},
    {"name": "debug_wdata_rs1ff", "defName": "rvdff", "origName": "debug_wdata_rs1ff"},
    {"name": "debug_fence_ff", "defName": "rvdff", "origName": "debug_fence_ff"},
    {"name": "ib0ff", "defName": "rvdffe__W20", "origName": "ib0ff"}
  ]},
  {"name": "dec_tlu_ctl", "origName": "dec_tlu_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "rst_vec", "dir": "input"},
    {"type": "logic", "name": "nmi_int", "dir": "input"},
    {"type": "logic", "name": "nmi_vec", "dir": "input"},
    {"type": "logic", "name": "i_cpu_halt_req", "dir": "input"},
    {"type": "logic", "name": "i_cpu_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_halt_req", "dir": "input"},
    {"type": "logic", "name": "mpc_debug_run_req", "dir": "input"},
    {"type": "logic", "name": "mpc_reset_run_req", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_instr_aligned", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_align_stall", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_fetch_stall", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_ic_miss", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_ic_hit", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_error", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_busy", "dir": "input"},
    {"type": "logic", "name": "ifu_pmu_bus_trxn", "dir": "input"},
    {"type": "logic", "name": "dec_pmu_instr_decoded", "dir": "input"},
    {"type": "logic", "name": "dec_pmu_decode_stall", "dir": "input"},
    {"type": "logic", "name": "dec_pmu_presync_stall", "dir": "input"},
    {"type": "logic", "name": "dec_pmu_postsync_stall", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_store_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "dma_iccm_stall_any", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i0_br_misp", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i0_br_ataken", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i0_pc4", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_br_misp", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_br_ataken", "dir": "input"},
    {"type": "logic", "name": "exu_pmu_i1_pc4", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_error", "dir": "input"},
    {"type": "logic", "name": "lsu_pmu_bus_busy", "dir": "input"},
    {"type": "logic", "name": "dma_mem_dccm_req", "dir": "input"},
    {"type": "logic", "name": "iccm_dma_sb_error", "dir": "input"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_single_ecc_error_incr", "dir": "input"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_pause_state", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any", "dir": "input"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_external_ints_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wen_unq_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_any_unq_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wen_wb", "dir": "input"},
    {"type": "logic", "name": "dec_csr_rdaddr_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wraddr_wb", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wrdata_wb", "dir": "input"},
    {"type": "logic", "name": "dec_csr_stall_int_ff", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i0_valid_e4", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i1_valid_e4", "dir": "input"},
    {"type": "logic", "name": "dec_i0_load_e4", "dir": "input"},
    {"type": "logic", "name": "dec_fence_pending", "dir": "input"},
    {"type": "logic", "name": "exu_npc_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_lower_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_lower_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_flush_path_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_flush_path_e4", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i0_pc_e4", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_i1_pc_e4", "dir": "input"},
    {"type": "trap_pkt_t", "name": "dec_tlu_packet_e4", "dir": "input"},
    {"type": "logic", "name": "dec_illegal_inst", "dir": "input"},
    {"type": "logic", "name": "dec_i0_decode_d", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_index_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_hist_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_bank_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_start_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_valid_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_mp_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_middle_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_fghr_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_index_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_hist_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_bank_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_start_error_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_valid_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_mp_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_middle_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_fghr_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i1_br_way_e4", "dir": "input"},
    {"type": "logic", "name": "exu_i0_br_way_e4", "dir": "input"},
    {"type": "logic", "name": "dec_dbg_cmd_done", "dir": "output"},
    {"type": "logic", "name": "dec_dbg_cmd_fail", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_noredir_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mpc_halted_only", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dbg_halted", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_debug_mode", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_resume_ack", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_debug_stall", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_leak_one_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_err_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_stall_dma", "dir": "output"},
    {"type": "logic", "name": "dbg_halt_req", "dir": "input"},
    {"type": "logic", "name": "dbg_resume_req", "dir": "input"},
    {"type": "logic", "name": "ifu_miss_state_idle", "dir": "input"},
    {"type": "logic", "name": "lsu_halt_idle_any", "dir": "input"},
    {"type": "port", "name": "trigger_pkt_any", "dir": "output"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data", "dir": "input"},
    {"type": "logic", "name": "ifu_ic_debug_rd_data_valid", "dir": "input"},
    {"type": "cache_debug_pkt_t", "name": "dec_tlu_ic_diag_pkt", "dir": "output"},
    {"type": "logic", "name": "pic_claimid", "dir": "input"},
    {"type": "logic", "name": "pic_pl", "dir": "input"},
    {"type": "logic", "name": "mhwakeup", "dir": "input"},
    {"type": "logic", "name": "mexintpend", "dir": "input"},
    {"type": "logic", "name": "timer_int", "dir": "input"},
    {"type": "logic", "name": "o_cpu_halt_status", "dir": "output"},
    {"type": "logic", "name": "o_cpu_halt_ack", "dir": "output"},
    {"type": "logic", "name": "o_cpu_run_ack", "dir": "output"},
    {"type": "logic", "name": "o_debug_mode_status", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_halt_ack", "dir": "output"},
    {"type": "logic", "name": "mpc_debug_run_ack", "dir": "output"},
    {"type": "logic", "name": "debug_brkpt_status", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_meicurpl", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_meipt", "dir": "output"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br0_wb_pkt", "dir": "output"},
    {"type": "br_tlu_pkt_t", "name": "dec_tlu_br1_wb_pkt", "dir": "output"},
    {"type": "logic", "name": "dec_csr_rddata_d", "dir": "output"},
    {"type": "logic", "name": "dec_csr_legal_d", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_kill_writeb_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_kill_writeb_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_lower_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_path_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_fence_i_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_presync_d", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_postsync_d", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_cancel_e4", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_wr_pause_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_flush_pause_wb", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt0", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt2", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_perfcnt3", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_valid_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_valid_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i0_exc_valid_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_i1_exc_valid_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_int_valid_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_exc_cause_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mtval_wb1", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dual_issue_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_sec_alu_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_non_blocking_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_fast_div_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_bpred_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_pipelining_disable", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dma_qos_prty", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_misc_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dec_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_exu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_ifu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_lsu_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_bus_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_pic_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_dccm_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_icm_clk_override", "dir": "output"},
    {"type": "logic", "name": "dec_csr_wen_wb_mod"},
    {"type": "logic", "name": "clk_override"},
    {"type": "logic", "name": "e4e5_int_clk"},
    {"type": "logic", "name": "nmi_lsu_load_type"},
    {"type": "logic", "name": "nmi_lsu_store_type"},
    {"type": "logic", "name": "nmi_int_detected_f"},
    {"type": "logic", "name": "nmi_lsu_load_type_f"},
    {"type": "logic", "name": "nmi_lsu_store_type_f"},
    {"type": "logic", "name": "allow_dbg_halt_csr_write"},
    {"type": "logic", "name": "dbg_cmd_done_ns"},
    {"type": "logic", "name": "i_cpu_run_req_d1_raw"},
    {"type": "logic", "name": "debug_mode_status"},
    {"type": "logic", "name": "lsu_single_ecc_error_wb"},
    {"type": "logic", "name": "i0_mp_e4"},
    {"type": "logic", "name": "i1_mp_e4"},
    {"type": "logic", "name": "sel_npc_e4"},
    {"type": "logic", "name": "sel_npc_wb"},
    {"type": "logic", "name": "ce_int"},
    {"type": "logic", "name": "mtval_capture_lsu_wb"},
    {"type": "logic", "name": "wr_mdeau_wb"},
    {"type": "logic", "name": "micect_cout_nc"},
    {"type": "logic", "name": "miccmect_cout_nc"},
    {"type": "logic", "name": "mdccmect_cout_nc"},
    {"type": "logic", "name": "nmi_in_debug_mode"},
    {"type": "logic", "name": "dpc_capture_npc"},
    {"type": "logic", "name": "dpc_capture_pc"},
    {"type": "logic", "name": "tdata_load"},
    {"type": "logic", "name": "tdata_opcode"},
    {"type": "logic", "name": "tdata_action"},
    {"type": "logic", "name": "perfcnt_halted"},
    {"type": "logic", "name": "tdata_chain"},
    {"type": "logic", "name": "tdata_kill_write"},
    {"type": "logic", "name": "reset_delayed"},
    {"type": "logic", "name": "reset_detect"},
    {"type": "logic", "name": "reset_detected"},
    {"type": "logic", "name": "wr_mstatus_wb"},
    {"type": "logic", "name": "wr_mtvec_wb"},
    {"type": "logic", "name": "wr_mie_wb"},
    {"type": "logic", "name": "wr_mcyclel_wb"},
    {"type": "logic", "name": "wr_mcycleh_wb"},
    {"type": "logic", "name": "wr_minstretl_wb"},
    {"type": "logic", "name": "wr_minstreth_wb"},
    {"type": "logic", "name": "wr_mscratch_wb"},
    {"type": "logic", "name": "wr_mepc_wb"},
    {"type": "logic", "name": "wr_mcause_wb"},
    {"type": "logic", "name": "wr_mtval_wb"},
    {"type": "logic", "name": "wr_mrac_wb"},
    {"type": "logic", "name": "wr_meihap_wb"},
    {"type": "logic", "name": "wr_meicurpl_wb"},
    {"type": "logic", "name": "wr_meipt_wb"},
    {"type": "logic", "name": "wr_dcsr_wb"},
    {"type": "logic", "name": "wr_dpc_wb"},
    {"type": "logic", "name": "wr_meicidpl_wb"},
    {"type": "logic", "name": "wr_meivt_wb"},
    {"type": "logic", "name": "wr_meicpct_wb"},
    {"type": "logic", "name": "wr_micect_wb"},
    {"type": "logic", "name": "wr_miccmect_wb"},
    {"type": "logic", "name": "wr_mdccmect_wb"},
    {"type": "logic", "name": "wr_mhpme3_wb"},
    {"type": "logic", "name": "wr_mhpme4_wb"},
    {"type": "logic", "name": "wr_mhpme5_wb"},
    {"type": "logic", "name": "wr_mhpme6_wb"},
    {"type": "logic", "name": "wr_mgpmc_wb"},
    {"type": "logic", "name": "mgpmc_b"},
    {"type": "logic", "name": "mgpmc"},
    {"type": "logic", "name": "wr_mtsel_wb"},
    {"type": "logic", "name": "wr_mtdata1_t0_wb"},
    {"type": "logic", "name": "wr_mtdata1_t1_wb"},
    {"type": "logic", "name": "wr_mtdata1_t2_wb"},
    {"type": "logic", "name": "wr_mtdata1_t3_wb"},
    {"type": "logic", "name": "wr_mtdata2_t0_wb"},
    {"type": "logic", "name": "wr_mtdata2_t1_wb"},
    {"type": "logic", "name": "wr_mtdata2_t2_wb"},
    {"type": "logic", "name": "wr_mtdata2_t3_wb"},
    {"type": "logic", "name": "mtdata2_t0"},
    {"type": "logic", "name": "mtdata2_t1"},
    {"type": "logic", "name": "mtdata2_t2"},
    {"type": "logic", "name": "mtdata2_t3"},
    {"type": "logic", "name": "mtdata2_tsel_out"},
    {"type": "logic", "name": "mtdata1_tsel_out"},
    {"type": "logic", "name": "mtdata1_t0_ns"},
    {"type": "logic", "name": "mtdata1_t0"},
    {"type": "logic", "name": "mtdata1_t1_ns"},
    {"type": "logic", "name": "mtdata1_t1"},
    {"type": "logic", "name": "mtdata1_t2_ns"},
    {"type": "logic", "name": "mtdata1_t2"},
    {"type": "logic", "name": "mtdata1_t3_ns"},
    {"type": "logic", "name": "mtdata1_t3"},
    {"type": "logic", "name": "tdata_wrdata_wb"},
    {"type": "logic", "name": "mtsel_ns"},
    {"type": "logic", "name": "mtsel"},
    {"type": "logic", "name": "tlu_i0_kill_writeb_e4"},
    {"type": "logic", "name": "tlu_i1_kill_writeb_e4"},
    {"type": "logic", "name": "mstatus_ns"},
    {"type": "logic", "name": "mstatus"},
    {"type": "logic", "name": "mstatus_mie_ns"},
    {"type": "logic", "name": "mtvec_ns"},
    {"type": "logic", "name": "mtvec"},
    {"type": "logic", "name": "dcsr_ns"},
    {"type": "logic", "name": "dcsr"},
    {"type": "logic", "name": "mip_ns"},
    {"type": "logic", "name": "mip"},
    {"type": "logic", "name": "mie_ns"},
    {"type": "logic", "name": "mie"},
    {"type": "logic", "name": "mcyclel_ns"},
    {"type": "logic", "name": "mcyclel"},
    {"type": "logic", "name": "mcycleh_ns"},
    {"type": "logic", "name": "mcycleh"},
    {"type": "logic", "name": "minstretl_ns"},
    {"type": "logic", "name": "minstretl"},
    {"type": "logic", "name": "minstreth_ns"},
    {"type": "logic", "name": "minstreth"},
    {"type": "logic", "name": "micect_ns"},
    {"type": "logic", "name": "micect"},
    {"type": "logic", "name": "miccmect_ns"},
    {"type": "logic", "name": "miccmect"},
    {"type": "logic", "name": "mdccmect_ns"},
    {"type": "logic", "name": "mdccmect"},
    {"type": "logic", "name": "micect_inc"},
    {"type": "logic", "name": "miccmect_inc"},
    {"type": "logic", "name": "mdccmect_inc"},
    {"type": "logic", "name": "mscratch"},
    {"type": "logic", "name": "mhpmc3"},
    {"type": "logic", "name": "mhpmc3_ns"},
    {"type": "logic", "name": "mhpmc4"},
    {"type": "logic", "name": "mhpmc4_ns"},
    {"type": "logic", "name": "mhpmc5"},
    {"type": "logic", "name": "mhpmc5_ns"},
    {"type": "logic", "name": "mhpmc6"},
    {"type": "logic", "name": "mhpmc6_ns"},
    {"type": "logic", "name": "mhpmc3h"},
    {"type": "logic", "name": "mhpmc3h_ns"},
    {"type": "logic", "name": "mhpmc4h"},
    {"type": "logic", "name": "mhpmc4h_ns"},
    {"type": "logic", "name": "mhpmc5h"},
    {"type": "logic", "name": "mhpmc5h_ns"},
    {"type": "logic", "name": "mhpmc6h"},
    {"type": "logic", "name": "mhpmc6h_ns"},
    {"type": "logic", "name": "mhpme3"},
    {"type": "logic", "name": "mhpme4"},
    {"type": "logic", "name": "mhpme5"},
    {"type": "logic", "name": "mhpme6"},
    {"type": "logic", "name": "mrac"},
    {"type": "logic", "name": "meihap"},
    {"type": "logic", "name": "meivt"},
    {"type": "logic", "name": "meicurpl_ns"},
    {"type": "logic", "name": "meicurpl"},
    {"type": "logic", "name": "meicidpl_ns"},
    {"type": "logic", "name": "meicidpl"},
    {"type": "logic", "name": "meipt_ns"},
    {"type": "logic", "name": "meipt"},
    {"type": "logic", "name": "mdseac"},
    {"type": "logic", "name": "mdseac_locked_ns"},
    {"type": "logic", "name": "mdseac_locked_f"},
    {"type": "logic", "name": "mdseac_en"},
    {"type": "logic", "name": "nmi_lsu_detected"},
    {"type": "logic", "name": "mepc_ns"},
    {"type": "logic", "name": "mepc"},
    {"type": "logic", "name": "dpc_ns"},
    {"type": "logic", "name": "dpc"},
    {"type": "logic", "name": "mcause_ns"},
    {"type": "logic", "name": "mcause"},
    {"type": "logic", "name": "mtval_ns"},
    {"type": "logic", "name": "mtval"},
    {"type": "logic", "name": "mret_wb"},
    {"type": "logic", "name": "dec_pause_state_f"},
    {"type": "logic", "name": "dec_tlu_wr_pause_wb_f"},
    {"type": "logic", "name": "pause_expired_e4"},
    {"type": "logic", "name": "pause_expired_wb"},
    {"type": "logic", "name": "tlu_flush_lower_e4"},
    {"type": "logic", "name": "tlu_flush_lower_wb"},
    {"type": "logic", "name": "tlu_flush_path_e4"},
    {"type": "logic", "name": "tlu_flush_path_wb"},
    {"type": "logic", "name": "i0_valid_wb"},
    {"type": "logic", "name": "i1_valid_wb"},
    {"type": "logic", "name": "vectored_cause"},
    {"type": "logic", "name": "vpath_overflow_nc"},
    {"type": "logic", "name": "vectored_path"},
    {"type": "logic", "name": "interrupt_path"},
    {"type": "logic", "name": "dicawics_ns"},
    {"type": "logic", "name": "dicawics"},
    {"type": "logic", "name": "wr_dicawics_wb"},
    {"type": "logic", "name": "wr_dicad0_wb"},
    {"type": "logic", "name": "wr_dicad1_wb"},
    {"type": "logic", "name": "dicad0_ns"},
    {"type": "logic", "name": "dicad0"},
    {"type": "logic", "name": "dicad1_ns"},
    {"type": "logic", "name": "dicad1"},
    {"type": "logic", "name": "ebreak_e4"},
    {"type": "logic", "name": "ebreak_to_debug_mode_e4"},
    {"type": "logic", "name": "ecall_e4"},
    {"type": "logic", "name": "illegal_e4"},
    {"type": "logic", "name": "illegal_e4_qual"},
    {"type": "logic", "name": "mret_e4"},
    {"type": "logic", "name": "inst_acc_e4"},
    {"type": "logic", "name": "fence_i_e4"},
    {"type": "logic", "name": "ic_perr_e4"},
    {"type": "logic", "name": "iccm_sbecc_e4"},
    {"type": "logic", "name": "ebreak_to_debug_mode_wb"},
    {"type": "logic", "name": "kill_ebreak_count_wb"},
    {"type": "logic", "name": "inst_acc_second_e4"},
    {"type": "logic", "name": "ebreak_wb"},
    {"type": "logic", "name": "ecall_wb"},
    {"type": "logic", "name": "illegal_wb"},
    {"type": "logic", "name": "illegal_raw_wb"},
    {"type": "logic", "name": "inst_acc_wb"},
    {"type": "logic", "name": "inst_acc_second_wb"},
    {"type": "logic", "name": "fence_i_wb"},
    {"type": "logic", "name": "ic_perr_wb"},
    {"type": "logic", "name": "iccm_sbecc_wb"},
    {"type": "logic", "name": "ce_int_ready"},
    {"type": "logic", "name": "ext_int_ready"},
    {"type": "logic", "name": "timer_int_ready"},
    {"type": "logic", "name": "int_timer0_int_ready"},
    {"type": "logic", "name": "int_timer1_int_ready"},
    {"type": "logic", "name": "mhwakeup_ready"},
    {"type": "logic", "name": "take_ext_int"},
    {"type": "logic", "name": "take_ce_int"},
    {"type": "logic", "name": "take_timer_int"},
    {"type": "logic", "name": "take_int_timer0_int"},
    {"type": "logic", "name": "take_int_timer1_int"},
    {"type": "logic", "name": "take_nmi"},
    {"type": "logic", "name": "take_nmi_wb"},
    {"type": "logic", "name": "int_timer0_int_possible"},
    {"type": "logic", "name": "int_timer1_int_possible"},
    {"type": "logic", "name": "i0_exception_valid_e4"},
    {"type": "logic", "name": "interrupt_valid"},
    {"type": "logic", "name": "i0_exception_valid_wb"},
    {"type": "logic", "name": "interrupt_valid_wb"},
    {"type": "logic", "name": "exc_or_int_valid"},
    {"type": "logic", "name": "exc_or_int_valid_wb"},
    {"type": "logic", "name": "mdccme_ce_req"},
    {"type": "logic", "name": "miccme_ce_req"},
    {"type": "logic", "name": "mice_ce_req"},
    {"type": "logic", "name": "synchronous_flush_e4"},
    {"type": "logic", "name": "exc_cause_e4"},
    {"type": "logic", "name": "exc_cause_wb"},
    {"type": "logic", "name": "mcyclel_cout"},
    {"type": "logic", "name": "mcyclel_cout_f"},
    {"type": "logic", "name": "mcyclel_inc"},
    {"type": "logic", "name": "mcycleh_cout_nc"},
    {"type": "logic", "name": "mcycleh_inc"},
    {"type": "logic", "name": "minstretl_cout"},
    {"type": "logic", "name": "minstretl_cout_f"},
    {"type": "logic", "name": "minstret_enable"},
    {"type": "logic", "name": "minstretl_inc"},
    {"type": "logic", "name": "minstretl_read"},
    {"type": "logic", "name": "minstreth_cout_nc"},
    {"type": "logic", "name": "minstreth_inc"},
    {"type": "logic", "name": "minstreth_read"},
    {"type": "logic", "name": "pc_e4"},
    {"type": "logic", "name": "pc_wb"},
    {"type": "logic", "name": "npc_e4"},
    {"type": "logic", "name": "npc_wb"},
    {"type": "logic", "name": "mtval_capture_pc_wb"},
    {"type": "logic", "name": "mtval_capture_inst_wb"},
    {"type": "logic", "name": "mtval_clear_wb"},
    {"type": "logic", "name": "mtval_capture_pc_plus2_wb"},
    {"type": "logic", "name": "valid_csr"},
    {"type": "logic", "name": "dec_tlu_br0_addr_e4"},
    {"type": "logic", "name": "dec_tlu_br1_addr_e4"},
    {"type": "logic", "name": "dec_tlu_br0_bank_e4"},
    {"type": "logic", "name": "dec_tlu_br1_bank_e4"},
    {"type": "logic", "name": "rfpc_i0_e4"},
    {"type": "logic", "name": "rfpc_i1_e4"},
    {"type": "logic", "name": "lsu_i0_rfnpc_dc4"},
    {"type": "logic", "name": "lsu_i1_rfnpc_dc4"},
    {"type": "logic", "name": "lsu_i0_rfpc_dc4"},
    {"type": "logic", "name": "lsu_i1_rfpc_dc4"},
    {"type": "logic", "name": "dec_tlu_br0_error_e4"},
    {"type": "logic", "name": "dec_tlu_br0_start_error_e4"},
    {"type": "logic", "name": "dec_tlu_br0_v_e4"},
    {"type": "logic", "name": "dec_tlu_br1_error_e4"},
    {"type": "logic", "name": "dec_tlu_br1_start_error_e4"},
    {"type": "logic", "name": "dec_tlu_br1_v_e4"},
    {"type": "logic", "name": "lsu_i0_exc_dc4"},
    {"type": "logic", "name": "lsu_i1_exc_dc4"},
    {"type": "logic", "name": "lsu_i0_exc_dc4_raw"},
    {"type": "logic", "name": "lsu_i1_exc_dc4_raw"},
    {"type": "logic", "name": "lsu_exc_ma_dc4"},
    {"type": "logic", "name": "lsu_exc_acc_dc4"},
    {"type": "logic", "name": "lsu_exc_st_dc4"},
    {"type": "logic", "name": "lsu_exc_valid_e4"},
    {"type": "logic", "name": "lsu_exc_valid_e4_raw"},
    {"type": "logic", "name": "lsu_exc_valid_wb"},
    {"type": "logic", "name": "lsu_i0_exc_wb"},
    {"type": "logic", "name": "block_interrupts"},
    {"type": "logic", "name": "lsu_block_interrupts_dc3"},
    {"type": "logic", "name": "lsu_block_interrupts_e4"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc4"},
    {"type": "logic", "name": "tlu_i0_commit_cmt"},
    {"type": "logic", "name": "tlu_i1_commit_cmt"},
    {"type": "logic", "name": "i0_trigger_eval_e4"},
    {"type": "logic", "name": "i1_trigger_eval_e4"},
    {"type": "logic", "name": "lsu_freeze_e4"},
    {"type": "logic", "name": "lsu_freeze_pulse_e3"},
    {"type": "logic", "name": "lsu_freeze_pulse_e4"},
    {"type": "logic", "name": "request_debug_mode_e4"},
    {"type": "logic", "name": "request_debug_mode_wb"},
    {"type": "logic", "name": "request_debug_mode_done"},
    {"type": "logic", "name": "request_debug_mode_done_f"},
    {"type": "logic", "name": "take_halt"},
    {"type": "logic", "name": "take_halt_f"},
    {"type": "logic", "name": "halt_taken"},
    {"type": "logic", "name": "halt_taken_f"},
    {"type": "logic", "name": "internal_dbg_halt_mode"},
    {"type": "logic", "name": "dbg_tlu_halted_f"},
    {"type": "logic", "name": "take_reset"},
    {"type": "logic", "name": "dbg_tlu_halted"},
    {"type": "logic", "name": "core_empty"},
    {"type": "logic", "name": "lsu_halt_idle_any_f"},
    {"type": "logic", "name": "ifu_miss_state_idle_f"},
    {"type": "logic", "name": "resume_ack_ns"},
    {"type": "logic", "name": "debug_halt_req_f"},
    {"type": "logic", "name": "debug_resume_req_f_raw"},
    {"type": "logic", "name": "debug_resume_req_f"},
    {"type": "logic", "name": "enter_debug_halt_req"},
    {"type": "logic", "name": "dcsr_single_step_done"},
    {"type": "logic", "name": "dcsr_single_step_done_f"},
    {"type": "logic", "name": "debug_halt_req_d1"},
    {"type": "logic", "name": "debug_halt_req_ns"},
    {"type": "logic", "name": "dcsr_single_step_running"},
    {"type": "logic", "name": "dcsr_single_step_running_f"},
    {"type": "logic", "name": "internal_dbg_halt_timers"},
    {"type": "logic", "name": "i0_trigger_e4"},
    {"type": "logic", "name": "i1_trigger_e4"},
    {"type": "logic", "name": "trigger_action"},
    {"type": "logic", "name": "trigger_enabled"},
    {"type": "logic", "name": "i0_trigger_chain_masked_e4"},
    {"type": "logic", "name": "i1_trigger_chain_masked_e4"},
    {"type": "logic", "name": "trigger_chain"},
    {"type": "logic", "name": "i0_trigger_hit_e4"},
    {"type": "logic", "name": "i0_trigger_hit_raw_e4"},
    {"type": "logic", "name": "i0_trigger_action_e4"},
    {"type": "logic", "name": "trigger_hit_e4"},
    {"type": "logic", "name": "trigger_hit_wb"},
    {"type": "logic", "name": "i0_trigger_hit_wb"},
    {"type": "logic", "name": "mepc_trigger_hit_sel_pc_e4"},
    {"type": "logic", "name": "i0_trigger_set_hit_e4"},
    {"type": "logic", "name": "i1_trigger_set_hit_e4"},
    {"type": "logic", "name": "mepc_trigger_hit_sel_pc_wb"},
    {"type": "logic", "name": "i1_trigger_hit_e4"},
    {"type": "logic", "name": "i1_trigger_hit_raw_e4"},
    {"type": "logic", "name": "i1_trigger_action_e4"},
    {"type": "logic", "name": "update_hit_bit_e4"},
    {"type": "logic", "name": "update_hit_bit_wb"},
    {"type": "logic", "name": "i0_iside_trigger_has_pri_e4"},
    {"type": "logic", "name": "i1_iside_trigger_has_pri_e4"},
    {"type": "logic", "name": "i0_lsu_trigger_has_pri_e4"},
    {"type": "logic", "name": "i1_lsu_trigger_has_pri_e4"},
    {"type": "logic", "name": "cpu_halt_status"},
    {"type": "logic", "name": "cpu_halt_ack"},
    {"type": "logic", "name": "cpu_run_ack"},
    {"type": "logic", "name": "ext_halt_pulse"},
    {"type": "logic", "name": "i_cpu_halt_req_d1"},
    {"type": "logic", "name": "i_cpu_run_req_d1"},
    {"type": "logic", "name": "inst_acc_e4_raw"},
    {"type": "logic", "name": "trigger_hit_dmode_e4"},
    {"type": "logic", "name": "trigger_hit_dmode_wb"},
    {"type": "logic", "name": "trigger_hit_for_dscr_cause_wb"},
    {"type": "logic", "name": "wr_mcgc_wb"},
    {"type": "logic", "name": "wr_mfdc_wb"},
    {"type": "logic", "name": "mcgc"},
    {"type": "logic", "name": "mfdc"},
    {"type": "logic", "name": "mfdc_int"},
    {"type": "logic", "name": "mfdc_ns"},
    {"type": "logic", "name": "i_cpu_halt_req_sync_qual"},
    {"type": "logic", "name": "i_cpu_run_req_sync_qual"},
    {"type": "logic", "name": "pmu_fw_halt_req_ns"},
    {"type": "logic", "name": "pmu_fw_halt_req_f"},
    {"type": "logic", "name": "int_timer_stalled"},
    {"type": "logic", "name": "fw_halt_req"},
    {"type": "logic", "name": "enter_pmu_fw_halt_req"},
    {"type": "logic", "name": "pmu_fw_tlu_halted"},
    {"type": "logic", "name": "pmu_fw_tlu_halted_f"},
    {"type": "logic", "name": "internal_pmu_fw_halt_mode"},
    {"type": "logic", "name": "internal_pmu_fw_halt_mode_f"},
    {"type": "logic", "name": "int_timer0_int_hold"},
    {"type": "logic", "name": "int_timer1_int_hold"},
    {"type": "logic", "name": "int_timer0_int_hold_f"},
    {"type": "logic", "name": "int_timer1_int_hold_f"},
    {"type": "logic", "name": "dcsr_single_step_running_ff"},
    {"type": "logic", "name": "nmi_int_delayed"},
    {"type": "logic", "name": "nmi_int_detected"},
    {"type": "logic", "name": "trigger_execute"},
    {"type": "logic", "name": "trigger_data"},
    {"type": "logic", "name": "trigger_store"},
    {"type": "logic", "name": "mpc_run_state_ns"},
    {"type": "logic", "name": "debug_brkpt_status_ns"},
    {"type": "logic", "name": "mpc_debug_halt_ack_ns"},
    {"type": "logic", "name": "mpc_debug_run_ack_ns"},
    {"type": "logic", "name": "dbg_halt_state_ns"},
    {"type": "logic", "name": "dbg_run_state_ns"},
    {"type": "logic", "name": "dbg_halt_state_f"},
    {"type": "logic", "name": "mpc_debug_halt_req_sync_f"},
    {"type": "logic", "name": "mpc_debug_run_req_sync_f"},
    {"type": "logic", "name": "mpc_halt_state_f"},
    {"type": "logic", "name": "mpc_halt_state_ns"},
    {"type": "logic", "name": "mpc_run_state_f"},
    {"type": "logic", "name": "debug_brkpt_status_f"},
    {"type": "logic", "name": "mpc_debug_halt_ack_f"},
    {"type": "logic", "name": "mpc_debug_run_ack_f"},
    {"type": "logic", "name": "dbg_run_state_f"},
    {"type": "logic", "name": "dbg_halt_state_ff"},
    {"type": "logic", "name": "mpc_debug_halt_req_sync_pulse"},
    {"type": "logic", "name": "mpc_debug_run_req_sync_pulse"},
    {"type": "logic", "name": "debug_brkpt_valid"},
    {"type": "logic", "name": "debug_halt_req"},
    {"type": "logic", "name": "debug_resume_req"},
    {"type": "logic", "name": "dec_tlu_mpc_halted_only_ns"},
    {"type": "logic", "name": "wr_mpmc_wb"},
    {"type": "logic", "name": "set_mie_pmu_fw_halt"},
    {"type": "logic", "name": "mpmc_b_ns"},
    {"type": "logic", "name": "mpmc"},
    {"type": "logic", "name": "mpmc_b"},
    {"type": "logic", "name": "dec_timer_rddata_d"},
    {"type": "logic", "name": "dec_timer_read_d"},
    {"type": "logic", "name": "dec_timer_t0_pulse"},
    {"type": "logic", "name": "dec_timer_t1_pulse"},
    {"type": "logic", "name": "nmi_int_sync"},
    {"type": "logic", "name": "timer_int_sync"},
    {"type": "logic", "name": "i_cpu_halt_req_sync"},
    {"type": "logic", "name": "i_cpu_run_req_sync"},
    {"type": "logic", "name": "mpc_debug_halt_req_sync"},
    {"type": "logic", "name": "mpc_debug_run_req_sync"},
    {"type": "logic", "name": "csr_wr_clk"},
    {"type": "logic", "name": "lsu_e3_e4_clk"},
    {"type": "logic", "name": "lsu_e4_e5_clk"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc4"},
    {"type": "logic", "name": "freeze_rfpc_e4"},
    {"type": "logic", "name": "rfpc_postsync_in"},
    {"type": "logic", "name": "rfpc_postsync"},
    {"type": "logic", "name": "dma_mem_dccm_req_f"},
    {"type": "logic", "name": "e4e5_clk"},
    {"type": "logic", "name": "e4_valid"},
    {"type": "logic", "name": "e5_valid"},
    {"type": "logic", "name": "e4e5_valid"},
    {"type": "logic", "name": "internal_dbg_halt_mode_f"},
    {"type": "logic", "name": "internal_dbg_halt_mode_f2"},
    {"type": "logic", "name": "internal_dbg_halt_mode_f3"},
    {"type": "logic", "name": "lsu_single_ecc_error_wb_ns"},
    {"type": "logic", "name": "lsu_error_pkt_addr_dc4"},
    {"type": "logic", "name": "lsu_error_pkt_addr_wb"},
    {"type": "logic", "name": "mcyclel_cout_in"},
    {"type": "logic", "name": "i0_valid_no_ebreak_ecall_wb"},
    {"type": "logic", "name": "minstret_enable_f"},
    {"type": "logic", "name": "sel_exu_npc_e4"},
    {"type": "logic", "name": "sel_flush_npc_e4"},
    {"type": "logic", "name": "sel_i0_npc_e4"},
    {"type": "logic", "name": "sel_hold_npc_e4"},
    {"type": "logic", "name": "pc0_valid_e4"},
    {"type": "logic", "name": "pc1_valid_e4"},
    {"type": "logic", "name": "mrac_in"},
    {"type": "logic", "name": "csr_sat"},
    {"type": "logic", "name": "dcsr_cause"},
    {"type": "logic", "name": "enter_debug_halt_req_le"},
    {"type": "logic", "name": "dcsr_cause_upgradeable"},
    {"type": "logic", "name": "icache_rd_valid"},
    {"type": "logic", "name": "icache_wr_valid"},
    {"type": "logic", "name": "icache_rd_valid_f"},
    {"type": "logic", "name": "icache_wr_valid_f"},
    {"type": "", "name": "mhpmc_inc_e4"},
    {"type": "", "name": "mhpmc_inc_wb"},
    {"type": "", "name": "mhpme_vec"},
    {"type": "logic", "name": "mhpmc3_wr_en0"},
    {"type": "logic", "name": "mhpmc3_wr_en1"},
    {"type": "logic", "name": "mhpmc3_wr_en"},
    {"type": "logic", "name": "mhpmc4_wr_en0"},
    {"type": "logic", "name": "mhpmc4_wr_en1"},
    {"type": "logic", "name": "mhpmc4_wr_en"},
    {"type": "logic", "name": "mhpmc5_wr_en0"},
    {"type": "logic", "name": "mhpmc5_wr_en1"},
    {"type": "logic", "name": "mhpmc5_wr_en"},
    {"type": "logic", "name": "mhpmc6_wr_en0"},
    {"type": "logic", "name": "mhpmc6_wr_en1"},
    {"type": "logic", "name": "mhpmc6_wr_en"},
    {"type": "logic", "name": "mhpmc3h_wr_en0"},
    {"type": "logic", "name": "mhpmc3h_wr_en"},
    {"type": "logic", "name": "mhpmc4h_wr_en0"},
    {"type": "logic", "name": "mhpmc4h_wr_en"},
    {"type": "logic", "name": "mhpmc5h_wr_en0"},
    {"type": "logic", "name": "mhpmc5h_wr_en"},
    {"type": "logic", "name": "mhpmc6h_wr_en0"},
    {"type": "logic", "name": "mhpmc6h_wr_en"},
    {"type": "logic", "name": "mhpmc3_incr"},
    {"type": "logic", "name": "mhpmc4_incr"},
    {"type": "logic", "name": "mhpmc5_incr"},
    {"type": "logic", "name": "mhpmc6_incr"},
    {"type": "logic", "name": "pmu_i0_itype_qual"},
    {"type": "logic", "name": "pmu_i1_itype_qual"},
    {"type": "integer", "name": "i"},
    {"type": "logic", "name": "event_saturate_wb"},
    {"type": "logic", "name": "usoc_tclk"},
    {"type": "logic", "name": "csr_misa"},
    {"type": "logic", "name": "csr_mvendorid"},
    {"type": "logic", "name": "csr_marchid"},
    {"type": "logic", "name": "csr_mimpid"},
    {"type": "logic", "name": "csr_mhartid"},
    {"type": "logic", "name": "csr_mstatus"},
    {"type": "logic", "name": "csr_mtvec"},
    {"type": "logic", "name": "csr_mip"},
    {"type": "logic", "name": "csr_mie"},
    {"type": "logic", "name": "csr_mcyclel"},
    {"type": "logic", "name": "csr_mcycleh"},
    {"type": "logic", "name": "csr_minstretl"},
    {"type": "logic", "name": "csr_minstreth"},
    {"type": "logic", "name": "csr_mscratch"},
    {"type": "logic", "name": "csr_mepc"},
    {"type": "logic", "name": "csr_mcause"},
    {"type": "logic", "name": "csr_mtval"},
    {"type": "logic", "name": "csr_mrac"},
    {"type": "logic", "name": "csr_dmst"},
    {"type": "logic", "name": "csr_mdseac"},
    {"type": "logic", "name": "csr_meihap"},
    {"type": "logic", "name": "csr_meivt"},
    {"type": "logic", "name": "csr_meipt"},
    {"type": "logic", "name": "csr_meicurpl"},
    {"type": "logic", "name": "csr_meicidpl"},
    {"type": "logic", "name": "csr_dcsr"},
    {"type": "logic", "name": "csr_mpmc"},
    {"type": "logic", "name": "csr_mcgc"},
    {"type": "logic", "name": "csr_mcpc"},
    {"type": "logic", "name": "csr_mfdc"},
    {"type": "logic", "name": "csr_dpc"},
    {"type": "logic", "name": "csr_mtsel"},
    {"type": "logic", "name": "csr_mtdata1"},
    {"type": "logic", "name": "csr_mtdata2"},
    {"type": "logic", "name": "csr_mhpmc3"},
    {"type": "logic", "name": "csr_mhpmc4"},
    {"type": "logic", "name": "csr_mhpmc5"},
    {"type": "logic", "name": "csr_mhpmc6"},
    {"type": "logic", "name": "csr_mhpmc3h"},
    {"type": "logic", "name": "csr_mhpmc4h"},
    {"type": "logic", "name": "csr_mhpmc5h"},
    {"type": "logic", "name": "csr_mhpmc6h"},
    {"type": "logic", "name": "csr_mhpme3"},
    {"type": "logic", "name": "csr_mhpme4"},
    {"type": "logic", "name": "csr_mhpme5"},
    {"type": "logic", "name": "csr_mhpme6"},
    {"type": "logic", "name": "csr_mgpmc"},
    {"type": "logic", "name": "csr_micect"},
    {"type": "logic", "name": "csr_miccmect"},
    {"type": "logic", "name": "csr_mdccmect"},
    {"type": "logic", "name": "csr_dicawics"},
    {"type": "logic", "name": "csr_dicad0"},
    {"type": "logic", "name": "csr_dicad1"},
    {"type": "logic", "name": "csr_dicago"},
    {"type": "logic", "name": "presync"},
    {"type": "logic", "name": "postsync"},
    {"type": "logic", "name": "legal_csr"}
  ], "instances": [
    {"name": "int_timers", "defName": "dec_timer_ctl", "origName": "int_timers"},
    {"name": "syncro_ff", "defName": "rvsyncss__W6", "origName": "syncro_ff"},
    {"name": "csrwr_wb_cgc", "defName": "rvoclkhdr", "origName": "csrwr_wb_cgc"},
    {"name": "lsu_e3_e4_cgc", "defName": "rvoclkhdr", "origName": "lsu_e3_e4_cgc"},
    {"name": "lsu_e4_e5_cgc", "defName": "rvoclkhdr", "origName": "lsu_e4_e5_cgc"},
    {"name": "e4e5_cgc", "defName": "rvoclkhdr", "origName": "e4e5_cgc"},
    {"name": "e4e5_int_cgc", "defName": "rvoclkhdr", "origName": "e4e5_int_cgc"},
    {"name": "freeff", "defName": "rvdff__Wa", "origName": "freeff"},
    {"name": "reset_ff", "defName": "rvdff__W2", "origName": "reset_ff"},
    {"name": "nmi_ff", "defName": "rvdff__W4", "origName": "nmi_ff"},
    {"name": "mpvhalt_ff", "defName": "rvdff__Wb", "origName": "mpvhalt_ff"},
    {"name": "halt_ff", "defName": "rvdff__W16", "origName": "halt_ff"},
    {"name": "exthaltff", "defName": "rvdff__Wa", "origName": "exthaltff"},
    {"name": "lsu_error_dc4ff", "defName": "rvdff__W27", "origName": "lsu_error_dc4ff"},
    {"name": "lsu_dccm_errorff", "defName": "rvdff__W2", "origName": "lsu_dccm_errorff"},
    {"name": "lsu_error_wbff", "defName": "rvdff__W22", "origName": "lsu_error_wbff"},
    {"name": "freezerfpc_ff", "defName": "rvdff__W2", "origName": "freezerfpc_ff"},
    {"name": "bp_wb_ff", "defName": "rvdff__W12", "origName": "bp_wb_ff"},
    {"name": "bp_wb_ghrff", "defName": "rvdff__Wa", "origName": "bp_wb_ghrff"},
    {"name": "bp_wb_index_ff", "defName": "rvdff__W4", "origName": "bp_wb_index_ff"},
    {"name": "exctype_wb_ff", "defName": "rvdff__Wb", "origName": "exctype_wb_ff"},
    {"name": "flush_lower_ff", "defName": "rvdff__W1f", "origName": "flush_lower_ff"},
    {"name": "excinfo_wb_ff", "defName": "rvdff__Wf", "origName": "excinfo_wb_ff"},
    {"name": "mstatus_ff", "defName": "rvdff__W2", "origName": "mstatus_ff"},
    {"name": "mtvec_ff", "defName": "rvdffe__W1f", "origName": "mtvec_ff"},
    {"name": "mip_ff", "defName": "rvdff__W6", "origName": "mip_ff"},
    {"name": "mie_ff", "defName": "rvdff__W6", "origName": "mie_ff"},
    {"name": "mcyclel_ff", "defName": "rvdffe__W20", "origName": "mcyclel_ff"},
    {"name": "mcyclef_cout_ff", "defName": "rvdff", "origName": "mcyclef_cout_ff"},
    {"name": "mcycleh_ff", "defName": "rvdffe__W20", "origName": "mcycleh_ff"},
    {"name": "minstretl_ff", "defName": "rvdffe__W20", "origName": "minstretl_ff"},
    {"name": "minstretf_cout_ff", "defName": "rvdff__W2", "origName": "minstretf_cout_ff"},
    {"name": "minstreth_ff", "defName": "rvdffe__W20", "origName": "minstreth_ff"},
    {"name": "mscratch_ff", "defName": "rvdffe__W20", "origName": "mscratch_ff"},
    {"name": "npwbc_ff", "defName": "rvdffe__W1f", "origName": "npwbc_ff"},
    {"name": "pwbc_ff", "defName": "rvdffe__W1f", "origName": "pwbc_ff"},
    {"name": "mepc_ff", "defName": "rvdff__W1f", "origName": "mepc_ff"},
    {"name": "mcause_ff", "defName": "rvdff__W20", "origName": "mcause_ff"},
    {"name": "mtval_ff", "defName": "rvdff__W20", "origName": "mtval_ff"},
    {"name": "mcgc_ff", "defName": "rvdffe__W9", "origName": "mcgc_ff"},
    {"name": "mfdc_ff", "defName": "rvdffe__Wf", "origName": "mfdc_ff"},
    {"name": "mrac_ff", "defName": "rvdffe__W20", "origName": "mrac_ff"},
    {"name": "mdseac_ff", "defName": "rvdffe__W20", "origName": "mdseac_ff"},
    {"name": "mpmc_ff", "defName": "rvdff", "origName": "mpmc_ff"},
    {"name": "micect_ff", "defName": "rvdffe__W20", "origName": "micect_ff"},
    {"name": "miccmect_ff", "defName": "rvdffe__W20", "origName": "miccmect_ff"},
    {"name": "mdccmect_ff", "defName": "rvdffe__W20", "origName": "mdccmect_ff"},
    {"name": "meivt_ff", "defName": "rvdffe__W16", "origName": "meivt_ff"},
    {"name": "meihap_ff", "defName": "rvdffe__W8", "origName": "meihap_ff"},
    {"name": "meicurpl_ff", "defName": "rvdff__W4", "origName": "meicurpl_ff"},
    {"name": "meicidpl_ff", "defName": "rvdff__W4", "origName": "meicidpl_ff"},
    {"name": "meipt_ff", "defName": "rvdff__W4", "origName": "meipt_ff"},
    {"name": "dcsr_ff", "defName": "rvdffe__We", "origName": "dcsr_ff"},
    {"name": "dpc_ff", "defName": "rvdffe__W1f", "origName": "dpc_ff"},
    {"name": "dicawics_ff", "defName": "rvdffe__W11", "origName": "dicawics_ff"},
    {"name": "dicad0_ff", "defName": "rvdffe__W20", "origName": "dicad0_ff"},
    {"name": "dicad1_ff", "defName": "rvdffs__W2", "origName": "dicad1_ff"},
    {"name": "dicgo_ff", "defName": "rvdff__W2", "origName": "dicgo_ff"},
    {"name": "mtsel_ff", "defName": "rvdff__W2", "origName": "mtsel_ff"},
    {"name": "mtdata1_t0_ff", "defName": "rvdff__Wa", "origName": "mtdata1_t0_ff"},
    {"name": "mtdata1_t1_ff", "defName": "rvdff__Wa", "origName": "mtdata1_t1_ff"},
    {"name": "mtdata1_t2_ff", "defName": "rvdff__Wa", "origName": "mtdata1_t2_ff"},
    {"name": "mtdata1_t3_ff", "defName": "rvdff__Wa", "origName": "mtdata1_t3_ff"},
    {"name": "mtdata2_t0_ff", "defName": "rvdffe__W20", "origName": "mtdata2_t0_ff"},
    {"name": "mtdata2_t1_ff", "defName": "rvdffe__W20", "origName": "mtdata2_t1_ff"},
    {"name": "mtdata2_t2_ff", "defName": "rvdffe__W20", "origName": "mtdata2_t2_ff"},
    {"name": "mtdata2_t3_ff", "defName": "rvdffe__W20", "origName": "mtdata2_t3_ff"},
    {"name": "pmu0inc_ff", "defName": "rvdff__W2", "origName": "pmu0inc_ff"},
    {"name": "pmu1inc_ff", "defName": "rvdff__W2", "origName": "pmu1inc_ff"},
    {"name": "pmu2inc_ff", "defName": "rvdff__W2", "origName": "pmu2inc_ff"},
    {"name": "pmu3inc_ff", "defName": "rvdff__W2", "origName": "pmu3inc_ff"},
    {"name": "mhpmc3_ff", "defName": "rvdffe__W20", "origName": "mhpmc3_ff"},
    {"name": "mhpmc3h_ff", "defName": "rvdffe__W20", "origName": "mhpmc3h_ff"},
    {"name": "mhpmc4_ff", "defName": "rvdffe__W20", "origName": "mhpmc4_ff"},
    {"name": "mhpmc4h_ff", "defName": "rvdffe__W20", "origName": "mhpmc4h_ff"},
    {"name": "mhpmc5_ff", "defName": "rvdffe__W20", "origName": "mhpmc5_ff"},
    {"name": "mhpmc5h_ff", "defName": "rvdffe__W20", "origName": "mhpmc5h_ff"},
    {"name": "mhpmc6_ff", "defName": "rvdffe__W20", "origName": "mhpmc6_ff"},
    {"name": "mhpmc6h_ff", "defName": "rvdffe__W20", "origName": "mhpmc6h_ff"},
    {"name": "mhpme3_ff", "defName": "rvdffs__W6", "origName": "mhpme3_ff"},
    {"name": "mhpme4_ff", "defName": "rvdffs__W6", "origName": "mhpme4_ff"},
    {"name": "mhpme5_ff", "defName": "rvdffs__W6", "origName": "mhpme5_ff"},
    {"name": "mhpme6_ff", "defName": "rvdffs__W6", "origName": "mhpme6_ff"},
    {"name": "mgpmc_ff", "defName": "rvdffs", "origName": "mgpmc_ff"},
    {"name": "usoctrace_cgc", "defName": "rvoclkhdr", "origName": "usoctrace_cgc"},
    {"name": "traceff", "defName": "rvdff__Wa", "origName": "traceff"}
  ]},
  {"name": "dec_trigger", "origName": "dec_trigger", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "port", "name": "trigger_pkt_any", "dir": "input"},
    {"type": "logic", "name": "dec_i0_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i1_pc_d", "dir": "input"},
    {"type": "logic", "name": "dec_i0_trigger_match_d", "dir": "output"},
    {"type": "logic", "name": "dec_i1_trigger_match_d", "dir": "output"},
    {"type": "", "name": "dec_i0_match_data"},
    {"type": "logic", "name": "dec_i0_trigger_data_match"},
    {"type": "", "name": "dec_i1_match_data"},
    {"type": "logic", "name": "dec_i1_trigger_data_match"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "trigger_i0_match", "defName": "rvmaskandmatch", "origName": "trigger_i0_match"},
    {"name": "trigger_i1_match", "defName": "rvmaskandmatch", "origName": "trigger_i1_match"},
    {"name": "trigger_i0_match", "defName": "rvmaskandmatch", "origName": "trigger_i0_match"},
    {"name": "trigger_i1_match", "defName": "rvmaskandmatch", "origName": "trigger_i1_match"},
    {"name": "trigger_i0_match", "defName": "rvmaskandmatch", "origName": "trigger_i0_match"},
    {"name": "trigger_i1_match", "defName": "rvmaskandmatch", "origName": "trigger_i1_match"},
    {"name": "trigger_i0_match", "defName": "rvmaskandmatch", "origName": "trigger_i0_match"},
    {"name": "trigger_i1_match", "defName": "rvmaskandmatch", "origName": "trigger_i1_match"}
  ]},
  {"name": "exu_alu_ctl", "origName": "exu_alu_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "predict_pkt_t", "name": "predict_p", "dir": "input"},
    {"type": "logic", "name": "freeze", "dir": "input"},
    {"type": "logic", "name": "a", "dir": "input"},
    {"type": "logic", "name": "b", "dir": "input"},
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "valid", "dir": "input"},
    {"type": "logic", "name": "flush", "dir": "input"},
    {"type": "logic", "name": "brimm", "dir": "input"},
    {"type": "alu_pkt_t", "name": "ap", "dir": "input"},
    {"type": "logic", "name": "enable", "dir": "input"},
    {"type": "logic", "name": "out", "dir": "output"},
    {"type": "logic", "name": "flush_upper", "dir": "output"},
    {"type": "logic", "name": "flush_path", "dir": "output"},
    {"type": "logic", "name": "pc_ff", "dir": "output"},
    {"type": "logic", "name": "pred_correct", "dir": "output"},
    {"type": "predict_pkt_t", "name": "predict_p_ff", "dir": "output"},
    {"type": "logic", "name": "aout"},
    {"type": "logic", "name": "bm"},
    {"type": "logic", "name": "cout"},
    {"type": "logic", "name": "ov"},
    {"type": "logic", "name": "neg"},
    {"type": "logic", "name": "logic_sel"},
    {"type": "logic", "name": "lout"},
    {"type": "logic", "name": "sout"},
    {"type": "logic", "name": "sel_logic"},
    {"type": "logic", "name": "sel_shift"},
    {"type": "logic", "name": "sel_adder"},
    {"type": "logic", "name": "slt_one"},
    {"type": "logic", "name": "actual_taken"},
    {"type": "logic", "name": "a_ff"},
    {"type": "logic", "name": "b_ff"},
    {"type": "logic", "name": "brimm_ff"},
    {"type": "logic", "name": "pcout"},
    {"type": "logic", "name": "valid_ff"},
    {"type": "logic", "name": "ashift"},
    {"type": "logic", "name": "cond_mispredict"},
    {"type": "logic", "name": "target_mispredict"},
    {"type": "logic", "name": "eq"},
    {"type": "logic", "name": "ne"},
    {"type": "logic", "name": "lt"},
    {"type": "logic", "name": "ge"},
    {"type": "predict_pkt_t", "name": "pp_ff"},
    {"type": "logic", "name": "any_jal"},
    {"type": "logic", "name": "newhist"}
  ], "instances": [
    {"name": "validff", "defName": "rvdffs", "origName": "validff"},
    {"name": "aff", "defName": "rvdffe__W20", "origName": "aff"},
    {"name": "bff", "defName": "rvdffe__W20", "origName": "bff"},
    {"name": "pcff", "defName": "rvdffe__W1f", "origName": "pcff"},
    {"name": "brimmff", "defName": "rvdffe__Wc", "origName": "brimmff"},
    {"name": "predictpacketff", "defName": "rvdffe__W4a", "origName": "predictpacketff"},
    {"name": "ibradder", "defName": "rvbradder", "origName": "ibradder"}
  ]},
  {"name": "exu_mul_ctl", "origName": "exu_mul_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "a", "dir": "input"},
    {"type": "logic", "name": "b", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "input"},
    {"type": "logic", "name": "freeze", "dir": "input"},
    {"type": "mul_pkt_t", "name": "mp", "dir": "input"},
    {"type": "logic", "name": "out", "dir": "output"},
    {"type": "logic", "name": "valid_e1"},
    {"type": "logic", "name": "valid_e2"},
    {"type": "logic", "name": "mul_c1_e1_clken"},
    {"type": "logic", "name": "mul_c1_e2_clken"},
    {"type": "logic", "name": "mul_c1_e3_clken"},
    {"type": "logic", "name": "exu_mul_c1_e1_clk"},
    {"type": "logic", "name": "exu_mul_c1_e2_clk"},
    {"type": "logic", "name": "exu_mul_c1_e3_clk"},
    {"type": "logic", "name": "a_ff_e1"},
    {"type": "logic", "name": "a_e1"},
    {"type": "logic", "name": "b_ff_e1"},
    {"type": "logic", "name": "b_e1"},
    {"type": "logic", "name": "load_mul_rs1_bypass_e1"},
    {"type": "logic", "name": "load_mul_rs2_bypass_e1"},
    {"type": "logic", "name": "rs1_sign_e1"},
    {"type": "logic", "name": "rs1_neg_e1"},
    {"type": "logic", "name": "rs2_sign_e1"},
    {"type": "logic", "name": "rs2_neg_e1"},
    {"type": "logic", "name": "a_ff_e2"},
    {"type": "logic", "name": "b_ff_e2"},
    {"type": "logic", "name": "prod_e3"},
    {"type": "logic", "name": "low_e1"},
    {"type": "logic", "name": "low_e2"},
    {"type": "logic", "name": "low_e3"},
    {"type": "logic", "name": "prod_e2"}
  ], "instances": [
    {"name": "valid_e1_ff", "defName": "rvdffs", "origName": "valid_e1_ff"},
    {"name": "rs1_sign_e1_ff", "defName": "rvdff_fpga", "origName": "rs1_sign_e1_ff"},
    {"name": "rs2_sign_e1_ff", "defName": "rvdff_fpga", "origName": "rs2_sign_e1_ff"},
    {"name": "low_e1_ff", "defName": "rvdff_fpga", "origName": "low_e1_ff"},
    {"name": "ld_rs1_byp_e1_ff", "defName": "rvdff_fpga", "origName": "ld_rs1_byp_e1_ff"},
    {"name": "ld_rs2_byp_e1_ff", "defName": "rvdff_fpga", "origName": "ld_rs2_byp_e1_ff"},
    {"name": "a_e1_ff", "defName": "rvdffe__W20", "origName": "a_e1_ff"},
    {"name": "b_e1_ff", "defName": "rvdffe__W20", "origName": "b_e1_ff"},
    {"name": "valid_e2_ff", "defName": "rvdffs", "origName": "valid_e2_ff"},
    {"name": "low_e2_ff", "defName": "rvdff_fpga", "origName": "low_e2_ff"},
    {"name": "a_e2_ff", "defName": "rvdffe__W21", "origName": "a_e2_ff"},
    {"name": "b_e2_ff", "defName": "rvdffe__W21", "origName": "b_e2_ff"},
    {"name": "low_e3_ff", "defName": "rvdff_fpga", "origName": "low_e3_ff"},
    {"name": "prod_e3_ff", "defName": "rvdffe__W40", "origName": "prod_e3_ff"}
  ]},
  {"name": "exu_div_ctl", "origName": "exu_div_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "active_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_fast_div_disable", "dir": "input"},
    {"type": "logic", "name": "dividend", "dir": "input"},
    {"type": "logic", "name": "divisor", "dir": "input"},
    {"type": "div_pkt_t", "name": "dp", "dir": "input"},
    {"type": "logic", "name": "flush_lower", "dir": "input"},
    {"type": "logic", "name": "valid_ff_e1", "dir": "output"},
    {"type": "logic", "name": "finish_early", "dir": "output"},
    {"type": "logic", "name": "finish", "dir": "output"},
    {"type": "logic", "name": "div_stall", "dir": "output"},
    {"type": "logic", "name": "out", "dir": "output"},
    {"type": "logic", "name": "run_in"},
    {"type": "logic", "name": "run_state"},
    {"type": "logic", "name": "count_in"},
    {"type": "logic", "name": "count"},
    {"type": "logic", "name": "m_ff"},
    {"type": "logic", "name": "qff_enable"},
    {"type": "logic", "name": "aff_enable"},
    {"type": "logic", "name": "q_in"},
    {"type": "logic", "name": "q_ff"},
    {"type": "logic", "name": "a_in"},
    {"type": "logic", "name": "a_ff"},
    {"type": "logic", "name": "m_eff"},
    {"type": "logic", "name": "a_shift"},
    {"type": "logic", "name": "dividend_neg_ff"},
    {"type": "logic", "name": "divisor_neg_ff"},
    {"type": "logic", "name": "dividend_comp"},
    {"type": "logic", "name": "dividend_eff"},
    {"type": "logic", "name": "q_ff_comp"},
    {"type": "logic", "name": "q_ff_eff"},
    {"type": "logic", "name": "a_ff_comp"},
    {"type": "logic", "name": "a_ff_eff"},
    {"type": "logic", "name": "sign_ff"},
    {"type": "logic", "name": "sign_eff"},
    {"type": "logic", "name": "rem_ff"},
    {"type": "logic", "name": "add"},
    {"type": "logic", "name": "a_eff"},
    {"type": "logic", "name": "a_eff_shift"},
    {"type": "logic", "name": "rem_correct"},
    {"type": "logic", "name": "flush_lower_ff"},
    {"type": "logic", "name": "valid_e1"},
    {"type": "logic", "name": "smallnum_case"},
    {"type": "logic", "name": "smallnum_case_ff"},
    {"type": "logic", "name": "smallnum"},
    {"type": "logic", "name": "smallnum_ff"},
    {"type": "logic", "name": "m_already_comp"},
    {"type": "logic", "name": "a_cls"},
    {"type": "logic", "name": "b_cls"},
    {"type": "logic", "name": "shortq"},
    {"type": "logic", "name": "shortq_shift"},
    {"type": "logic", "name": "shortq_shift_ff"},
    {"type": "logic", "name": "shortq_enable"},
    {"type": "logic", "name": "shortq_enable_ff"},
    {"type": "logic", "name": "short_dividend"},
    {"type": "logic", "name": "shortq_raw"},
    {"type": "logic", "name": "shortq_shift_xx"}
  ], "instances": [
    {"name": "flush_any_ff", "defName": "rvdff", "origName": "flush_any_ff"},
    {"name": "e1val_ff", "defName": "rvdff", "origName": "e1val_ff"},
    {"name": "runff", "defName": "rvdff", "origName": "runff"},
    {"name": "countff", "defName": "rvdff__W6", "origName": "countff"},
    {"name": "miscf", "defName": "rvdffs__W4", "origName": "miscf"},
    {"name": "smallnumff", "defName": "rvdff__W5", "origName": "smallnumff"},
    {"name": "mff", "defName": "rvdffe__W21", "origName": "mff"},
    {"name": "qff", "defName": "rvdffe__W21", "origName": "qff"},
    {"name": "aff", "defName": "rvdffe__W21", "origName": "aff"},
    {"name": "dividend_c", "defName": "rvtwoscomp", "origName": "dividend_c"},
    {"name": "q_ff_c", "defName": "rvtwoscomp", "origName": "q_ff_c"},
    {"name": "a_ff_c", "defName": "rvtwoscomp", "origName": "a_ff_c"},
    {"name": "i_shortq_ff", "defName": "rvdff__W5", "origName": "i_shortq_ff"}
  ]},
  {"name": "lsu_clkdomain", "origName": "lsu_clkdomain", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk_override", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "addr_in_dccm_dc2", "dir": "input"},
    {"type": "logic", "name": "addr_in_pic_dc2", "dir": "input"},
    {"type": "logic", "name": "dma_dccm_req", "dir": "input"},
    {"type": "logic", "name": "dma_mem_write", "dir": "input"},
    {"type": "logic", "name": "load_stbuf_reqvld_dc3", "dir": "input"},
    {"type": "logic", "name": "store_stbuf_reqvld_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_reqvld_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_reqvld_flushed_any", "dir": "input"},
    {"type": "logic", "name": "lsu_busreq_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_buffer_pend_any", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_buffer_empty_any", "dir": "input"},
    {"type": "logic", "name": "lsu_stbuf_empty_any", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_p", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc3_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_c2_dc3_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_c2_dc5_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_store_c1_dc1_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_store_c1_dc2_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_store_c1_dc3_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_store_c1_dc4_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_store_c1_dc5_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c1_dc1_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc4_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_c2_dc4_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_pic_c1_dc3_clken", "dir": "output"},
    {"type": "logic", "name": "lsu_stbuf_c1_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_obuf_c1_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_ibuf_c1_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buf_c1_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_busm_clk", "dir": "output"},
    {"type": "logic", "name": "lsu_free_c2_clk", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc1_clken"},
    {"type": "logic", "name": "lsu_c1_dc2_clken"},
    {"type": "logic", "name": "lsu_c1_dc3_clken"},
    {"type": "logic", "name": "lsu_c1_dc4_clken"},
    {"type": "logic", "name": "lsu_c1_dc5_clken"},
    {"type": "logic", "name": "lsu_c2_dc3_clken"},
    {"type": "logic", "name": "lsu_c2_dc4_clken"},
    {"type": "logic", "name": "lsu_c2_dc5_clken"},
    {"type": "logic", "name": "lsu_c1_dc1_clken_q"},
    {"type": "logic", "name": "lsu_c1_dc2_clken_q"},
    {"type": "logic", "name": "lsu_c1_dc3_clken_q"},
    {"type": "logic", "name": "lsu_c1_dc4_clken_q"},
    {"type": "logic", "name": "lsu_c1_dc5_clken_q"},
    {"type": "logic", "name": "lsu_store_c1_dc4_clken"},
    {"type": "logic", "name": "lsu_store_c1_dc5_clken"},
    {"type": "logic", "name": "lsu_freeze_c1_dc4_clken"},
    {"type": "logic", "name": "lsu_freeze_c1_dc1_clken_q"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken_q"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken_q"},
    {"type": "logic", "name": "lsu_freeze_c1_dc4_clken_q"},
    {"type": "logic", "name": "lsu_stbuf_c1_clken"},
    {"type": "logic", "name": "lsu_bus_ibuf_c1_clken"},
    {"type": "logic", "name": "lsu_bus_obuf_c1_clken"},
    {"type": "logic", "name": "lsu_bus_buf_c1_clken"},
    {"type": "logic", "name": "lsu_free_c1_clken"},
    {"type": "logic", "name": "lsu_free_c1_clken_q"},
    {"type": "logic", "name": "lsu_free_c2_clken"},
    {"type": "logic", "name": "lsu_bus_valid_clken"}
  ], "instances": [
    {"name": "lsu_free_c1_clkenff", "defName": "rvdff", "origName": "lsu_free_c1_clkenff"},
    {"name": "lsu_c1_dc1_clkenff", "defName": "rvdff", "origName": "lsu_c1_dc1_clkenff"},
    {"name": "lsu_c1_dc2_clkenff", "defName": "rvdff", "origName": "lsu_c1_dc2_clkenff"},
    {"name": "lsu_c1_dc3_clkenff", "defName": "rvdff", "origName": "lsu_c1_dc3_clkenff"},
    {"name": "lsu_c1_dc4_clkenff", "defName": "rvdff", "origName": "lsu_c1_dc4_clkenff"},
    {"name": "lsu_c1_dc5_clkenff", "defName": "rvdff", "origName": "lsu_c1_dc5_clkenff"},
    {"name": "lsu_freeze_c1_dc1_clkenff", "defName": "rvdff_fpga", "origName": "lsu_freeze_c1_dc1_clkenff"},
    {"name": "lsu_freeze_c1_dc2_clkenff", "defName": "rvdff_fpga", "origName": "lsu_freeze_c1_dc2_clkenff"},
    {"name": "lsu_freeze_c1_dc3_clkenff", "defName": "rvdff_fpga", "origName": "lsu_freeze_c1_dc3_clkenff"},
    {"name": "lsu_freeze_c1_dc4_clkenff", "defName": "rvdff_fpga", "origName": "lsu_freeze_c1_dc4_clkenff"},
    {"name": "lsu_c1dc3_cgc", "defName": "rvoclkhdr", "origName": "lsu_c1dc3_cgc"},
    {"name": "lsu_c1dc4_cgc", "defName": "rvoclkhdr", "origName": "lsu_c1dc4_cgc"},
    {"name": "lsu_c1dc5_cgc", "defName": "rvoclkhdr", "origName": "lsu_c1dc5_cgc"},
    {"name": "lsu_c2dc3_cgc", "defName": "rvoclkhdr", "origName": "lsu_c2dc3_cgc"},
    {"name": "lsu_c2dc4_cgc", "defName": "rvoclkhdr", "origName": "lsu_c2dc4_cgc"},
    {"name": "lsu_c2dc5_cgc", "defName": "rvoclkhdr", "origName": "lsu_c2dc5_cgc"},
    {"name": "lsu_store_c1dc4_cgc", "defName": "rvoclkhdr", "origName": "lsu_store_c1dc4_cgc"},
    {"name": "lsu_store_c1dc5_cgc", "defName": "rvoclkhdr", "origName": "lsu_store_c1dc5_cgc"},
    {"name": "lsu_stbuf_c1_cgc", "defName": "rvoclkhdr", "origName": "lsu_stbuf_c1_cgc"},
    {"name": "lsu_bus_ibuf_c1_cgc", "defName": "rvoclkhdr", "origName": "lsu_bus_ibuf_c1_cgc"},
    {"name": "lsu_bus_obuf_c1_cgc", "defName": "rvoclkhdr", "origName": "lsu_bus_obuf_c1_cgc"},
    {"name": "lsu_bus_buf_c1_cgc", "defName": "rvoclkhdr", "origName": "lsu_bus_buf_c1_cgc"},
    {"name": "lsu_free_cgc", "defName": "rvoclkhdr", "origName": "lsu_free_cgc"}
  ]},
  {"name": "lsu_lsc_ctl", "origName": "lsu_lsc_ctl", "vars": [
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc1_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc1_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_store_c1_dc1_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_store_c1_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_store_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_store_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_store_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "i0_result_e4_eff", "dir": "input"},
    {"type": "logic", "name": "i1_result_e4_eff", "dir": "input"},
    {"type": "logic", "name": "i0_result_e2", "dir": "input"},
    {"type": "logic", "name": "ld_bus_error_dc3", "dir": "input"},
    {"type": "logic", "name": "ld_bus_error_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_double_ecc_error_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_i0_valid_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_dc2_up", "dir": "input"},
    {"type": "logic", "name": "flush_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_dc4", "dir": "input"},
    {"type": "logic", "name": "flush_dc5", "dir": "input"},
    {"type": "logic", "name": "exu_lsu_rs1_d", "dir": "input"},
    {"type": "logic", "name": "exu_lsu_rs2_d", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_p", "dir": "input"},
    {"type": "logic", "name": "dec_lsu_offset_d", "dir": "input"},
    {"type": "logic", "name": "picm_mask_data_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_ld_data_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_ld_data_corr_dc3", "dir": "input"},
    {"type": "logic", "name": "bus_read_data_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_result_corr_dc4", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc1", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc2", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc4", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc5", "dir": "output"},
    {"type": "logic", "name": "end_addr_dc1", "dir": "output"},
    {"type": "logic", "name": "end_addr_dc2", "dir": "output"},
    {"type": "logic", "name": "end_addr_dc3", "dir": "output"},
    {"type": "logic", "name": "end_addr_dc4", "dir": "output"},
    {"type": "logic", "name": "end_addr_dc5", "dir": "output"},
    {"type": "logic", "name": "store_data_dc2", "dir": "output"},
    {"type": "logic", "name": "store_data_dc3", "dir": "output"},
    {"type": "logic", "name": "store_data_dc4", "dir": "output"},
    {"type": "logic", "name": "store_data_dc5", "dir": "output"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "input"},
    {"type": "logic", "name": "lsu_exc_dc2", "dir": "output"},
    {"type": "lsu_error_pkt_t", "name": "lsu_error_pkt_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_single_ecc_error_incr", "dir": "output"},
    {"type": "logic", "name": "lsu_freeze_external_ints_dc3", "dir": "output"},
    {"type": "logic", "name": "is_sideeffects_dc2", "dir": "output"},
    {"type": "logic", "name": "is_sideeffects_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_commit_dc5", "dir": "output"},
    {"type": "logic", "name": "addr_in_dccm_dc1", "dir": "output"},
    {"type": "logic", "name": "addr_in_dccm_dc2", "dir": "output"},
    {"type": "logic", "name": "addr_in_dccm_dc3", "dir": "output"},
    {"type": "logic", "name": "addr_in_pic_dc1", "dir": "output"},
    {"type": "logic", "name": "addr_in_pic_dc2", "dir": "output"},
    {"type": "logic", "name": "addr_in_pic_dc3", "dir": "output"},
    {"type": "logic", "name": "addr_external_dc2", "dir": "output"},
    {"type": "logic", "name": "addr_external_dc3", "dir": "output"},
    {"type": "logic", "name": "addr_external_dc4", "dir": "output"},
    {"type": "logic", "name": "addr_external_dc5", "dir": "output"},
    {"type": "logic", "name": "dma_dccm_req", "dir": "input"},
    {"type": "logic", "name": "dma_mem_addr", "dir": "input"},
    {"type": "logic", "name": "dma_mem_sz", "dir": "input"},
    {"type": "logic", "name": "dma_mem_write", "dir": "input"},
    {"type": "logic", "name": "dma_mem_wdata", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4", "dir": "output"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "full_addr_dc1"},
    {"type": "logic", "name": "full_end_addr_dc1"},
    {"type": "logic", "name": "lsu_rs1_d"},
    {"type": "logic", "name": "lsu_offset_d"},
    {"type": "logic", "name": "rs1_dc1"},
    {"type": "logic", "name": "offset_dc1"},
    {"type": "logic", "name": "end_addr_offset_dc1"},
    {"type": "logic", "name": "lsu_ld_datafn_dc3"},
    {"type": "logic", "name": "lsu_ld_datafn_corr_dc3"},
    {"type": "logic", "name": "lsu_result_corr_dc3"},
    {"type": "logic", "name": "addr_offset_dc1"},
    {"type": "logic", "name": "dma_mem_wdata_shifted"},
    {"type": "logic", "name": "addr_external_dc1"},
    {"type": "logic", "name": "access_fault_dc1"},
    {"type": "logic", "name": "misaligned_fault_dc1"},
    {"type": "logic", "name": "access_fault_dc2"},
    {"type": "logic", "name": "misaligned_fault_dc2"},
    {"type": "logic", "name": "access_fault_dc3"},
    {"type": "logic", "name": "misaligned_fault_dc3"},
    {"type": "logic", "name": "store_data_d"},
    {"type": "logic", "name": "store_data_dc1"},
    {"type": "logic", "name": "store_data_pre_dc2"},
    {"type": "logic", "name": "store_data_pre_dc3"},
    {"type": "logic", "name": "store_data_dc2_in"},
    {"type": "logic", "name": "rs1_dc1_raw"},
    {"type": "lsu_pkt_t", "name": "dma_pkt_d"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1_in"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2_in"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3_in"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4_in"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5_in"}
  ], "instances": [
    {"name": "rs1ff", "defName": "rvdffe__W20", "origName": "rs1ff"},
    {"name": "offsetff", "defName": "rvdffe__Wc", "origName": "offsetff"},
    {"name": "lsadder", "defName": "rvlsadder", "origName": "lsadder"},
    {"name": "addrcheck", "defName": "lsu_addrcheck", "origName": "addrcheck"},
    {"name": "lsu_pkt_vlddc4ff", "defName": "rvdff", "origName": "lsu_pkt_vlddc4ff"},
    {"name": "lsu_pkt_vlddc5ff", "defName": "rvdff", "origName": "lsu_pkt_vlddc5ff"},
    {"name": "lsu_pkt_dc1ff", "defName": "rvdffe__W12", "origName": "lsu_pkt_dc1ff"},
    {"name": "lsu_pkt_dc2ff", "defName": "rvdffe__W12", "origName": "lsu_pkt_dc2ff"},
    {"name": "lsu_pkt_dc3ff", "defName": "rvdffe__W12", "origName": "lsu_pkt_dc3ff"},
    {"name": "lsu_pkt_dc4ff", "defName": "rvdff__W12", "origName": "lsu_pkt_dc4ff"},
    {"name": "lsu_pkt_dc5ff", "defName": "rvdff__W12", "origName": "lsu_pkt_dc5ff"},
    {"name": "lsu_result_corr_dc4ff", "defName": "rvdff__W20", "origName": "lsu_result_corr_dc4ff"},
    {"name": "sddc1ff", "defName": "rvdffe__W40", "origName": "sddc1ff"},
    {"name": "sddc2ff", "defName": "rvdffe__W40", "origName": "sddc2ff"},
    {"name": "sddc3ff", "defName": "rvdffe__W40", "origName": "sddc3ff"},
    {"name": "sddc4ff", "defName": "rvdff__W20", "origName": "sddc4ff"},
    {"name": "sddc5ff", "defName": "rvdff__W20", "origName": "sddc5ff"},
    {"name": "sadc2ff", "defName": "rvdffe__W20", "origName": "sadc2ff"},
    {"name": "sadc3ff", "defName": "rvdffe__W20", "origName": "sadc3ff"},
    {"name": "sadc4ff", "defName": "rvdff__W20", "origName": "sadc4ff"},
    {"name": "sadc5ff", "defName": "rvdff__W20", "origName": "sadc5ff"},
    {"name": "end_addr_dc2ff", "defName": "rvdffe__W20", "origName": "end_addr_dc2ff"},
    {"name": "end_addr_dc3ff", "defName": "rvdffe__W20", "origName": "end_addr_dc3ff"},
    {"name": "end_addr_dc4ff", "defName": "rvdff__W20", "origName": "end_addr_dc4ff"},
    {"name": "end_addr_dc5ff", "defName": "rvdff__W20", "origName": "end_addr_dc5ff"},
    {"name": "addr_in_dccm_dc2ff", "defName": "rvdff_fpga", "origName": "addr_in_dccm_dc2ff"},
    {"name": "addr_in_dccm_dc3ff", "defName": "rvdff_fpga", "origName": "addr_in_dccm_dc3ff"},
    {"name": "addr_in_pic_dc2ff", "defName": "rvdff_fpga", "origName": "addr_in_pic_dc2ff"},
    {"name": "addr_in_pic_dc3ff", "defName": "rvdff_fpga", "origName": "addr_in_pic_dc3ff"},
    {"name": "access_fault_dc2ff", "defName": "rvdff_fpga", "origName": "access_fault_dc2ff"},
    {"name": "access_fault_dc3ff", "defName": "rvdff_fpga", "origName": "access_fault_dc3ff"},
    {"name": "addr_external_dc2ff", "defName": "rvdff_fpga", "origName": "addr_external_dc2ff"},
    {"name": "addr_external_dc3ff", "defName": "rvdff_fpga", "origName": "addr_external_dc3ff"},
    {"name": "misaligned_fault_dc2ff", "defName": "rvdff_fpga", "origName": "misaligned_fault_dc2ff"},
    {"name": "misaligned_fault_dc3ff", "defName": "rvdff_fpga", "origName": "misaligned_fault_dc3ff"},
    {"name": "lsu_pkt_vlddc1ff", "defName": "rvdff_fpga", "origName": "lsu_pkt_vlddc1ff"},
    {"name": "lsu_pkt_vlddc2ff", "defName": "rvdff_fpga", "origName": "lsu_pkt_vlddc2ff"},
    {"name": "lsu_pkt_vlddc3ff", "defName": "rvdff_fpga", "origName": "lsu_pkt_vlddc3ff"},
    {"name": "addr_external_dc4ff", "defName": "rvdff", "origName": "addr_external_dc4ff"},
    {"name": "addr_external_dc5ff", "defName": "rvdff", "origName": "addr_external_dc5ff"}
  ]},
  {"name": "lsu_stbuf", "origName": "lsu_stbuf", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_stbuf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_free_c2_clk", "dir": "input"},
    {"type": "logic", "name": "load_stbuf_reqvld_dc3", "dir": "input"},
    {"type": "logic", "name": "store_stbuf_reqvld_dc3", "dir": "input"},
    {"type": "logic", "name": "addr_in_pic_dc2", "dir": "input"},
    {"type": "logic", "name": "addr_in_pic_dc3", "dir": "input"},
    {"type": "logic", "name": "addr_in_dccm_dc2", "dir": "input"},
    {"type": "logic", "name": "addr_in_dccm_dc3", "dir": "input"},
    {"type": "logic", "name": "store_ecc_datafn_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "store_ecc_datafn_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "isldst_dc1", "dir": "input"},
    {"type": "logic", "name": "dccm_ldst_dc2", "dir": "input"},
    {"type": "logic", "name": "dccm_ldst_dc3", "dir": "input"},
    {"type": "logic", "name": "single_ecc_error_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "single_ecc_error_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_commit_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_prior_dc5", "dir": "input"},
    {"type": "logic", "name": "stbuf_reqvld_any", "dir": "output"},
    {"type": "logic", "name": "stbuf_reqvld_flushed_any", "dir": "output"},
    {"type": "logic", "name": "stbuf_addr_in_pic_any", "dir": "output"},
    {"type": "logic", "name": "stbuf_byteen_any", "dir": "output"},
    {"type": "logic", "name": "stbuf_addr_any", "dir": "output"},
    {"type": "logic", "name": "stbuf_data_any", "dir": "output"},
    {"type": "logic", "name": "lsu_stbuf_commit_any", "dir": "input"},
    {"type": "logic", "name": "lsu_stbuf_full_any", "dir": "output"},
    {"type": "logic", "name": "lsu_stbuf_empty_any", "dir": "output"},
    {"type": "logic", "name": "lsu_stbuf_nodma_empty_any", "dir": "output"},
    {"type": "logic", "name": "lsu_load_ecc_stbuf_full_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_cmpen_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwddata_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "stbuf_fwddata_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DEPTH"},
    {"type": "logic", "name": "DATA_WIDTH"},
    {"type": "logic", "name": "BYTE_WIDTH"},
    {"type": "logic", "name": "DEPTH_LOG2"},
    {"type": "logic", "name": "stbuf_data_vld"},
    {"type": "logic", "name": "stbuf_drain_vld"},
    {"type": "logic", "name": "stbuf_flush_vld"},
    {"type": "logic", "name": "stbuf_addr_in_pic"},
    {"type": "logic", "name": "stbuf_dma"},
    {"type": "", "name": "stbuf_addr"},
    {"type": "", "name": "stbuf_byteen"},
    {"type": "", "name": "stbuf_data"},
    {"type": "logic", "name": "sel_lo"},
    {"type": "logic", "name": "stbuf_wr_en"},
    {"type": "logic", "name": "stbuf_data_en"},
    {"type": "logic", "name": "stbuf_drain_or_flush_en"},
    {"type": "logic", "name": "stbuf_flush_en"},
    {"type": "logic", "name": "stbuf_drain_en"},
    {"type": "logic", "name": "stbuf_reset"},
    {"type": "", "name": "stbuf_addrin"},
    {"type": "", "name": "stbuf_datain"},
    {"type": "", "name": "stbuf_byteenin"},
    {"type": "logic", "name": "ldst_byteen_dc3"},
    {"type": "logic", "name": "store_byteen_ext_dc3"},
    {"type": "logic", "name": "store_byteen_hi_dc3"},
    {"type": "logic", "name": "store_byteen_lo_dc3"},
    {"type": "logic", "name": "ldst_stbuf_reqvld_dc3"},
    {"type": "logic", "name": "dual_ecc_error_dc3"},
    {"type": "logic", "name": "dual_stbuf_write_dc3"},
    {"type": "logic", "name": "WrPtrEn"},
    {"type": "logic", "name": "RdPtrEn"},
    {"type": "logic", "name": "WrPtr"},
    {"type": "logic", "name": "RdPtr"},
    {"type": "logic", "name": "NxtWrPtr"},
    {"type": "logic", "name": "NxtRdPtr"},
    {"type": "logic", "name": "WrPtrPlus1"},
    {"type": "logic", "name": "WrPtrPlus1_dc5"},
    {"type": "logic", "name": "WrPtrPlus2"},
    {"type": "logic", "name": "RdPtrPlus1"},
    {"type": "logic", "name": "WrPtr_dc3"},
    {"type": "logic", "name": "WrPtr_dc4"},
    {"type": "logic", "name": "WrPtr_dc5"},
    {"type": "logic", "name": "ldst_dual_dc1"},
    {"type": "logic", "name": "ldst_dual_dc2"},
    {"type": "logic", "name": "ldst_dual_dc3"},
    {"type": "logic", "name": "ldst_dual_dc4"},
    {"type": "logic", "name": "ldst_dual_dc5"},
    {"type": "logic", "name": "ldst_stbuf_reqvld_dc4"},
    {"type": "logic", "name": "ldst_stbuf_reqvld_dc5"},
    {"type": "logic", "name": "dual_stbuf_write_dc4"},
    {"type": "logic", "name": "dual_stbuf_write_dc5"},
    {"type": "logic", "name": "stbuf_numvld_any"},
    {"type": "logic", "name": "stbuf_specvld_any"},
    {"type": "logic", "name": "stbuf_specvld_dc1"},
    {"type": "logic", "name": "stbuf_specvld_dc2"},
    {"type": "logic", "name": "stbuf_specvld_dc3"},
    {"type": "logic", "name": "stbuf_oneavl_any"},
    {"type": "logic", "name": "stbuf_twoavl_any"},
    {"type": "logic", "name": "cmpen_hi_dc2"},
    {"type": "logic", "name": "cmpen_lo_dc2"},
    {"type": "logic", "name": "jit_in_same_region"},
    {"type": "logic", "name": "cmpaddr_hi_dc2"},
    {"type": "logic", "name": "cmpaddr_lo_dc2"},
    {"type": "logic", "name": "stbuf_ldmatch_hi_hi"},
    {"type": "logic", "name": "stbuf_ldmatch_hi_lo"},
    {"type": "logic", "name": "stbuf_ldmatch_lo_hi"},
    {"type": "logic", "name": "stbuf_ldmatch_lo_lo"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_hi"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_lo"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_hi"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_lo"},
    {"type": "logic", "name": "stbuf_fwddata_hi_hi"},
    {"type": "logic", "name": "stbuf_fwddata_hi_lo"},
    {"type": "logic", "name": "stbuf_fwddata_lo_hi"},
    {"type": "logic", "name": "stbuf_fwddata_lo_lo"},
    {"type": "logic", "name": "stbuf_ldmatch_hi"},
    {"type": "logic", "name": "stbuf_ldmatch_lo"},
    {"type": "", "name": "stbuf_fwdbyteenvec_hi"},
    {"type": "", "name": "stbuf_fwdbyteenvec_lo"},
    {"type": "", "name": "stbuf_fwddatavec_hi"},
    {"type": "", "name": "stbuf_fwddatavec_lo"},
    {"type": "logic", "name": "stbuf_fwddata_hi_dc2"},
    {"type": "logic", "name": "stbuf_fwddata_lo_dc2"},
    {"type": "logic", "name": "stbuf_fwddata_hi_fn_dc2"},
    {"type": "logic", "name": "stbuf_fwddata_lo_fn_dc2"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_dc2"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_dc2"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_fn_dc2"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_fn_dc2"},
    {"type": "logic", "name": "stbuf_load_repair_dc5"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "j"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "int", "name": "i"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "stbuf_data_vldff", "defName": "rvdffsc", "origName": "stbuf_data_vldff"},
    {"name": "stbuf_drain_vldff", "defName": "rvdffsc", "origName": "stbuf_drain_vldff"},
    {"name": "stbuf_flush_vldff", "defName": "rvdffsc", "origName": "stbuf_flush_vldff"},
    {"name": "stbuf_dma_picff", "defName": "rvdffs", "origName": "stbuf_dma_picff"},
    {"name": "stbuf_addr_in_picff", "defName": "rvdffs", "origName": "stbuf_addr_in_picff"},
    {"name": "stbuf_addrff", "defName": "rvdffe__W10", "origName": "stbuf_addrff"},
    {"name": "stbuf_byteenff", "defName": "rvdffs__W4", "origName": "stbuf_byteenff"},
    {"name": "stbuf_dataff", "defName": "rvdffe__W20", "origName": "stbuf_dataff"},
    {"name": "WrPtr_dc4ff", "defName": "rvdff__W3", "origName": "WrPtr_dc4ff"},
    {"name": "WrPtr_dc5ff", "defName": "rvdff__W3", "origName": "WrPtr_dc5ff"},
    {"name": "ldst_dual_dc2ff", "defName": "rvdff_fpga", "origName": "ldst_dual_dc2ff"},
    {"name": "ldst_dual_dc3ff", "defName": "rvdff_fpga", "origName": "ldst_dual_dc3ff"},
    {"name": "stbuf_fwdbyteen_hi_dc3ff", "defName": "rvdff_fpga__W4", "origName": "stbuf_fwdbyteen_hi_dc3ff"},
    {"name": "stbuf_fwdbyteen_lo_dc3ff", "defName": "rvdff_fpga__W4", "origName": "stbuf_fwdbyteen_lo_dc3ff"},
    {"name": "ldst_dual_dc4ff", "defName": "rvdff", "origName": "ldst_dual_dc4ff"},
    {"name": "ldst_dual_dc5ff", "defName": "rvdff", "origName": "ldst_dual_dc5ff"},
    {"name": "dual_stbuf_write_dc4ff", "defName": "rvdff", "origName": "dual_stbuf_write_dc4ff"},
    {"name": "dual_stbuf_write_dc5ff", "defName": "rvdff", "origName": "dual_stbuf_write_dc5ff"},
    {"name": "ldst_reqvld_dc4ff", "defName": "rvdff", "origName": "ldst_reqvld_dc4ff"},
    {"name": "ldst_reqvld_dc5ff", "defName": "rvdff", "origName": "ldst_reqvld_dc5ff"},
    {"name": "WrPtrff", "defName": "rvdffs__W3", "origName": "WrPtrff"},
    {"name": "RdPtrff", "defName": "rvdffs__W3", "origName": "RdPtrff"},
    {"name": "stbuf_fwddata_hi_dc3ff", "defName": "rvdffe__W20", "origName": "stbuf_fwddata_hi_dc3ff"},
    {"name": "stbuf_fwddata_lo_dc3ff", "defName": "rvdffe__W20", "origName": "stbuf_fwddata_lo_dc3ff"}
  ]},
  {"name": "lsu_bus_intf", "origName": "lsu_bus_intf", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_ibuf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_obuf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_buf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_free_c2_clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_busm_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_busreq_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc4", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc5", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc4", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc5", "dir": "input"},
    {"type": "logic", "name": "addr_external_dc2", "dir": "input"},
    {"type": "logic", "name": "addr_external_dc3", "dir": "input"},
    {"type": "logic", "name": "addr_external_dc4", "dir": "input"},
    {"type": "logic", "name": "addr_external_dc5", "dir": "input"},
    {"type": "logic", "name": "store_data_dc2", "dir": "input"},
    {"type": "logic", "name": "store_data_dc3", "dir": "input"},
    {"type": "logic", "name": "store_data_dc4", "dir": "input"},
    {"type": "logic", "name": "store_data_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_commit_dc5", "dir": "input"},
    {"type": "logic", "name": "is_sideeffects_dc2", "dir": "input"},
    {"type": "logic", "name": "is_sideeffects_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_dc2_up", "dir": "input"},
    {"type": "logic", "name": "flush_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_dc4", "dir": "input"},
    {"type": "logic", "name": "flush_dc5", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_cancel_e4", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_busreq_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_pend_any", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_full_any", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_empty_any", "dir": "output"},
    {"type": "logic", "name": "bus_read_data_dc3", "dir": "output"},
    {"type": "logic", "name": "ld_bus_error_dc3", "dir": "output"},
    {"type": "logic", "name": "ld_bus_error_addr_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_error", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_busy", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "ld_freeze_dc3"},
    {"type": "logic", "name": "lsu_bus_clk_en_q"},
    {"type": "logic", "name": "ldst_dual_dc1"},
    {"type": "logic", "name": "ldst_dual_dc2"},
    {"type": "logic", "name": "ldst_dual_dc3"},
    {"type": "logic", "name": "ldst_dual_dc4"},
    {"type": "logic", "name": "ldst_dual_dc5"},
    {"type": "logic", "name": "lsu_busreq_dc3"},
    {"type": "logic", "name": "lsu_busreq_dc4"},
    {"type": "logic", "name": "ldst_byteen_dc2"},
    {"type": "logic", "name": "ldst_byteen_dc3"},
    {"type": "logic", "name": "ldst_byteen_dc4"},
    {"type": "logic", "name": "ldst_byteen_dc5"},
    {"type": "logic", "name": "ldst_byteen_ext_dc2"},
    {"type": "logic", "name": "ldst_byteen_ext_dc3"},
    {"type": "logic", "name": "ldst_byteen_ext_dc4"},
    {"type": "logic", "name": "ldst_byteen_ext_dc5"},
    {"type": "logic", "name": "ldst_byteen_hi_dc2"},
    {"type": "logic", "name": "ldst_byteen_hi_dc3"},
    {"type": "logic", "name": "ldst_byteen_hi_dc4"},
    {"type": "logic", "name": "ldst_byteen_hi_dc5"},
    {"type": "logic", "name": "ldst_byteen_lo_dc2"},
    {"type": "logic", "name": "ldst_byteen_lo_dc3"},
    {"type": "logic", "name": "ldst_byteen_lo_dc4"},
    {"type": "logic", "name": "ldst_byteen_lo_dc5"},
    {"type": "logic", "name": "is_sideeffects_dc4"},
    {"type": "logic", "name": "is_sideeffects_dc5"},
    {"type": "logic", "name": "store_data_ext_dc3"},
    {"type": "logic", "name": "store_data_ext_dc4"},
    {"type": "logic", "name": "store_data_ext_dc5"},
    {"type": "logic", "name": "store_data_hi_dc3"},
    {"type": "logic", "name": "store_data_hi_dc4"},
    {"type": "logic", "name": "store_data_hi_dc5"},
    {"type": "logic", "name": "store_data_lo_dc3"},
    {"type": "logic", "name": "store_data_lo_dc4"},
    {"type": "logic", "name": "store_data_lo_dc5"},
    {"type": "logic", "name": "addr_match_dw_lo_dc5_dc4"},
    {"type": "logic", "name": "addr_match_dw_lo_dc5_dc3"},
    {"type": "logic", "name": "addr_match_dw_lo_dc5_dc2"},
    {"type": "logic", "name": "addr_match_word_lo_dc5_dc4"},
    {"type": "logic", "name": "addr_match_word_lo_dc5_dc3"},
    {"type": "logic", "name": "addr_match_word_lo_dc5_dc2"},
    {"type": "logic", "name": "no_word_merge_dc5"},
    {"type": "logic", "name": "no_dword_merge_dc5"},
    {"type": "logic", "name": "ld_addr_dc3hit_lo_lo"},
    {"type": "logic", "name": "ld_addr_dc3hit_hi_lo"},
    {"type": "logic", "name": "ld_addr_dc3hit_lo_hi"},
    {"type": "logic", "name": "ld_addr_dc3hit_hi_hi"},
    {"type": "logic", "name": "ld_addr_dc4hit_lo_lo"},
    {"type": "logic", "name": "ld_addr_dc4hit_hi_lo"},
    {"type": "logic", "name": "ld_addr_dc4hit_lo_hi"},
    {"type": "logic", "name": "ld_addr_dc4hit_hi_hi"},
    {"type": "logic", "name": "ld_addr_dc5hit_lo_lo"},
    {"type": "logic", "name": "ld_addr_dc5hit_hi_lo"},
    {"type": "logic", "name": "ld_addr_dc5hit_lo_hi"},
    {"type": "logic", "name": "ld_addr_dc5hit_hi_hi"},
    {"type": "logic", "name": "ld_byte_dc3hit_lo_lo"},
    {"type": "logic", "name": "ld_byte_dc3hit_hi_lo"},
    {"type": "logic", "name": "ld_byte_dc3hit_lo_hi"},
    {"type": "logic", "name": "ld_byte_dc3hit_hi_hi"},
    {"type": "logic", "name": "ld_byte_dc4hit_lo_lo"},
    {"type": "logic", "name": "ld_byte_dc4hit_hi_lo"},
    {"type": "logic", "name": "ld_byte_dc4hit_lo_hi"},
    {"type": "logic", "name": "ld_byte_dc4hit_hi_hi"},
    {"type": "logic", "name": "ld_byte_dc5hit_lo_lo"},
    {"type": "logic", "name": "ld_byte_dc5hit_hi_lo"},
    {"type": "logic", "name": "ld_byte_dc5hit_lo_hi"},
    {"type": "logic", "name": "ld_byte_dc5hit_hi_hi"},
    {"type": "logic", "name": "ld_byte_hit_lo"},
    {"type": "logic", "name": "ld_byte_dc3hit_lo"},
    {"type": "logic", "name": "ld_byte_dc4hit_lo"},
    {"type": "logic", "name": "ld_byte_dc5hit_lo"},
    {"type": "logic", "name": "ld_byte_hit_hi"},
    {"type": "logic", "name": "ld_byte_dc3hit_hi"},
    {"type": "logic", "name": "ld_byte_dc4hit_hi"},
    {"type": "logic", "name": "ld_byte_dc5hit_hi"},
    {"type": "logic", "name": "ld_fwddata_dc3pipe_lo"},
    {"type": "logic", "name": "ld_fwddata_dc4pipe_lo"},
    {"type": "logic", "name": "ld_fwddata_dc5pipe_lo"},
    {"type": "logic", "name": "ld_fwddata_dc3pipe_hi"},
    {"type": "logic", "name": "ld_fwddata_dc4pipe_hi"},
    {"type": "logic", "name": "ld_fwddata_dc5pipe_hi"},
    {"type": "logic", "name": "ld_byte_hit_buf_lo"},
    {"type": "logic", "name": "ld_byte_hit_buf_hi"},
    {"type": "logic", "name": "ld_fwddata_buf_lo"},
    {"type": "logic", "name": "ld_fwddata_buf_hi"},
    {"type": "logic", "name": "ld_hit_rdbuf_hi"},
    {"type": "logic", "name": "ld_hit_rdbuf_lo"},
    {"type": "logic", "name": "ld_fwddata_rdbuf_hi"},
    {"type": "logic", "name": "ld_fwddata_rdbuf_lo"},
    {"type": "logic", "name": "ld_fwddata_lo"},
    {"type": "logic", "name": "ld_fwddata_hi"},
    {"type": "logic", "name": "ld_fwddata_dc2"},
    {"type": "logic", "name": "ld_fwddata_dc3"},
    {"type": "logic", "name": "ld_bus_data_dc3"},
    {"type": "logic", "name": "ld_full_hit_hi_dc2"},
    {"type": "logic", "name": "ld_full_hit_lo_dc2"},
    {"type": "logic", "name": "ld_hit_dc2"},
    {"type": "logic", "name": "ld_full_hit_dc2"},
    {"type": "logic", "name": "ld_full_hit_dc3"},
    {"type": "logic", "name": "is_aligned_dc5"},
    {"type": "logic", "name": "ld_fwddata_dc2_nc"},
    {"type": "logic", "name": "lsu_write_buffer_empty_any"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"}
  ], "instances": [
    {"name": "bus_buffer", "defName": "lsu_bus_buffer", "origName": "bus_buffer"},
    {"name": "clken_ff", "defName": "rvdff", "origName": "clken_ff"},
    {"name": "ldst_dual_dc2ff", "defName": "rvdff_fpga", "origName": "ldst_dual_dc2ff"},
    {"name": "lsu_full_hit_dc3ff", "defName": "rvdff_fpga", "origName": "lsu_full_hit_dc3ff"},
    {"name": "ldst_dual_dc3ff", "defName": "rvdff_fpga", "origName": "ldst_dual_dc3ff"},
    {"name": "lsu_byten_dc3ff", "defName": "rvdff_fpga__W4", "origName": "lsu_byten_dc3ff"},
    {"name": "lsu_fwddata_dc3ff", "defName": "rvdff__W20", "origName": "lsu_fwddata_dc3ff"},
    {"name": "ldst_dual_dc4ff", "defName": "rvdff", "origName": "ldst_dual_dc4ff"},
    {"name": "ldst_dual_dc5ff", "defName": "rvdff", "origName": "ldst_dual_dc5ff"},
    {"name": "is_sideeffects_dc4ff", "defName": "rvdff", "origName": "is_sideeffects_dc4ff"},
    {"name": "is_sideeffects_dc5ff", "defName": "rvdff", "origName": "is_sideeffects_dc5ff"},
    {"name": "lsu_byten_dc4ff", "defName": "rvdff__W4", "origName": "lsu_byten_dc4ff"},
    {"name": "lsu_byten_dc5ff", "defName": "rvdff__W4", "origName": "lsu_byten_dc5ff"}
  ]},
  {"name": "lsu_ecc", "origName": "lsu_ecc", "vars": [
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_dccm_rden_dc3", "dir": "input"},
    {"type": "logic", "name": "addr_in_dccm_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "store_data_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_data_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwddata_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwddata_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_data_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_data_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_data_ecc_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_data_ecc_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_core_ecc_disable", "dir": "input"},
    {"type": "logic", "name": "store_ecc_datafn_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "store_ecc_datafn_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "stbuf_ecc_any", "dir": "output"},
    {"type": "logic", "name": "single_ecc_error_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "single_ecc_error_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_single_ecc_error_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_double_ecc_error_dc3", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DCCM_ENABLE"},
    {"type": "logic", "name": "sec_data_hi_dc3"},
    {"type": "logic", "name": "sec_data_lo_dc3"},
    {"type": "logic", "name": "double_ecc_error_hi_dc3"},
    {"type": "logic", "name": "double_ecc_error_lo_dc3"},
    {"type": "logic", "name": "ldst_dual_dc3"},
    {"type": "logic", "name": "is_ldst_dc3"},
    {"type": "logic", "name": "is_ldst_hi_dc3"},
    {"type": "logic", "name": "is_ldst_lo_dc3"},
    {"type": "logic", "name": "ldst_byteen_dc3"},
    {"type": "logic", "name": "store_byteen_dc3"},
    {"type": "logic", "name": "store_byteen_ext_dc3"},
    {"type": "logic", "name": "store_byteen_hi_dc3"},
    {"type": "logic", "name": "store_byteen_lo_dc3"},
    {"type": "logic", "name": "store_data_ext_dc3"},
    {"type": "logic", "name": "store_data_hi_dc3"},
    {"type": "logic", "name": "store_data_lo_dc3"},
    {"type": "logic", "name": "ecc_out_hi_nc"},
    {"type": "logic", "name": "ecc_out_lo_nc"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "lsu_ecc_decode_hi", "defName": "rvecc_decode", "origName": "lsu_ecc_decode_hi"},
    {"name": "lsu_ecc_decode_lo", "defName": "rvecc_decode", "origName": "lsu_ecc_decode_lo"},
    {"name": "lsu_ecc_encode", "defName": "rvecc_encode", "origName": "lsu_ecc_encode"}
  ]},
  {"name": "lsu_dccm_ctl", "origName": "lsu_dccm_ctl", "vars": [
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_dccm_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_pic_c1_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "input"},
    {"type": "logic", "name": "addr_in_dccm_dc1", "dir": "input"},
    {"type": "logic", "name": "addr_in_pic_dc1", "dir": "input"},
    {"type": "logic", "name": "addr_in_pic_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_reqvld_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_addr_in_pic_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_addr_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_data_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_ecc_any", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwddata_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwddata_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwdbyteen_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "stbuf_fwdbyteen_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_double_ecc_error_dc3", "dir": "input"},
    {"type": "logic", "name": "store_ecc_datafn_hi_dc3", "dir": "input"},
    {"type": "logic", "name": "store_ecc_datafn_lo_dc3", "dir": "input"},
    {"type": "logic", "name": "dccm_data_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_data_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_data_ecc_hi_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_data_ecc_lo_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_ld_data_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_ld_data_corr_dc3", "dir": "output"},
    {"type": "logic", "name": "picm_mask_data_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_stbuf_commit_any", "dir": "output"},
    {"type": "logic", "name": "lsu_dccm_rden_dc3", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_rvalid", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_ecc_error", "dir": "output"},
    {"type": "logic", "name": "dccm_dma_rdata", "dir": "output"},
    {"type": "logic", "name": "dccm_wren", "dir": "output"},
    {"type": "logic", "name": "dccm_rden", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_addr", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_lo", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_addr_hi", "dir": "output"},
    {"type": "logic", "name": "dccm_wr_data", "dir": "output"},
    {"type": "logic", "name": "dccm_rd_data_lo", "dir": "input"},
    {"type": "logic", "name": "dccm_rd_data_hi", "dir": "input"},
    {"type": "logic", "name": "picm_wren", "dir": "output"},
    {"type": "logic", "name": "picm_rden", "dir": "output"},
    {"type": "logic", "name": "picm_mken", "dir": "output"},
    {"type": "logic", "name": "picm_addr", "dir": "output"},
    {"type": "logic", "name": "picm_wr_data", "dir": "output"},
    {"type": "logic", "name": "picm_rd_data", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DCCM_ENABLE"},
    {"type": "logic", "name": "DCCM_WIDTH_BITS"},
    {"type": "logic", "name": "PIC_BITS"},
    {"type": "logic", "name": "lsu_dccm_rden_dc1"},
    {"type": "logic", "name": "lsu_dccm_rden_dc2"},
    {"type": "logic", "name": "dccm_data_hi_dc2"},
    {"type": "logic", "name": "dccm_data_lo_dc2"},
    {"type": "logic", "name": "dccm_data_ecc_hi_dc2"},
    {"type": "logic", "name": "dccm_data_ecc_lo_dc2"},
    {"type": "logic", "name": "dccm_dout_dc3"},
    {"type": "logic", "name": "dccm_corr_dout_dc3"},
    {"type": "logic", "name": "stbuf_fwddata_dc3"},
    {"type": "logic", "name": "stbuf_fwdbyteen_dc3"},
    {"type": "logic", "name": "lsu_rdata_dc3"},
    {"type": "logic", "name": "lsu_rdata_corr_dc3"},
    {"type": "logic", "name": "picm_rd_data_dc3"},
    {"type": "logic", "name": "picm_rd_data_lo_dc3"},
    {"type": "logic", "name": "lsu_ld_data_dc3_nc"},
    {"type": "logic", "name": "lsu_ld_data_corr_dc3_nc"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "picm_data_ff", "defName": "rvdffe__W20", "origName": "picm_data_ff"},
    {"name": "dccm_rden_dc2ff", "defName": "rvdff_fpga", "origName": "dccm_rden_dc2ff"},
    {"name": "dccm_rden_dc3ff", "defName": "rvdff_fpga", "origName": "dccm_rden_dc3ff"},
    {"name": "dccm_data_hi_ff", "defName": "rvdff_fpga__W20", "origName": "dccm_data_hi_ff"},
    {"name": "dccm_data_lo_ff", "defName": "rvdff_fpga__W20", "origName": "dccm_data_lo_ff"},
    {"name": "dccm_data_ecc_hi_ff", "defName": "rvdff_fpga__W7", "origName": "dccm_data_ecc_hi_ff"},
    {"name": "dccm_data_ecc_lo_ff", "defName": "rvdff_fpga__W7", "origName": "dccm_data_ecc_lo_ff"}
  ]},
  {"name": "lsu_trigger", "origName": "lsu_trigger", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "lsu_free_c2_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "port", "name": "trigger_pkt_any", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_result_dc3", "dir": "input"},
    {"type": "logic", "name": "store_data_dc3", "dir": "input"},
    {"type": "logic", "name": "lsu_trigger_match_dc3", "dir": "output"},
    {"type": "", "name": "lsu_match_data"},
    {"type": "logic", "name": "lsu_trigger_data_match"},
    {"type": "logic", "name": "store_data_trigger_dc3"},
    {"type": "integer", "name": "i"}
  ], "instances": [
    {"name": "trigger_match", "defName": "rvmaskandmatch", "origName": "trigger_match"},
    {"name": "trigger_match", "defName": "rvmaskandmatch", "origName": "trigger_match"},
    {"name": "trigger_match", "defName": "rvmaskandmatch", "origName": "trigger_match"},
    {"name": "trigger_match", "defName": "rvmaskandmatch", "origName": "trigger_match"}
  ]},
  {"name": "ram_16384x39", "origName": "ram_16384x39", "vars": [
    {"type": "logic", "name": "CLK", "dir": "input"},
    {"type": "logic", "name": "ADR", "dir": "input"},
    {"type": "logic", "name": "D", "dir": "input"},
    {"type": "logic", "name": "Q", "dir": "output"},
    {"type": "logic", "name": "WE", "dir": "input"},
    {"type": "", "name": "ram_core"}
  ], "instances": []},
  {"name": "ram_2048x39", "origName": "ram_2048x39", "vars": [
    {"type": "logic", "name": "CLK", "dir": "input"},
    {"type": "logic", "name": "ADR", "dir": "input"},
    {"type": "logic", "name": "D", "dir": "input"},
    {"type": "logic", "name": "Q", "dir": "output"},
    {"type": "logic", "name": "WE", "dir": "input"},
    {"type": "", "name": "ram_core"}
  ], "instances": []},
  {"name": "ifu_compress_ctl", "origName": "ifu_compress_ctl", "vars": [
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "legal", "dir": "output"},
    {"type": "logic", "name": "i"},
    {"type": "logic", "name": "o"},
    {"type": "logic", "name": "l1"},
    {"type": "logic", "name": "l2"},
    {"type": "logic", "name": "l3"},
    {"type": "logic", "name": "rs2d"},
    {"type": "logic", "name": "rdd"},
    {"type": "logic", "name": "rdpd"},
    {"type": "logic", "name": "rs2pd"},
    {"type": "logic", "name": "rdrd"},
    {"type": "logic", "name": "rdrs1"},
    {"type": "logic", "name": "rs2rs2"},
    {"type": "logic", "name": "rdprd"},
    {"type": "logic", "name": "rdprs1"},
    {"type": "logic", "name": "rs2prs2"},
    {"type": "logic", "name": "rs2prd"},
    {"type": "logic", "name": "uimm9_2"},
    {"type": "logic", "name": "ulwimm6_2"},
    {"type": "logic", "name": "ulwspimm7_2"},
    {"type": "logic", "name": "rdeq2"},
    {"type": "logic", "name": "rdeq1"},
    {"type": "logic", "name": "rs1eq2"},
    {"type": "logic", "name": "sbroffset8_1"},
    {"type": "logic", "name": "simm9_4"},
    {"type": "logic", "name": "simm5_0"},
    {"type": "logic", "name": "sjaloffset11_1"},
    {"type": "logic", "name": "sluimm17_12"},
    {"type": "logic", "name": "uimm5_0"},
    {"type": "logic", "name": "uswimm6_2"},
    {"type": "logic", "name": "uswspimm7_2"},
    {"type": "logic", "name": "simm5d"},
    {"type": "logic", "name": "uimm9d"},
    {"type": "logic", "name": "simm9d"},
    {"type": "logic", "name": "ulwimm6d"},
    {"type": "logic", "name": "ulwspimm7d"},
    {"type": "logic", "name": "uimm5d"},
    {"type": "logic", "name": "sjald"},
    {"type": "logic", "name": "sluimmd"},
    {"type": "logic", "name": "sbr8d"},
    {"type": "logic", "name": "uswimm6d"},
    {"type": "logic", "name": "uswspimm7d"}
  ], "instances": []},
  {"name": "dec_dec_ctl", "origName": "dec_dec_ctl", "vars": [
    {"type": "logic", "name": "inst", "dir": "input"},
    {"type": "dec_pkt_t", "name": "out", "dir": "output"},
    {"type": "logic", "name": "i"}
  ], "instances": []},
  {"name": "dec_timer_ctl", "origName": "dec_timer_ctl", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "free_clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wen_wb_mod", "dir": "input"},
    {"type": "logic", "name": "dec_csr_rdaddr_d", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wraddr_wb", "dir": "input"},
    {"type": "logic", "name": "dec_csr_wrdata_wb", "dir": "input"},
    {"type": "logic", "name": "dec_pause_state", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_pmu_fw_halted", "dir": "input"},
    {"type": "logic", "name": "internal_dbg_halt_timers", "dir": "input"},
    {"type": "logic", "name": "dec_timer_rddata_d", "dir": "output"},
    {"type": "logic", "name": "dec_timer_read_d", "dir": "output"},
    {"type": "logic", "name": "dec_timer_t0_pulse", "dir": "output"},
    {"type": "logic", "name": "dec_timer_t1_pulse", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "mitcnt0_ns"},
    {"type": "logic", "name": "mitcnt0"},
    {"type": "logic", "name": "mitcnt1_ns"},
    {"type": "logic", "name": "mitcnt1"},
    {"type": "logic", "name": "mitb0"},
    {"type": "logic", "name": "mitb1"},
    {"type": "logic", "name": "mitb0_b"},
    {"type": "logic", "name": "mitb1_b"},
    {"type": "logic", "name": "mitcnt0_inc"},
    {"type": "logic", "name": "mitcnt1_inc"},
    {"type": "logic", "name": "mitctl0_ns"},
    {"type": "logic", "name": "mitctl0"},
    {"type": "logic", "name": "mitctl1_ns"},
    {"type": "logic", "name": "mitctl1"},
    {"type": "logic", "name": "wr_mitcnt0_wb"},
    {"type": "logic", "name": "wr_mitcnt1_wb"},
    {"type": "logic", "name": "wr_mitb0_wb"},
    {"type": "logic", "name": "wr_mitb1_wb"},
    {"type": "logic", "name": "wr_mitctl0_wb"},
    {"type": "logic", "name": "wr_mitctl1_wb"},
    {"type": "logic", "name": "mitcnt0_inc_ok"},
    {"type": "logic", "name": "mitcnt1_inc_ok"},
    {"type": "logic", "name": "mitcnt0_cout_nc"},
    {"type": "logic", "name": "mitcnt1_cout_nc"},
    {"type": "logic", "name": "mit0_match_ns"},
    {"type": "logic", "name": "mit1_match_ns"},
    {"type": "logic", "name": "mitctl0_0_b_ns"},
    {"type": "logic", "name": "mitctl0_0_b"},
    {"type": "logic", "name": "mitctl1_0_b_ns"},
    {"type": "logic", "name": "mitctl1_0_b"},
    {"type": "logic", "name": "csr_mitctl0"},
    {"type": "logic", "name": "csr_mitctl1"},
    {"type": "logic", "name": "csr_mitb0"},
    {"type": "logic", "name": "csr_mitb1"},
    {"type": "logic", "name": "csr_mitcnt0"},
    {"type": "logic", "name": "csr_mitcnt1"}
  ], "instances": [
    {"name": "mitcnt0_ff", "defName": "rvdffe__W20", "origName": "mitcnt0_ff"},
    {"name": "mitcnt1_ff", "defName": "rvdffe__W20", "origName": "mitcnt1_ff"},
    {"name": "mitb0_ff", "defName": "rvdffe__W20", "origName": "mitb0_ff"},
    {"name": "mitb1_ff", "defName": "rvdffe__W20", "origName": "mitb1_ff"},
    {"name": "mitctl0_ff", "defName": "rvdff__W3", "origName": "mitctl0_ff"},
    {"name": "mitctl1_ff", "defName": "rvdff__W3", "origName": "mitctl1_ff"}
  ]},
  {"name": "lsu_addrcheck", "origName": "lsu_addrcheck", "vars": [
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "start_addr_dc1", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc1", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_mrac_ff", "dir": "input"},
    {"type": "logic", "name": "is_sideeffects_dc2", "dir": "output"},
    {"type": "logic", "name": "is_sideeffects_dc3", "dir": "output"},
    {"type": "logic", "name": "addr_in_dccm_dc1", "dir": "output"},
    {"type": "logic", "name": "addr_in_pic_dc1", "dir": "output"},
    {"type": "logic", "name": "addr_external_dc1", "dir": "output"},
    {"type": "logic", "name": "access_fault_dc1", "dir": "output"},
    {"type": "logic", "name": "misaligned_fault_dc1", "dir": "output"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DCCM_REGION"},
    {"type": "logic", "name": "PIC_REGION"},
    {"type": "logic", "name": "ICCM_REGION"},
    {"type": "logic", "name": "ICCM_ENABLE"},
    {"type": "logic", "name": "DCCM_ENABLE"},
    {"type": "logic", "name": "is_sideeffects_dc1"},
    {"type": "logic", "name": "is_aligned_dc1"},
    {"type": "logic", "name": "start_addr_in_dccm_dc1"},
    {"type": "logic", "name": "end_addr_in_dccm_dc1"},
    {"type": "logic", "name": "start_addr_in_dccm_region_dc1"},
    {"type": "logic", "name": "end_addr_in_dccm_region_dc1"},
    {"type": "logic", "name": "start_addr_in_pic_dc1"},
    {"type": "logic", "name": "end_addr_in_pic_dc1"},
    {"type": "logic", "name": "start_addr_in_pic_region_dc1"},
    {"type": "logic", "name": "end_addr_in_pic_region_dc1"},
    {"type": "logic", "name": "csr_idx"},
    {"type": "logic", "name": "addr_in_iccm"},
    {"type": "logic", "name": "non_dccm_access_ok"}
  ], "instances": [
    {"name": "start_addr_dccm_rangecheck", "defName": "rvrangecheck__Cf0040000_CB40", "origName": "start_addr_dccm_rangecheck"},
    {"name": "end_addr_dccm_rangecheck", "defName": "rvrangecheck__Cf0040000_CB40", "origName": "end_addr_dccm_rangecheck"},
    {"name": "start_addr_pic_rangecheck", "defName": "rvrangecheck__Cf00c0000_CB20", "origName": "start_addr_pic_rangecheck"},
    {"name": "end_addr_pic_rangecheck", "defName": "rvrangecheck__Cf00c0000_CB20", "origName": "end_addr_pic_rangecheck"},
    {"name": "is_sideeffects_dc2ff", "defName": "rvdff_fpga", "origName": "is_sideeffects_dc2ff"},
    {"name": "is_sideeffects_dc3ff", "defName": "rvdff_fpga", "origName": "is_sideeffects_dc3ff"}
  ]},
  {"name": "lsu_bus_buffer", "origName": "lsu_bus_buffer", "vars": [
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_dccm_nonblock_dma_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_wb_coalescing_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_ld_miss_byp_wb_disable", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_sideeffect_posted_disable", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c1_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc4_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_c2_dc5_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c1_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_c2_dc3_clken", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_ibuf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_obuf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_buf_c1_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_free_c2_clk", "dir": "input"},
    {"type": "logic", "name": "lsu_busm_clk", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc1", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc2", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc3", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc4", "dir": "input"},
    {"type": "lsu_pkt_t", "name": "lsu_pkt_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_addr_dc5", "dir": "input"},
    {"type": "logic", "name": "end_addr_dc5", "dir": "input"},
    {"type": "logic", "name": "store_data_dc5", "dir": "input"},
    {"type": "logic", "name": "no_word_merge_dc5", "dir": "input"},
    {"type": "logic", "name": "no_dword_merge_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_busreq_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_busreq_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_busreq_dc4", "dir": "output"},
    {"type": "logic", "name": "lsu_busreq_dc5", "dir": "output"},
    {"type": "logic", "name": "ld_full_hit_dc2", "dir": "input"},
    {"type": "logic", "name": "flush_dc2_up", "dir": "input"},
    {"type": "logic", "name": "flush_dc3", "dir": "input"},
    {"type": "logic", "name": "flush_dc4", "dir": "input"},
    {"type": "logic", "name": "flush_dc5", "dir": "input"},
    {"type": "logic", "name": "lsu_freeze_dc3", "dir": "input"},
    {"type": "logic", "name": "dec_tlu_cancel_e4", "dir": "input"},
    {"type": "logic", "name": "lsu_commit_dc5", "dir": "input"},
    {"type": "logic", "name": "is_sideeffects_dc2", "dir": "input"},
    {"type": "logic", "name": "is_sideeffects_dc5", "dir": "input"},
    {"type": "logic", "name": "ldst_dual_dc1", "dir": "input"},
    {"type": "logic", "name": "ldst_dual_dc2", "dir": "input"},
    {"type": "logic", "name": "ldst_dual_dc3", "dir": "input"},
    {"type": "logic", "name": "ldst_dual_dc4", "dir": "input"},
    {"type": "logic", "name": "ldst_dual_dc5", "dir": "input"},
    {"type": "logic", "name": "ldst_byteen_ext_dc2", "dir": "input"},
    {"type": "logic", "name": "ld_freeze_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_pend_any", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_full_any", "dir": "output"},
    {"type": "logic", "name": "lsu_bus_buffer_empty_any", "dir": "output"},
    {"type": "logic", "name": "ld_bus_error_dc3", "dir": "output"},
    {"type": "logic", "name": "ld_bus_error_addr_dc3", "dir": "output"},
    {"type": "logic", "name": "ld_bus_data_dc3", "dir": "output"},
    {"type": "logic", "name": "ld_byte_hit_buf_lo", "dir": "output"},
    {"type": "logic", "name": "ld_byte_hit_buf_hi", "dir": "output"},
    {"type": "logic", "name": "ld_fwddata_buf_lo", "dir": "output"},
    {"type": "logic", "name": "ld_fwddata_buf_hi", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_load_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_store_any", "dir": "output"},
    {"type": "logic", "name": "lsu_imprecise_error_addr_any", "dir": "output"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc2", "dir": "input"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_tag_dc3", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_inv_tag_dc5", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data_tag", "dir": "output"},
    {"type": "logic", "name": "lsu_nonblock_load_data", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_trxn", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_misaligned", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_error", "dir": "output"},
    {"type": "logic", "name": "lsu_pmu_bus_busy", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_awid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awaddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_awqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_wdata", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wstrb", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_wlast", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_bresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_bid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arvalid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arready", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_arid", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_araddr", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arregion", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlen", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arsize", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arburst", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arlock", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arcache", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arprot", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_arqos", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rvalid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rready", "dir": "output"},
    {"type": "logic", "name": "lsu_axi_rid", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rdata", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rresp", "dir": "input"},
    {"type": "logic", "name": "lsu_axi_rlast", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_clk_en", "dir": "input"},
    {"type": "logic", "name": "lsu_bus_clk_en_q", "dir": "input"},
    {"type": "logic", "name": "TOTAL_INT"},
    {"type": "logic", "name": "DCCM_BITS"},
    {"type": "logic", "name": "DCCM_BANK_BITS"},
    {"type": "logic", "name": "DCCM_NUM_BANKS"},
    {"type": "logic", "name": "DCCM_DATA_WIDTH"},
    {"type": "logic", "name": "DCCM_FDATA_WIDTH"},
    {"type": "logic", "name": "DCCM_BYTE_WIDTH"},
    {"type": "logic", "name": "DCCM_ECC_WIDTH"},
    {"type": "logic", "name": "LSU_RDBUF_DEPTH"},
    {"type": "logic", "name": "DMA_BUF_DEPTH"},
    {"type": "logic", "name": "LSU_STBUF_DEPTH"},
    {"type": "logic", "name": "LSU_SB_BITS"},
    {"type": "logic", "name": "DEC_INSTBUF_DEPTH"},
    {"type": "logic", "name": "ICCM_SIZE"},
    {"type": "logic", "name": "ICCM_BITS"},
    {"type": "logic", "name": "ICCM_NUM_BANKS"},
    {"type": "logic", "name": "ICCM_BANK_BITS"},
    {"type": "logic", "name": "ICCM_INDEX_BITS"},
    {"type": "logic", "name": "ICCM_BANK_HI"},
    {"type": "logic", "name": "ICACHE_TAG_HIGH"},
    {"type": "logic", "name": "ICACHE_TAG_LOW"},
    {"type": "logic", "name": "ICACHE_IC_DEPTH"},
    {"type": "logic", "name": "ICACHE_TAG_DEPTH"},
    {"type": "logic", "name": "LSU_BUS_TAG"},
    {"type": "logic", "name": "DMA_BUS_TAG"},
    {"type": "logic", "name": "SB_BUS_TAG"},
    {"type": "logic", "name": "IFU_BUS_TAG"},
    {"type": "logic", "name": "DEPTH"},
    {"type": "logic", "name": "DEPTH_LOG2"},
    {"type": "logic", "name": "TIMER"},
    {"type": "logic", "name": "TIMER_LOG2"},
    {"type": "logic", "name": "TIMER_MAX"},
    {"type": "logic", "name": "ldst_byteen_hi_dc2"},
    {"type": "logic", "name": "ldst_byteen_lo_dc2"},
    {"type": "logic", "name": "ld_addr_hitvec_lo"},
    {"type": "logic", "name": "ld_addr_hitvec_hi"},
    {"type": "", "name": "ld_byte_hitvec_lo"},
    {"type": "", "name": "ld_byte_hitvec_hi"},
    {"type": "", "name": "ld_byte_hitvecfn_lo"},
    {"type": "", "name": "ld_byte_hitvecfn_hi"},
    {"type": "logic", "name": "ld_addr_ibuf_hit_lo"},
    {"type": "logic", "name": "ld_addr_ibuf_hit_hi"},
    {"type": "logic", "name": "ld_byte_ibuf_hit_lo"},
    {"type": "logic", "name": "ld_byte_ibuf_hit_hi"},
    {"type": "logic", "name": "ldst_byteen_dc5"},
    {"type": "logic", "name": "ldst_byteen_ext_dc5"},
    {"type": "logic", "name": "ldst_byteen_hi_dc5"},
    {"type": "logic", "name": "ldst_byteen_lo_dc5"},
    {"type": "logic", "name": "store_data_hi_dc5"},
    {"type": "logic", "name": "store_data_lo_dc5"},
    {"type": "logic", "name": "ldst_samedw_dc5"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc4"},
    {"type": "logic", "name": "lsu_nonblock_load_valid_dc5"},
    {"type": "logic", "name": "lsu_nonblock_load_data_hi"},
    {"type": "logic", "name": "lsu_nonblock_load_data_lo"},
    {"type": "logic", "name": "lsu_nonblock_data_unalgn"},
    {"type": "logic", "name": "lsu_nonblock_addr_offset"},
    {"type": "logic", "name": "lsu_nonblock_sz"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid_hi"},
    {"type": "logic", "name": "lsu_nonblock_load_data_valid_lo"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error_hi"},
    {"type": "logic", "name": "lsu_nonblock_load_data_error_lo"},
    {"type": "logic", "name": "lsu_nonblock_unsign"},
    {"type": "logic", "name": "lsu_nonblock_dual"},
    {"type": "logic", "name": "dec_nonblock_load_freeze_dc3"},
    {"type": "logic", "name": "ld_precise_bus_error"},
    {"type": "logic", "name": "lsu_imprecise_error_load_tag"},
    {"type": "logic", "name": "ld_block_bus_data"},
    {"type": "logic", "name": "CmdPtr0Dec"},
    {"type": "logic", "name": "CmdPtr1Dec"},
    {"type": "logic", "name": "CmdPtr0"},
    {"type": "logic", "name": "CmdPtr1"},
    {"type": "logic", "name": "WrPtr0_dc3"},
    {"type": "logic", "name": "WrPtr0_dc4"},
    {"type": "logic", "name": "WrPtr0_dc5"},
    {"type": "logic", "name": "WrPtr1_dc3"},
    {"type": "logic", "name": "WrPtr1_dc4"},
    {"type": "logic", "name": "WrPtr1_dc5"},
    {"type": "logic", "name": "found_wrptr0"},
    {"type": "logic", "name": "found_wrptr1"},
    {"type": "logic", "name": "found_cmdptr0"},
    {"type": "logic", "name": "found_cmdptr1"},
    {"type": "logic", "name": "buf_numvld_any"},
    {"type": "logic", "name": "buf_numvld_wrcmd_any"},
    {"type": "logic", "name": "buf_numvld_pend_any"},
    {"type": "logic", "name": "buf_numvld_cmd_any"},
    {"type": "logic", "name": "bus_sideeffect_pend"},
    {"type": "logic", "name": "bus_coalescing_disable"},
    {"type": "logic", "name": "ld_freeze_en"},
    {"type": "logic", "name": "ld_freeze_rst"},
    {"type": "logic", "name": "FreezePtrEn"},
    {"type": "logic", "name": "FreezePtr"},
    {"type": "logic", "name": "lsu_imprecise_error_store_tag"},
    {"type": "logic", "name": "bus_addr_match_pending"},
    {"type": "logic", "name": "bus_cmd_sent"},
    {"type": "logic", "name": "bus_cmd_ready"},
    {"type": "logic", "name": "bus_wcmd_sent"},
    {"type": "logic", "name": "bus_wdata_sent"},
    {"type": "logic", "name": "bus_rsp_read"},
    {"type": "logic", "name": "bus_rsp_write"},
    {"type": "logic", "name": "bus_rsp_read_tag"},
    {"type": "logic", "name": "bus_rsp_write_tag"},
    {"type": "logic", "name": "bus_rsp_read_error"},
    {"type": "logic", "name": "bus_rsp_write_error"},
    {"type": "logic", "name": "bus_rsp_rdata"},
    {"type": "", "name": "buf_state"},
    {"type": "", "name": "buf_state_out"},
    {"type": "", "name": "buf_sz"},
    {"type": "", "name": "buf_addr"},
    {"type": "", "name": "buf_byteen"},
    {"type": "logic", "name": "buf_sideeffect"},
    {"type": "logic", "name": "buf_write"},
    {"type": "logic", "name": "buf_unsign"},
    {"type": "logic", "name": "buf_dual"},
    {"type": "logic", "name": "buf_samedw"},
    {"type": "logic", "name": "buf_nomerge"},
    {"type": "logic", "name": "buf_dualhi"},
    {"type": "", "name": "buf_dualtag"},
    {"type": "logic", "name": "buf_nb"},
    {"type": "logic", "name": "buf_error"},
    {"type": "", "name": "buf_data"},
    {"type": "", "name": "buf_age"},
    {"type": "", "name": "buf_age_younger"},
    {"type": "", "name": "buf_age_temp"},
    {"type": "", "name": "buf_nxtstate"},
    {"type": "logic", "name": "buf_rst"},
    {"type": "logic", "name": "buf_state_en"},
    {"type": "logic", "name": "buf_cmd_state_bus_en"},
    {"type": "logic", "name": "buf_resp_state_bus_en"},
    {"type": "logic", "name": "buf_state_bus_en"},
    {"type": "logic", "name": "buf_dual_in"},
    {"type": "logic", "name": "buf_samedw_in"},
    {"type": "logic", "name": "buf_nomerge_in"},
    {"type": "logic", "name": "buf_nb_in"},
    {"type": "logic", "name": "buf_sideeffect_in"},
    {"type": "logic", "name": "buf_unsign_in"},
    {"type": "", "name": "buf_sz_in"},
    {"type": "logic", "name": "buf_write_in"},
    {"type": "logic", "name": "buf_wr_en"},
    {"type": "logic", "name": "buf_dualhi_in"},
    {"type": "", "name": "buf_dualtag_in"},
    {"type": "", "name": "buf_byteen_in"},
    {"type": "", "name": "buf_addr_in"},
    {"type": "", "name": "buf_data_in"},
    {"type": "logic", "name": "buf_error_en"},
    {"type": "logic", "name": "buf_data_en"},
    {"type": "", "name": "buf_age_in"},
    {"type": "", "name": "buf_ageQ"},
    {"type": "logic", "name": "ibuf_valid"},
    {"type": "logic", "name": "ibuf_dual"},
    {"type": "logic", "name": "ibuf_samedw"},
    {"type": "logic", "name": "ibuf_nomerge"},
    {"type": "logic", "name": "ibuf_tag"},
    {"type": "logic", "name": "ibuf_dualtag"},
    {"type": "logic", "name": "ibuf_nb"},
    {"type": "logic", "name": "ibuf_sideeffect"},
    {"type": "logic", "name": "ibuf_unsign"},
    {"type": "logic", "name": "ibuf_write"},
    {"type": "logic", "name": "ibuf_sz"},
    {"type": "logic", "name": "ibuf_byteen"},
    {"type": "logic", "name": "ibuf_addr"},
    {"type": "logic", "name": "ibuf_data"},
    {"type": "logic", "name": "ibuf_timer"},
    {"type": "logic", "name": "ibuf_byp"},
    {"type": "logic", "name": "ibuf_wr_en"},
    {"type": "logic", "name": "ibuf_rst"},
    {"type": "logic", "name": "ibuf_force_drain"},
    {"type": "logic", "name": "ibuf_drain_vld"},
    {"type": "logic", "name": "ibuf_drainvec_vld"},
    {"type": "logic", "name": "ibuf_tag_in"},
    {"type": "logic", "name": "ibuf_dualtag_in"},
    {"type": "logic", "name": "ibuf_sz_in"},
    {"type": "logic", "name": "ibuf_addr_in"},
    {"type": "logic", "name": "ibuf_byteen_in"},
    {"type": "logic", "name": "ibuf_data_in"},
    {"type": "logic", "name": "ibuf_timer_in"},
    {"type": "logic", "name": "ibuf_byteen_out"},
    {"type": "logic", "name": "ibuf_data_out"},
    {"type": "logic", "name": "ibuf_merge_en"},
    {"type": "logic", "name": "ibuf_merge_in"},
    {"type": "logic", "name": "obuf_valid"},
    {"type": "logic", "name": "obuf_write"},
    {"type": "logic", "name": "obuf_sideeffect"},
    {"type": "logic", "name": "obuf_addr"},
    {"type": "logic", "name": "obuf_data"},
    {"type": "logic", "name": "obuf_sz"},
    {"type": "logic", "name": "obuf_byteen"},
    {"type": "logic", "name": "obuf_merge"},
    {"type": "logic", "name": "obuf_cmd_done"},
    {"type": "logic", "name": "obuf_data_done"},
    {"type": "logic", "name": "obuf_tag0"},
    {"type": "logic", "name": "obuf_tag1"},
    {"type": "logic", "name": "ibuf_buf_byp"},
    {"type": "logic", "name": "obuf_force_wr_en"},
    {"type": "logic", "name": "obuf_wr_wait"},
    {"type": "logic", "name": "obuf_wr_en"},
    {"type": "logic", "name": "obuf_wr_enQ"},
    {"type": "logic", "name": "obuf_rst"},
    {"type": "logic", "name": "obuf_write_in"},
    {"type": "logic", "name": "obuf_sideeffect_in"},
    {"type": "logic", "name": "obuf_addr_in"},
    {"type": "logic", "name": "obuf_data_in"},
    {"type": "logic", "name": "obuf_sz_in"},
    {"type": "logic", "name": "obuf_byteen_in"},
    {"type": "logic", "name": "obuf_merge_in"},
    {"type": "logic", "name": "obuf_cmd_done_in"},
    {"type": "logic", "name": "obuf_data_done_in"},
    {"type": "logic", "name": "obuf_tag0_in"},
    {"type": "logic", "name": "obuf_tag1_in"},
    {"type": "logic", "name": "obuf_merge_en"},
    {"type": "logic", "name": "obuf_wr_timer"},
    {"type": "logic", "name": "obuf_wr_timer_in"},
    {"type": "logic", "name": "obuf_byteen0_in"},
    {"type": "logic", "name": "obuf_byteen1_in"},
    {"type": "logic", "name": "obuf_data0_in"},
    {"type": "logic", "name": "obuf_data1_in"},
    {"type": "logic", "name": "lsu_axi_awvalid_q"},
    {"type": "logic", "name": "lsu_axi_awready_q"},
    {"type": "logic", "name": "lsu_axi_wvalid_q"},
    {"type": "logic", "name": "lsu_axi_wready_q"},
    {"type": "logic", "name": "lsu_axi_arvalid_q"},
    {"type": "logic", "name": "lsu_axi_arready_q"},
    {"type": "logic", "name": "lsu_axi_bvalid_q"},
    {"type": "logic", "name": "lsu_axi_bready_q"},
    {"type": "logic", "name": "lsu_axi_rvalid_q"},
    {"type": "logic", "name": "lsu_axi_rready_q"},
    {"type": "logic", "name": "lsu_axi_bid_q"},
    {"type": "logic", "name": "lsu_axi_rid_q"},
    {"type": "logic", "name": "lsu_axi_bresp_q"},
    {"type": "logic", "name": "lsu_axi_rresp_q"},
    {"type": "logic", "name": "lsu_axi_rdata_q"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "i"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "j"},
    {"type": "integer", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"},
    {"type": "int", "name": "i"}
  ], "instances": [
    {"name": "ibuf_valid_ff", "defName": "rvdffsc", "origName": "ibuf_valid_ff"},
    {"name": "ibuf_tagff", "defName": "rvdffs__W3", "origName": "ibuf_tagff"},
    {"name": "ibuf_dualtagff", "defName": "rvdffs__W3", "origName": "ibuf_dualtagff"},
    {"name": "ibuf_dualff", "defName": "rvdffs", "origName": "ibuf_dualff"},
    {"name": "ibuf_samedwff", "defName": "rvdffs", "origName": "ibuf_samedwff"},
    {"name": "ibuf_nomergeff", "defName": "rvdffs", "origName": "ibuf_nomergeff"},
    {"name": "ibuf_nbff", "defName": "rvdffs", "origName": "ibuf_nbff"},
    {"name": "ibuf_sideeffectff", "defName": "rvdffs", "origName": "ibuf_sideeffectff"},
    {"name": "ibuf_unsignff", "defName": "rvdffs", "origName": "ibuf_unsignff"},
    {"name": "ibuf_writeff", "defName": "rvdffs", "origName": "ibuf_writeff"},
    {"name": "ibuf_szff", "defName": "rvdffs__W2", "origName": "ibuf_szff"},
    {"name": "ibuf_addrff", "defName": "rvdffe__W20", "origName": "ibuf_addrff"},
    {"name": "ibuf_byteenff", "defName": "rvdffs__W4", "origName": "ibuf_byteenff"},
    {"name": "ibuf_dataff", "defName": "rvdffe__W20", "origName": "ibuf_dataff"},
    {"name": "ibuf_timerff", "defName": "rvdff__W3", "origName": "ibuf_timerff"},
    {"name": "obuf_wren_ff", "defName": "rvdff_fpga", "origName": "obuf_wren_ff"},
    {"name": "obuf_cmd_done_ff", "defName": "rvdff_fpga", "origName": "obuf_cmd_done_ff"},
    {"name": "obuf_data_done_ff", "defName": "rvdff_fpga", "origName": "obuf_data_done_ff"},
    {"name": "obuf_valid_ff", "defName": "rvdffsc_fpga", "origName": "obuf_valid_ff"},
    {"name": "obuf_timerff", "defName": "rvdff_fpga__W3", "origName": "obuf_timerff"},
    {"name": "lsu_axi_awvalid_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_awvalid_ff"},
    {"name": "lsu_axi_awready_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_awready_ff"},
    {"name": "lsu_axi_wvalid_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_wvalid_ff"},
    {"name": "lsu_axi_wready_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_wready_ff"},
    {"name": "lsu_axi_arvalid_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_arvalid_ff"},
    {"name": "lsu_axi_arready_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_arready_ff"},
    {"name": "lsu_axi_bvalid_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_bvalid_ff"},
    {"name": "lsu_axi_bready_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_bready_ff"},
    {"name": "lsu_axi_bresp_ff", "defName": "rvdff_fpga__W2", "origName": "lsu_axi_bresp_ff"},
    {"name": "lsu_axi_bid_ff", "defName": "rvdff_fpga__W4", "origName": "lsu_axi_bid_ff"},
    {"name": "lsu_axi_rvalid_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_rvalid_ff"},
    {"name": "lsu_axi_rready_ff", "defName": "rvdff_fpga", "origName": "lsu_axi_rready_ff"},
    {"name": "lsu_axi_rresp_ff", "defName": "rvdff_fpga__W2", "origName": "lsu_axi_rresp_ff"},
    {"name": "lsu_axi_rid_ff", "defName": "rvdff_fpga__W4", "origName": "lsu_axi_rid_ff"},
    {"name": "obuf_tag0ff", "defName": "rvdffs__W4", "origName": "obuf_tag0ff"},
    {"name": "obuf_tag1ff", "defName": "rvdffs__W4", "origName": "obuf_tag1ff"},
    {"name": "obuf_mergeff", "defName": "rvdffs", "origName": "obuf_mergeff"},
    {"name": "obuf_writeff", "defName": "rvdffs", "origName": "obuf_writeff"},
    {"name": "obuf_sideeffectff", "defName": "rvdffs", "origName": "obuf_sideeffectff"},
    {"name": "obuf_szff", "defName": "rvdffs__W2", "origName": "obuf_szff"},
    {"name": "obuf_addrff", "defName": "rvdffe__W20", "origName": "obuf_addrff"},
    {"name": "obuf_byteenff", "defName": "rvdffs__W8", "origName": "obuf_byteenff"},
    {"name": "obuf_dataff", "defName": "rvdffe__W40", "origName": "obuf_dataff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "buf_state_ff", "defName": "rvdffs__W3", "origName": "buf_state_ff"},
    {"name": "buf_ageff", "defName": "rvdff__W8", "origName": "buf_ageff"},
    {"name": "buf_dualtagff", "defName": "rvdffs__W3", "origName": "buf_dualtagff"},
    {"name": "buf_dualff", "defName": "rvdffs", "origName": "buf_dualff"},
    {"name": "buf_samedwff", "defName": "rvdffs", "origName": "buf_samedwff"},
    {"name": "buf_nomergeff", "defName": "rvdffs", "origName": "buf_nomergeff"},
    {"name": "buf_dualhiff", "defName": "rvdffs", "origName": "buf_dualhiff"},
    {"name": "buf_nbff", "defName": "rvdffs", "origName": "buf_nbff"},
    {"name": "buf_sideeffectff", "defName": "rvdffs", "origName": "buf_sideeffectff"},
    {"name": "buf_unsignff", "defName": "rvdffs", "origName": "buf_unsignff"},
    {"name": "buf_writeff", "defName": "rvdffs", "origName": "buf_writeff"},
    {"name": "buf_szff", "defName": "rvdffs__W2", "origName": "buf_szff"},
    {"name": "buf_addrff", "defName": "rvdffe__W20", "origName": "buf_addrff"},
    {"name": "buf_byteenff", "defName": "rvdffs__W4", "origName": "buf_byteenff"},
    {"name": "buf_dataff", "defName": "rvdffe__W20", "origName": "buf_dataff"},
    {"name": "buf_errorff", "defName": "rvdffsc", "origName": "buf_errorff"},
    {"name": "lsu_axi_rdata_ff", "defName": "rvdffe__W40", "origName": "lsu_axi_rdata_ff"},
    {"name": "ld_freezeff", "defName": "rvdffsc", "origName": "ld_freezeff"},
    {"name": "lsu_FreezePtrff", "defName": "rvdffs__W3", "origName": "lsu_FreezePtrff"},
    {"name": "ld_bus_errorff", "defName": "rvdff", "origName": "ld_bus_errorff"},
    {"name": "ld_bus_dataff", "defName": "rvdff__W20", "origName": "ld_bus_dataff"},
    {"name": "lsu_WrPtr0_dc4ff", "defName": "rvdff__W3", "origName": "lsu_WrPtr0_dc4ff"},
    {"name": "lsu_WrPtr0_dc5ff", "defName": "rvdff__W3", "origName": "lsu_WrPtr0_dc5ff"},
    {"name": "lsu_WrPtr1_dc4ff", "defName": "rvdff__W3", "origName": "lsu_WrPtr1_dc4ff"},
    {"name": "lsu_WrPtr1_dc5ff", "defName": "rvdff__W3", "origName": "lsu_WrPtr1_dc5ff"},
    {"name": "lsu_busreq_dc3ff", "defName": "rvdff", "origName": "lsu_busreq_dc3ff"},
    {"name": "lsu_busreq_dc4ff", "defName": "rvdff", "origName": "lsu_busreq_dc4ff"},
    {"name": "lsu_busreq_dc5ff", "defName": "rvdff", "origName": "lsu_busreq_dc5ff"},
    {"name": "dec_nonblock_load_freeze_dc3ff", "defName": "rvdff_fpga", "origName": "dec_nonblock_load_freeze_dc3ff"},
    {"name": "lsu_nonblock_load_valid_dc4ff", "defName": "rvdff", "origName": "lsu_nonblock_load_valid_dc4ff"},
    {"name": "lsu_nonblock_load_valid_dc5ff", "defName": "rvdff", "origName": "lsu_nonblock_load_valid_dc5ff"}
  ]},
  {"name": "rvdffs_fpga", "origName": "rvdffs_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs", "origName": "dffs"}]},
  {"name": "rvdffs_fpga__W2", "origName": "rvdffs_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W2", "origName": "dffs"}]},
  {"name": "rvdffs_fpga__W8", "origName": "rvdffs_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W8", "origName": "dffs"}]},
  {"name": "rvdffs_fpga__W3", "origName": "rvdffs_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W3", "origName": "dffs"}]},
  {"name": "rvoclkhdr", "origName": "rvoclkhdr", "vars": [
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "l1clk", "dir": "output"},
    {"type": "logic", "name": "TE"}
  ], "instances": []},
  {"name": "rvsyncss__W6", "origName": "rvsyncss", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "din_ff1"}
  ], "instances": [
    {"name": "sync_ff1", "defName": "rvdff__W6", "origName": "sync_ff1"},
    {"name": "sync_ff2", "defName": "rvdff__W6", "origName": "sync_ff2"}
  ]},
  {"name": "rvsyncss__W8", "origName": "rvsyncss", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "din_ff1"}
  ], "instances": [
    {"name": "sync_ff1", "defName": "rvdff__W8", "origName": "sync_ff1"},
    {"name": "sync_ff2", "defName": "rvdff__W8", "origName": "sync_ff2"}
  ]},
  {"name": "rvlsadder", "origName": "rvlsadder", "vars": [
    {"type": "logic", "name": "rs1", "dir": "input"},
    {"type": "logic", "name": "offset", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "cout"},
    {"type": "logic", "name": "sign"},
    {"type": "logic", "name": "rs1_inc"},
    {"type": "logic", "name": "rs1_dec"}
  ], "instances": []},
  {"name": "rvbradder", "origName": "rvbradder", "vars": [
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "offset", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "cout"},
    {"type": "logic", "name": "sign"},
    {"type": "logic", "name": "pc_inc"},
    {"type": "logic", "name": "pc_dec"}
  ], "instances": []},
  {"name": "rvtwoscomp", "origName": "rvtwoscomp", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "dout_temp"},
    {"type": "integer", "name": "i"}
  ], "instances": []},
  {"name": "rvmaskandmatch", "origName": "rvmaskandmatch", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "mask", "dir": "input"},
    {"type": "logic", "name": "data", "dir": "input"},
    {"type": "logic", "name": "masken", "dir": "input"},
    {"type": "logic", "name": "match", "dir": "output"},
    {"type": "logic", "name": "matchvec"},
    {"type": "logic", "name": "masken_or_fullmask"},
    {"type": "integer", "name": "i"}
  ], "instances": []},
  {"name": "rvbtb_tag_hash", "origName": "rvbtb_tag_hash", "vars": [
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "hash", "dir": "output"}
  ], "instances": []},
  {"name": "rvbtb_addr_hash", "origName": "rvbtb_addr_hash", "vars": [
    {"type": "logic", "name": "pc", "dir": "input"},
    {"type": "logic", "name": "hash", "dir": "output"}
  ], "instances": []},
  {"name": "rvbtb_ghr_hash", "origName": "rvbtb_ghr_hash", "vars": [
    {"type": "logic", "name": "hashin", "dir": "input"},
    {"type": "logic", "name": "ghr", "dir": "input"},
    {"type": "logic", "name": "hash", "dir": "output"}
  ], "instances": []},
  {"name": "rveven_paritygen", "origName": "rveven_paritygen", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "data_in", "dir": "input"},
    {"type": "logic", "name": "parity_out", "dir": "output"}
  ], "instances": []},
  {"name": "rveven_paritygen__W14", "origName": "rveven_paritygen", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "data_in", "dir": "input"},
    {"type": "logic", "name": "parity_out", "dir": "output"}
  ], "instances": []},
  {"name": "rveven_paritycheck", "origName": "rveven_paritycheck", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "data_in", "dir": "input"},
    {"type": "logic", "name": "parity_in", "dir": "input"},
    {"type": "logic", "name": "parity_err", "dir": "output"}
  ], "instances": []},
  {"name": "rveven_paritycheck__W14", "origName": "rveven_paritycheck", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "data_in", "dir": "input"},
    {"type": "logic", "name": "parity_in", "dir": "input"},
    {"type": "logic", "name": "parity_err", "dir": "output"}
  ], "instances": []},
  {"name": "rvecc_encode", "origName": "rvecc_encode", "vars": [
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "ecc_out", "dir": "output"},
    {"type": "logic", "name": "ecc_out_temp"}
  ], "instances": []},
  {"name": "rvecc_decode", "origName": "rvecc_decode", "vars": [
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "ecc_in", "dir": "input"},
    {"type": "logic", "name": "sed_ded", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "ecc_out", "dir": "output"},
    {"type": "logic", "name": "single_ecc_error", "dir": "output"},
    {"type": "logic", "name": "double_ecc_error", "dir": "output"},
    {"type": "logic", "name": "ecc_check"},
    {"type": "logic", "name": "error_mask"},
    {"type": "logic", "name": "din_plus_parity"},
    {"type": "logic", "name": "dout_plus_parity"},
    {"type": "integer", "name": "i"}
  ], "instances": []},
  {"name": "ram_256x34", "origName": "ram_256x34", "vars": [
    {"type": "logic", "name": "CLK", "dir": "input"},
    {"type": "logic", "name": "ADR", "dir": "input"},
    {"type": "logic", "name": "D", "dir": "input"},
    {"type": "logic", "name": "Q", "dir": "output"},
    {"type": "logic", "name": "WE", "dir": "input"},
    {"type": "", "name": "ram_core"}
  ], "instances": []},
  {"name": "ram_64x21", "origName": "ram_64x21", "vars": [
    {"type": "logic", "name": "CLK", "dir": "input"},
    {"type": "logic", "name": "ADR", "dir": "input"},
    {"type": "logic", "name": "D", "dir": "input"},
    {"type": "logic", "name": "Q", "dir": "output"},
    {"type": "logic", "name": "WE", "dir": "input"},
    {"type": "", "name": "ram_core"}
  ], "instances": []},
  {"name": "rvdffsc", "origName": "rvdffsc", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clear", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "din_new"}
  ], "instances": [{"name": "dffsc", "defName": "rvdff", "origName": "dffsc"}]},
  {"name": "rvdffsc__W2", "origName": "rvdffsc", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clear", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "din_new"}
  ], "instances": [{"name": "dffsc", "defName": "rvdff__W2", "origName": "dffsc"}]},
  {"name": "rvdff_fpga", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W7", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W7", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W20", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W20", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W40", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W40", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W4", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W4", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W3", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W3", "origName": "dffs"}]},
  {"name": "rvdff_fpga__W2", "origName": "rvdff_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs__W2", "origName": "dffs"}]},
  {"name": "rvdffsc_fpga", "origName": "rvdffsc_fpga", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clear", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "clken", "dir": "input"},
    {"type": "logic", "name": "rawclk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdffs", "origName": "dffs"}]},
  {"name": "rvdffe__W11", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W11", "origName": "dff"}]},
  {"name": "rvdffe__We", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__We", "origName": "dff"}]},
  {"name": "rvdffe__W16", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W16", "origName": "dff"}]},
  {"name": "rvdffe__Wf", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__Wf", "origName": "dff"}]},
  {"name": "rvdffe__W43", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W43", "origName": "dff"}]},
  {"name": "rvdffe__W44", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W44", "origName": "dff"}]},
  {"name": "rvdffe__W25", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W25", "origName": "dff"}]},
  {"name": "rvdffe__W12", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W12", "origName": "dff"}]},
  {"name": "rvdffe__Wc", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__Wc", "origName": "dff"}]},
  {"name": "rvdffe__W22", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W22", "origName": "dff"}]},
  {"name": "rvdffe__W9", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W9", "origName": "dff"}]},
  {"name": "rvdffe__W1a", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W1a", "origName": "dff"}]},
  {"name": "rvdffe__W1c", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W1c", "origName": "dff"}]},
  {"name": "rvdffe__W80", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W80", "origName": "dff"}]},
  {"name": "rvdffe__W8", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W8", "origName": "dff"}]},
  {"name": "rvdffe__W33", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W33", "origName": "dff"}]},
  {"name": "rvdffe__W27", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W27", "origName": "dff"}]},
  {"name": "rvdffe__W40", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W40", "origName": "dff"}]},
  {"name": "rvdffe__W1f", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W1f", "origName": "dff"}]},
  {"name": "rvdffe__W3f", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W3f", "origName": "dff"}]},
  {"name": "rvdffe__W21", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W21", "origName": "dff"}]},
  {"name": "rvdffe__W4c", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W4c", "origName": "dff"}]},
  {"name": "rvdffe__W14", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W14", "origName": "dff"}]},
  {"name": "rvdffe__W4a", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W4a", "origName": "dff"}]},
  {"name": "rvdffe__W10", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W10", "origName": "dff"}]},
  {"name": "rvdffe__W20", "origName": "rvdffe", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "OVERRIDE"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "scan_mode", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"},
    {"type": "logic", "name": "l1clk"}
  ], "instances": [{"name": "dff", "defName": "rvdffs__W20", "origName": "dff"}]},
  {"name": "rvrangecheck__Cf00c0000_CB20", "origName": "rvrangecheck", "vars": [
    {"type": "logic", "name": "CCM_SADR"},
    {"type": "logic", "name": "CCM_SIZE"},
    {"type": "logic", "name": "addr", "dir": "input"},
    {"type": "logic", "name": "in_range", "dir": "output"},
    {"type": "logic", "name": "in_region", "dir": "output"},
    {"type": "logic", "name": "REGION_BITS"},
    {"type": "logic", "name": "MASK_BITS"},
    {"type": "logic", "name": "start_addr"},
    {"type": "logic", "name": "region"}
  ], "instances": []},
  {"name": "rvrangecheck__Cee000000_CB200", "origName": "rvrangecheck", "vars": [
    {"type": "logic", "name": "CCM_SADR"},
    {"type": "logic", "name": "CCM_SIZE"},
    {"type": "logic", "name": "addr", "dir": "input"},
    {"type": "logic", "name": "in_range", "dir": "output"},
    {"type": "logic", "name": "in_region", "dir": "output"},
    {"type": "logic", "name": "REGION_BITS"},
    {"type": "logic", "name": "MASK_BITS"},
    {"type": "logic", "name": "start_addr"},
    {"type": "logic", "name": "region"}
  ], "instances": []},
  {"name": "rvrangecheck__Cf0040000_CB40", "origName": "rvrangecheck", "vars": [
    {"type": "logic", "name": "CCM_SADR"},
    {"type": "logic", "name": "CCM_SIZE"},
    {"type": "logic", "name": "addr", "dir": "input"},
    {"type": "logic", "name": "in_range", "dir": "output"},
    {"type": "logic", "name": "in_region", "dir": "output"},
    {"type": "logic", "name": "REGION_BITS"},
    {"type": "logic", "name": "MASK_BITS"},
    {"type": "logic", "name": "start_addr"},
    {"type": "logic", "name": "region"}
  ], "instances": []},
  {"name": "rvdffs", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff", "origName": "dffs"}]},
  {"name": "rvdffs__W11", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W11", "origName": "dffs"}]},
  {"name": "rvdffs__We", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__We", "origName": "dffs"}]},
  {"name": "rvdffs__W16", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W16", "origName": "dffs"}]},
  {"name": "rvdffs__W43", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W43", "origName": "dffs"}]},
  {"name": "rvdffs__W44", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W44", "origName": "dffs"}]},
  {"name": "rvdffs__W25", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W25", "origName": "dffs"}]},
  {"name": "rvdffs__W12", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W12", "origName": "dffs"}]},
  {"name": "rvdffs__Wc", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__Wc", "origName": "dffs"}]},
  {"name": "rvdffs__W22", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W22", "origName": "dffs"}]},
  {"name": "rvdffs__W9", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W9", "origName": "dffs"}]},
  {"name": "rvdffs__W1a", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W1a", "origName": "dffs"}]},
  {"name": "rvdffs__W1c", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W1c", "origName": "dffs"}]},
  {"name": "rvdffs__W80", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W80", "origName": "dffs"}]},
  {"name": "rvdffs__W33", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W33", "origName": "dffs"}]},
  {"name": "rvdffs__W27", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W27", "origName": "dffs"}]},
  {"name": "rvdffs__W40", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W40", "origName": "dffs"}]},
  {"name": "rvdffs__W1f", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W1f", "origName": "dffs"}]},
  {"name": "rvdffs__W3f", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W3f", "origName": "dffs"}]},
  {"name": "rvdffs__W21", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W21", "origName": "dffs"}]},
  {"name": "rvdffs__W4c", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W4c", "origName": "dffs"}]},
  {"name": "rvdffs__W14", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W14", "origName": "dffs"}]},
  {"name": "rvdffs__W4a", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W4a", "origName": "dffs"}]},
  {"name": "rvdffs__W10", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W10", "origName": "dffs"}]},
  {"name": "rvdffs__W8", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W8", "origName": "dffs"}]},
  {"name": "rvdffs__W6", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W6", "origName": "dffs"}]},
  {"name": "rvdffs__Wf", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__Wf", "origName": "dffs"}]},
  {"name": "rvdffs__W7", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W7", "origName": "dffs"}]},
  {"name": "rvdffs__Wb", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__Wb", "origName": "dffs"}]},
  {"name": "rvdffs__W20", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W20", "origName": "dffs"}]},
  {"name": "rvdffs__W2", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W2", "origName": "dffs"}]},
  {"name": "rvdffs__W4", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W4", "origName": "dffs"}]},
  {"name": "rvdffs__W3", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W3", "origName": "dffs"}]},
  {"name": "rvdffs__W5", "origName": "rvdffs", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "en", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": [{"name": "dffs", "defName": "rvdff__W5", "origName": "dffs"}]},
  {"name": "rvdff", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W11", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__We", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W43", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W44", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W25", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__Wc", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W1a", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W1c", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W80", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W33", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W3f", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W21", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W4c", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W4a", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W10", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W7", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W14", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W22", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W27", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W16", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__Wa", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W12", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W6", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W40", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__Wf", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__Wb", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W9", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__Wd", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W1f", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W4", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W8", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W20", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W2", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W5", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []},
  {"name": "rvdff__W3", "origName": "rvdff", "vars": [
    {"type": "logic", "name": "WIDTH"},
    {"type": "logic", "name": "din", "dir": "input"},
    {"type": "logic", "name": "clk", "dir": "input"},
    {"type": "logic", "name": "rst_l", "dir": "input"},
    {"type": "logic", "name": "dout", "dir": "output"}
  ], "instances": []}
]}
