C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synlog\report\Proyecto2doParcial_impl1_fpga_mapper.xml  -top_level_module  ALU  -flow mapping  -multisrs  -oedif  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.edi   -freq 1.000   C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\Proyecto2doParcial_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\syntmp\Proyecto2doParcial_impl1.plg  -osyn  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.srm  -prjdir  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\  -prjname  proj_1  -log  C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synlog\Proyecto2doParcial_impl1_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\Proyecto2doParcial_impl1_fpga_mapper.xml -top_level_module ALU -flow mapping -multisrs -oedif ..\Proyecto2doParcial_impl1.edi -freq 1.000 ..\synwork\Proyecto2doParcial_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam Proyecto2doParcial_impl1.plg -osyn ..\Proyecto2doParcial_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Proyecto2doParcial_impl1_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:28
file:..\Proyecto2doParcial_impl1.edi|io:o|time:1541153805|size:2315662|exec:0|csum:
file:..\synwork\Proyecto2doParcial_impl1_prem.srd|io:i|time:1541153777|size:53640|exec:0|csum:A487E97DABBE88FB90A316328EDD6EBF
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:Proyecto2doParcial_impl1.plg|io:o|time:1541153806|size:582|exec:0|csum:
file:..\Proyecto2doParcial_impl1.srm|io:o|time:1541153804|size:111625|exec:0|csum:
file:..\synlog\Proyecto2doParcial_impl1_fpga_mapper.srr|io:o|time:1541153806|size:27567|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
