ARM GAS  /tmp/ccsDGq8u.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_conv_fast_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_conv_fast_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_conv_fast_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_conv_fast_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Title:        arm_conv_fast_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Description:  Fast Q15 Convolution
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #include "arm_math.h"
ARM GAS  /tmp/ccsDGq8u.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @addtogroup Conv
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @brief         Convolution of Q15 sequences (fast version).
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length srcA
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @par           Scaling and Overflow Behavior
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    This fast version uses a 32-bit accumulator with 2.30 format.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    The accumulator maintains full precision of the intermediate multiplication resu
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    but provides only a single guard bit. There is no saturation on intermediate add
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    Thus, if the accumulator overflows it wraps around and distorts the result.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    The input signals should be scaled down to avoid intermediate overflows.
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    as maximum of min(srcALen, srcBLen) number of additions are carried internally.
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 form
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   @remark
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****                    Refer to \ref arm_conv_q15() for a slower implementation of this function which 
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****  */
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** void arm_conv_fast_q15(
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t * pSrcA,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t srcALen,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t * pSrcB,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t srcBLen,
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q15_t * pDst)
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** {
  30              		.loc 1 69 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 69 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
ARM GAS  /tmp/ccsDGq8u.s 			page 3


  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary variables to hold state and coe
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* srcB is always made to slide across srcA. */
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   if (srcALen >= srcBLen)
  47              		.loc 1 84 6 view .LVU2
  48 0004 9942     		cmp	r1, r3
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  49              		.loc 1 69 1 view .LVU3
  50 0006 8DB0     		sub	sp, sp, #52
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 88
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  53              		.loc 1 69 1 view .LVU4
  54 0008 DDF858A0 		ldr	r10, [sp, #88]
  55 000c 0493     		str	r3, [sp, #16]
  56 000e 0290     		str	r0, [sp, #8]
  57 0010 0092     		str	r2, [sp]
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  58              		.loc 1 70 3 is_stmt 1 view .LVU5
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  59              		.loc 1 71 3 view .LVU6
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  60              		.loc 1 72 9 view .LVU7
  61              	.LVL1:
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  62              		.loc 1 73 9 view .LVU8
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  63              		.loc 1 74 3 view .LVU9
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  64              		.loc 1 75 3 view .LVU10
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary variables to hold state and coe
  65              		.loc 1 76 3 view .LVU11
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  66              		.loc 1 77 9 view .LVU12
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  67              		.loc 1 78 9 view .LVU13
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  68              		.loc 1 79 9 view .LVU14
  69              		.loc 1 84 3 view .LVU15
  70              		.loc 1 84 6 is_stmt 0 view .LVU16
  71 0012 05D2     		bcs	.L2
  72 0014 1C46     		mov	r4, r3
  73 0016 0B46     		mov	r3, r1
  74              	.LVL2:
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Initialization of inputA pointer */
ARM GAS  /tmp/ccsDGq8u.s 			page 4


  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     pIn1 = pSrcA;
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Initialization of inputB pointer */
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     pIn2 = pSrcB;
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   else
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Initialization of inputA pointer */
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     pIn1 = pSrcB;
  75              		.loc 1 95 10 view .LVU17
  76 0018 0292     		str	r2, [sp, #8]
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
  77              		.loc 1 84 6 view .LVU18
  78 001a 2146     		mov	r1, r4
  79              	.LVL3:
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Initialization of inputB pointer */
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     pIn2 = pSrcA;
  80              		.loc 1 98 10 view .LVU19
  81 001c 0090     		str	r0, [sp]
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
  82              		.loc 1 84 6 view .LVU20
  83 001e 0493     		str	r3, [sp, #16]
  84              	.LVL4:
  85              	.L2:
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     j = srcBLen;
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     srcBLen = srcALen;
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     srcALen = j;
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The function is internally
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * for every iteration. */
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The algorithm is implemented in three stages.
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      The loop counters of each stage is initiated here. */
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize1 = srcBLen - 1U;
  86              		.loc 1 117 3 is_stmt 1 view .LVU21
  87              		.loc 1 117 14 is_stmt 0 view .LVU22
  88 0020 049B     		ldr	r3, [sp, #16]
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  89              		.loc 1 118 14 view .LVU23
  90 0022 0131     		adds	r1, r1, #1
  91              	.LVL5:
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  92              		.loc 1 117 14 view .LVU24
  93 0024 03F1FF39 		add	r9, r3, #-1
  94              	.LVL6:
  95              		.loc 1 118 3 is_stmt 1 view .LVU25
  96              		.loc 1 118 14 is_stmt 0 view .LVU26
ARM GAS  /tmp/ccsDGq8u.s 			page 5


  97 0028 CB1A     		subs	r3, r1, r3
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize3 = blockSize1;
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* --------------------------
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Initializations of stage1
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * -------------------------*/
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* sum = x[0] * y[0]
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum = x[0] * y[1] + x[1] * y[0]
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ....
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    */
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   count = 1U;
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputA */
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   px = pIn1;
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputB */
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pIn2;
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* ------------------------
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Stage1 process
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ----------------------*/
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* First part of this stage computes the MAC operations less than 4 */
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The first part of the stage starts here */
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   while ((count < 4U) && (blockSize1 > 0U))
  98              		.loc 1 151 38 view .LVU27
  99 002a B9F1000F 		cmp	r9, #0
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize3 = blockSize1;
 100              		.loc 1 118 14 view .LVU28
 101 002e 0893     		str	r3, [sp, #32]
 102              	.LVL7:
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   blockSize3 = blockSize1;
 103              		.loc 1 119 3 is_stmt 1 view .LVU29
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 104              		.loc 1 133 3 view .LVU30
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 105              		.loc 1 136 3 view .LVU31
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 106              		.loc 1 139 3 view .LVU32
 107              		.loc 1 151 3 view .LVU33
 108              		.loc 1 151 9 view .LVU34
 109              		.loc 1 151 38 is_stmt 0 view .LVU35
 110 0030 14BF     		ite	ne
 111 0032 0123     		movne	r3, #1
 112              	.LVL8:
 113              		.loc 1 151 38 view .LVU36
 114 0034 0023     		moveq	r3, #0
 115 0036 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccsDGq8u.s 			page 6


 116              		.loc 1 151 9 view .LVU37
 117 0038 00F06C81 		beq	.L3
 118 003c 029B     		ldr	r3, [sp, #8]
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 119              		.loc 1 133 9 view .LVU38
 120 003e 4FF0010C 		mov	ip, #1
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 121              		.loc 1 139 6 view .LVU39
 122 0042 009E     		ldr	r6, [sp]
 123 0044 4F46     		mov	r7, r9
 124 0046 9C1C     		adds	r4, r3, #2
 125 0048 9E46     		mov	lr, r3
 126              	.LVL9:
 127              	.L5:
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 128              		.loc 1 139 6 view .LVU40
 129 004a 3146     		mov	r1, r6
 130 004c 7346     		mov	r3, lr
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     sum = 0;
 131              		.loc 1 154 9 view .LVU41
 132 004e 0022     		movs	r2, #0
 133              	.LVL10:
 134              	.L4:
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Loop over number of MAC operations between
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      * inputA samples and inputB samples */
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = count;
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Perform the multiply-accumulates */
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLAD(*px++, *py--, sum);
 135              		.loc 1 163 7 is_stmt 1 view .LVU42
 136              	.LBB118:
 137              	.LBI118:
 138              		.file 2 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/ccsDGq8u.s 			page 7


  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  /tmp/ccsDGq8u.s 			page 8


  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
ARM GAS  /tmp/ccsDGq8u.s 			page 9


 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 10


 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccsDGq8u.s 			page 11


 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
ARM GAS  /tmp/ccsDGq8u.s 			page 12


 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 13


 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccsDGq8u.s 			page 14


 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
ARM GAS  /tmp/ccsDGq8u.s 			page 15


 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
ARM GAS  /tmp/ccsDGq8u.s 			page 16


 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccsDGq8u.s 			page 17


 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 18


 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccsDGq8u.s 			page 19


 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  /tmp/ccsDGq8u.s 			page 20


 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
ARM GAS  /tmp/ccsDGq8u.s 			page 21


 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccsDGq8u.s 			page 22


 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
ARM GAS  /tmp/ccsDGq8u.s 			page 23


 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccsDGq8u.s 			page 24


 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  /tmp/ccsDGq8u.s 			page 25


1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
ARM GAS  /tmp/ccsDGq8u.s 			page 26


1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 27


1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccsDGq8u.s 			page 28


1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccsDGq8u.s 			page 29


1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 30


1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
ARM GAS  /tmp/ccsDGq8u.s 			page 31


1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 32


1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
ARM GAS  /tmp/ccsDGq8u.s 			page 33


1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
ARM GAS  /tmp/ccsDGq8u.s 			page 34


1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
ARM GAS  /tmp/ccsDGq8u.s 			page 35


1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccsDGq8u.s 			page 36


1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccsDGq8u.s 			page 37


1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 38


1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccsDGq8u.s 			page 39


1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccsDGq8u.s 			page 40


1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
ARM GAS  /tmp/ccsDGq8u.s 			page 41


1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 139              		.loc 2 1989 31 view .LVU43
 140              	.LBB119:
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 141              		.loc 2 1991 3 view .LVU44
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 142              		.loc 2 1993 3 view .LVU45
 143              	.LBE119:
 144              	.LBE118:
 145              		.loc 1 163 13 is_stmt 0 view .LVU46
 146 0050 33F9020B 		ldrsh	r0, [r3], #2
 147              	.LVL11:
 148              		.loc 1 163 13 view .LVU47
 149 0054 31F90259 		ldrsh	r5, [r1], #-2
 150              	.LVL12:
 151              	.LBB121:
 152              	.LBB120:
 153              		.loc 2 1993 3 view .LVU48
 154              		.syntax unified
 155              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 156 0058 20FB0522 		smlad r2, r0, r5, r2
 157              	@ 0 "" 2
 158              	.LVL13:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccsDGq8u.s 			page 42


 159              		.loc 2 1994 3 is_stmt 1 view .LVU49
 160              		.loc 2 1994 3 is_stmt 0 view .LVU50
 161              		.thumb
 162              		.syntax unified
 163              	.LBE120:
 164              	.LBE121:
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement the loop counter */
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 165              		.loc 1 166 7 is_stmt 1 view .LVU51
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 166              		.loc 1 160 11 view .LVU52
 167 005c A342     		cmp	r3, r4
 168 005e F7D1     		bne	.L4
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     *pOut++ = (q15_t) (sum >> 15);
 169              		.loc 1 170 5 view .LVU53
 170              	.LVL14:
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pIn2 + count;
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = pIn1;
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Increment MAC count */
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     count++;
 171              		.loc 1 177 10 is_stmt 0 view .LVU54
 172 0060 0CF10103 		add	r3, ip, #1
 173              	.LVL15:
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 174              		.loc 1 170 28 view .LVU55
 175 0064 D213     		asrs	r2, r2, #15
 176              	.LVL16:
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 177              		.loc 1 170 28 view .LVU56
 178 0066 0236     		adds	r6, r6, #2
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Decrement loop counter */
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blockSize1--;
 179              		.loc 1 180 15 view .LVU57
 180 0068 013F     		subs	r7, r7, #1
 181              	.LVL17:
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 182              		.loc 1 151 9 view .LVU58
 183 006a 032B     		cmp	r3, #3
 184 006c 04F10204 		add	r4, r4, #2
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 185              		.loc 1 170 15 view .LVU59
 186 0070 2AF8022B 		strh	r2, [r10], #2	@ movhi
 187              	.LVL18:
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = pIn1;
 188              		.loc 1 173 5 is_stmt 1 view .LVU60
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 189              		.loc 1 174 5 view .LVU61
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 190              		.loc 1 177 5 view .LVU62
ARM GAS  /tmp/ccsDGq8u.s 			page 43


 191              		.loc 1 180 5 view .LVU63
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 192              		.loc 1 151 9 view .LVU64
 193 0074 02D8     		bhi	.L48
 194 0076 0FB1     		cbz	r7, .L48
 195 0078 9C46     		mov	ip, r3
 196 007a E6E7     		b	.L5
 197              	.L48:
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The second part of the stage starts here */
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The internal loop, over count, is unrolled by 4 */
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* To, read the last two inputB samples using SIMD:
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = py - 1;
 198              		.loc 1 187 3 view .LVU65
 199 007c BE46     		mov	lr, r7
 200              	.LVL19:
 201              		.loc 1 187 11 is_stmt 0 view .LVU66
 202 007e 023E     		subs	r6, r6, #2
 203              	.LVL20:
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   while (blockSize1 > 0U)
 204              		.loc 1 189 3 is_stmt 1 view .LVU67
 205              		.loc 1 189 3 is_stmt 0 view .LVU68
 206 0080 1F46     		mov	r7, r3
 207              	.LVL21:
 208              		.loc 1 189 9 is_stmt 1 view .LVU69
 209 0082 BEF1000F 		cmp	lr, #0
 210 0086 44D0     		beq	.L7
 211              	.LVL22:
 212              		.loc 1 189 9 is_stmt 0 view .LVU70
 213 0088 009B     		ldr	r3, [sp]
 214              	.LVL23:
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 215              		.loc 1 170 10 view .LVU71
 216 008a D046     		mov	r8, r10
 217 008c CDF80490 		str	r9, [sp, #4]
 218 0090 03EB4C0C 		add	ip, r3, ip, lsl #1
 219 0094 07EB0E03 		add	r3, r7, lr
 220 0098 CDF80CE0 		str	lr, [sp, #12]
 221 009c 9946     		mov	r9, r3
 222              	.LVL24:
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 223              		.loc 1 170 10 view .LVU72
 224 009e DDF808E0 		ldr	lr, [sp, #8]
 225              	.LVL25:
 226              	.L12:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     sum = 0;
 227              		.loc 1 192 5 is_stmt 1 view .LVU73
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = count >> 2U;
 228              		.loc 1 195 5 view .LVU74
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 44


 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 229              		.loc 1 199 5 view .LVU75
 230              		.loc 1 199 11 view .LVU76
 231 00a2 BD08     		lsrs	r5, r7, #2
 232              	.LVL26:
 233              		.loc 1 199 11 is_stmt 0 view .LVU77
 234 00a4 00F03381 		beq	.L44
 235              		.loc 1 199 11 view .LVU78
 236 00a8 3146     		mov	r1, r6
 237 00aa 7246     		mov	r2, lr
 238 00ac 2C46     		mov	r4, r5
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 239              		.loc 1 192 9 view .LVU79
 240 00ae 0023     		movs	r3, #0
 241              	.LVL27:
 242              	.L9:
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Perform the multiply-accumulates */
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 243              		.loc 1 203 7 is_stmt 1 view .LVU80
 244              		.file 3 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /tmp/ccsDGq8u.s 			page 45


  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
ARM GAS  /tmp/ccsDGq8u.s 			page 46


  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
ARM GAS  /tmp/ccsDGq8u.s 			page 47


 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
ARM GAS  /tmp/ccsDGq8u.s 			page 48


 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /tmp/ccsDGq8u.s 			page 49


 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
ARM GAS  /tmp/ccsDGq8u.s 			page 50


 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
ARM GAS  /tmp/ccsDGq8u.s 			page 51


 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
ARM GAS  /tmp/ccsDGq8u.s 			page 52


 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 245              		.loc 3 472 3 view .LVU81
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 246              		.loc 3 474 3 view .LVU82
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 247              		.loc 3 475 3 view .LVU83
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 248              		.loc 3 477 3 view .LVU84
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
ARM GAS  /tmp/ccsDGq8u.s 			page 53


 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 249              		.loc 3 488 3 view .LVU85
 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 250              		.loc 3 490 3 view .LVU86
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 251              		.loc 3 491 3 view .LVU87
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 252              		.loc 3 493 3 view .LVU88
 253              	.LBB122:
 254              	.LBI122:
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 255              		.loc 2 1997 31 view .LVU89
 256              	.LBB123:
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 257              		.loc 2 1999 3 view .LVU90
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 258              		.loc 2 2001 3 view .LVU91
 259 00b0 1068     		ldr	r0, [r2]	@ unaligned
 260 00b2 D1F800B0 		ldr	fp, [r1]	@ unaligned
 261              		.syntax unified
 262              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 263 00b6 20FB1B33 		smladx r3, r0, fp, r3
 264              	@ 0 "" 2
 265              	.LVL28:
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 266              		.loc 2 2002 3 view .LVU92
 267              		.loc 2 2002 3 is_stmt 0 view .LVU93
 268              		.thumb
 269              		.syntax unified
 270              	.LBE123:
 271              	.LBE122:
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 272              		.loc 1 205 7 is_stmt 1 view .LVU94
 273              	.LBB124:
 274              	.LBI124:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 275              		.loc 3 469 28 view .LVU95
 276              	.LBB125:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 277              		.loc 3 472 3 view .LVU96
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 278              		.loc 3 474 3 view .LVU97
 279 00ba 5068     		ldr	r0, [r2, #4]	@ unaligned
 280              	.LVL29:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 281              		.loc 3 475 3 view .LVU98
 282 00bc 0839     		subs	r1, r1, #8
 283              	.LVL30:
ARM GAS  /tmp/ccsDGq8u.s 			page 54


 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 284              		.loc 3 475 3 is_stmt 0 view .LVU99
 285 00be D1F804B0 		ldr	fp, [r1, #4]	@ unaligned
 286 00c2 0832     		adds	r2, r2, #8
 287              	.LVL31:
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 288              		.loc 3 477 3 is_stmt 1 view .LVU100
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 289              		.loc 3 477 3 is_stmt 0 view .LVU101
 290              	.LBE125:
 291              	.LBE124:
 292              	.LBB126:
 293              	.LBI126:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 294              		.loc 3 485 28 is_stmt 1 view .LVU102
 295              	.LBB127:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 296              		.loc 3 488 3 view .LVU103
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 297              		.loc 3 490 3 view .LVU104
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 298              		.loc 3 491 3 view .LVU105
 299              		.loc 3 493 3 view .LVU106
 300              		.loc 3 493 3 is_stmt 0 view .LVU107
 301              	.LBE127:
 302              	.LBE126:
 303              	.LBB128:
 304              	.LBI128:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 305              		.loc 2 1997 31 is_stmt 1 view .LVU108
 306              	.LBB129:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 307              		.loc 2 1999 3 view .LVU109
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 308              		.loc 2 2001 3 view .LVU110
 309              		.syntax unified
 310              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 311 00c4 20FB1B33 		smladx r3, r0, fp, r3
 312              	@ 0 "" 2
 313              	.LVL32:
 314              		.loc 2 2002 3 view .LVU111
 315              		.loc 2 2002 3 is_stmt 0 view .LVU112
 316              		.thumb
 317              		.syntax unified
 318              	.LBE129:
 319              	.LBE128:
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 320              		.loc 1 208 7 is_stmt 1 view .LVU113
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 321              		.loc 1 199 11 view .LVU114
 322 00c8 013C     		subs	r4, r4, #1
 323              	.LVL33:
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 324              		.loc 1 199 11 is_stmt 0 view .LVU115
 325 00ca F1D1     		bne	.L9
ARM GAS  /tmp/ccsDGq8u.s 			page 55


 326 00cc C5EB4572 		rsb	r2, r5, r5, lsl #29
 327              	.LVL34:
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 328              		.loc 1 199 11 view .LVU116
 329 00d0 0EEBC505 		add	r5, lr, r5, lsl #3
 330 00d4 06EBC206 		add	r6, r6, r2, lsl #3
 331              	.LVL35:
 332              	.L8:
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      * So, py is incremented by 1 */
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = py + 1U;
 333              		.loc 1 213 5 is_stmt 1 view .LVU117
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      ** No loop unrolling is used. */
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = count % 0x4U;
 334              		.loc 1 217 5 view .LVU118
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 335              		.loc 1 219 5 view .LVU119
 336              		.loc 1 219 11 view .LVU120
 337 00d8 17F00300 		ands	r0, r7, #3
 338              	.LVL36:
 339              		.loc 1 219 11 is_stmt 0 view .LVU121
 340 00dc 0AD0     		beq	.L10
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 341              		.loc 1 213 13 view .LVU122
 342 00de 0236     		adds	r6, r6, #2
 343              	.LVL37:
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 344              		.loc 1 213 13 view .LVU123
 345 00e0 05EB4000 		add	r0, r5, r0, lsl #1
 346              	.LVL38:
 347              	.L11:
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Perform the multiply-accumulates */
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLAD(*px++, *py--, sum);
 348              		.loc 1 222 7 is_stmt 1 view .LVU124
 349              	.LBB130:
 350              	.LBI130:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 351              		.loc 2 1989 31 view .LVU125
 352              	.LBB131:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 353              		.loc 2 1991 3 view .LVU126
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 354              		.loc 2 1993 3 view .LVU127
 355              	.LBE131:
 356              	.LBE130:
 357              		.loc 1 222 13 is_stmt 0 view .LVU128
 358 00e4 35F9022B 		ldrsh	r2, [r5], #2
 359              	.LVL39:
 360              		.loc 1 222 13 view .LVU129
 361 00e8 36F90219 		ldrsh	r1, [r6], #-2
 362              	.LVL40:
ARM GAS  /tmp/ccsDGq8u.s 			page 56


 363              	.LBB133:
 364              	.LBB132:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 365              		.loc 2 1993 3 view .LVU130
 366              		.syntax unified
 367              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 368 00ec 22FB0133 		smlad r3, r2, r1, r3
 369              	@ 0 "" 2
 370              	.LVL41:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 371              		.loc 2 1994 3 is_stmt 1 view .LVU131
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 372              		.loc 2 1994 3 is_stmt 0 view .LVU132
 373              		.thumb
 374              		.syntax unified
 375              	.LBE132:
 376              	.LBE133:
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement the loop counter */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 377              		.loc 1 225 7 is_stmt 1 view .LVU133
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 378              		.loc 1 219 11 view .LVU134
 379 00f0 8542     		cmp	r5, r0
 380 00f2 F7D1     		bne	.L11
 381              	.LVL42:
 382              	.L10:
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     *pOut++ = (q15_t) (sum >> 15);
 383              		.loc 1 229 5 view .LVU135
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pIn2 + (count - 1U);
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = pIn1;
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Increment MAC count */
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     count++;
 384              		.loc 1 236 10 is_stmt 0 view .LVU136
 385 00f4 0137     		adds	r7, r7, #1
 386              	.LVL43:
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 387              		.loc 1 229 28 view .LVU137
 388 00f6 DB13     		asrs	r3, r3, #15
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = pIn1;
 389              		.loc 1 232 15 view .LVU138
 390 00f8 6646     		mov	r6, ip
 391 00fa 0CF1020C 		add	ip, ip, #2
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 392              		.loc 1 189 9 view .LVU139
 393 00fe 4F45     		cmp	r7, r9
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 394              		.loc 1 229 15 view .LVU140
 395 0100 28F8023B 		strh	r3, [r8], #2	@ movhi
 396              	.LVL44:
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = pIn1;
ARM GAS  /tmp/ccsDGq8u.s 			page 57


 397              		.loc 1 232 5 is_stmt 1 view .LVU141
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 398              		.loc 1 233 5 view .LVU142
 399              		.loc 1 236 5 view .LVU143
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Decrement loop counter */
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blockSize1--;
 400              		.loc 1 239 5 view .LVU144
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 401              		.loc 1 189 9 view .LVU145
 402 0104 CDD1     		bne	.L12
 403 0106 DDF80CE0 		ldr	lr, [sp, #12]
 404 010a DDF80490 		ldr	r9, [sp, #4]
 405 010e 0AEB4E0A 		add	r10, r10, lr, lsl #1
 406              	.LVL45:
 407              	.L7:
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* --------------------------
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Initializations of stage2
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ------------------------*/
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ....
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    */
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputA */
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   px = pIn1;
 408              		.loc 1 253 3 view .LVU146
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputB */
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
 409              		.loc 1 256 3 view .LVU147
 410              		.loc 1 256 16 is_stmt 0 view .LVU148
 411 0112 049A     		ldr	r2, [sp, #16]
 412 0114 6FF00043 		mvn	r3, #-2147483648
 413              		.loc 1 256 9 view .LVU149
 414 0118 0099     		ldr	r1, [sp]
 415              		.loc 1 256 16 view .LVU150
 416 011a 1344     		add	r3, r3, r2
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   count = 0U;
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* --------------------
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Stage2 process
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * -------------------*/
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * So, to loop unroll over blockSize2,
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * srcBLen should be greater than or equal to 4 */
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   if (srcBLen >= 4U)
 417              		.loc 1 269 6 view .LVU151
 418 011c 032A     		cmp	r2, #3
ARM GAS  /tmp/ccsDGq8u.s 			page 58


 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 419              		.loc 1 256 9 view .LVU152
 420 011e 01EB4301 		add	r1, r1, r3, lsl #1
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 421              		.loc 1 256 16 view .LVU153
 422 0122 4FEA4303 		lsl	r3, r3, #1
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 423              		.loc 1 256 9 view .LVU154
 424 0126 0591     		str	r1, [sp, #20]
 425              	.LVL46:
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 426              		.loc 1 257 3 is_stmt 1 view .LVU155
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 427              		.loc 1 260 3 view .LVU156
 428              		.loc 1 269 3 view .LVU157
 429              		.loc 1 269 6 is_stmt 0 view .LVU158
 430 0128 40F2FD80 		bls	.L42
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blkCnt = blockSize2 >> 2U;
 431              		.loc 1 272 5 is_stmt 1 view .LVU159
 432              	.LVL47:
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (blkCnt > 0U)
 433              		.loc 1 274 5 view .LVU160
 434              		.loc 1 274 11 view .LVU161
 435 012c 089B     		ldr	r3, [sp, #32]
 436 012e 9908     		lsrs	r1, r3, #2
 437              	.LVL48:
 438              		.loc 1 274 11 is_stmt 0 view .LVU162
 439 0130 0A91     		str	r1, [sp, #40]
 440 0132 00F0AC81 		beq	.L16
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       py = py - 1U;
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Set all accumulators to zero */
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc0 = 0;
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc1 = 0;
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc2 = 0;
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc3 = 0;
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* read x[0], x[1] samples */
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* read x[1], x[2] samples */
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 	  px += 2U;
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k = srcBLen >> 2U;
 441              		.loc 1 291 9 view .LVU163
 442 0136 049A     		ldr	r2, [sp, #16]
 443 0138 0598     		ldr	r0, [sp, #20]
 444 013a 9308     		lsrs	r3, r2, #2
 445 013c 02F00302 		and	r2, r2, #3
 446 0140 0238     		subs	r0, r0, #2
 447 0142 CDF82C90 		str	r9, [sp, #44]
 448 0146 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccsDGq8u.s 			page 59


 449 0148 D146     		mov	r9, r10
 450 014a 0092     		str	r2, [sp]
 451              	.LVL49:
 452              		.loc 1 291 9 view .LVU164
 453 014c 1A46     		mov	r2, r3
 454 014e C3EB4373 		rsb	r3, r3, r3, lsl #29
 455 0152 CDF858A0 		str	r10, [sp, #88]
 456              	.LVL50:
 457              		.loc 1 291 9 view .LVU165
 458 0156 D200     		lsls	r2, r2, #3
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 459              		.loc 1 253 6 view .LVU166
 460 0158 DDF808B0 		ldr	fp, [sp, #8]
 461 015c 00EBC303 		add	r3, r0, r3, lsl #3
 462 0160 8A46     		mov	r10, r1
 463              	.LVL51:
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 464              		.loc 1 253 6 view .LVU167
 465 0162 0432     		adds	r2, r2, #4
 466 0164 0190     		str	r0, [sp, #4]
 467 0166 0833     		adds	r3, r3, #8
 468 0168 0792     		str	r2, [sp, #28]
 469 016a 0393     		str	r3, [sp, #12]
 470              	.LVL52:
 471              	.L22:
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 472              		.loc 1 276 7 is_stmt 1 view .LVU168
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc1 = 0;
 473              		.loc 1 279 7 view .LVU169
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc2 = 0;
 474              		.loc 1 280 7 view .LVU170
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc3 = 0;
 475              		.loc 1 281 7 view .LVU171
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 476              		.loc 1 282 7 view .LVU172
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* read x[1], x[2] samples */
 477              		.loc 1 285 7 view .LVU173
 478              	.LBB134:
 479              	.LBI134:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 480              		.loc 3 454 28 view .LVU174
 481              	.LBB135:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 482              		.loc 3 457 3 view .LVU175
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 483              		.loc 3 459 3 view .LVU176
 484              	.LBE135:
 485              	.LBE134:
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 486              		.loc 1 282 12 is_stmt 0 view .LVU177
 487 016c 0023     		movs	r3, #0
 488              	.LBB137:
 489              	.LBB136:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490              		.loc 3 459 3 view .LVU178
 491 016e DBF80020 		ldr	r2, [fp]	@ unaligned
 492              	.LVL53:
ARM GAS  /tmp/ccsDGq8u.s 			page 60


 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 493              		.loc 3 461 3 is_stmt 1 view .LVU179
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 494              		.loc 3 461 3 is_stmt 0 view .LVU180
 495              	.LBE136:
 496              	.LBE137:
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 	  px += 2U;
 497              		.loc 1 287 7 is_stmt 1 view .LVU181
 498              	.LBB138:
 499              	.LBI138:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 500              		.loc 3 454 28 view .LVU182
 501              	.LBB139:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 502              		.loc 3 457 3 view .LVU183
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 503              		.loc 3 459 3 view .LVU184
 504 0172 DBF80260 		ldr	r6, [fp, #2]	@ unaligned
 505              	.LVL54:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 506              		.loc 3 461 3 view .LVU185
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 507              		.loc 3 461 3 is_stmt 0 view .LVU186
 508              	.LBE139:
 509              	.LBE138:
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 510              		.loc 1 288 4 is_stmt 1 view .LVU187
 511 0176 0BF10400 		add	r0, fp, #4
 512              	.LVL55:
 513              		.loc 1 291 7 view .LVU188
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc3 = 0;
 514              		.loc 1 281 12 is_stmt 0 view .LVU189
 515 017a 9C46     		mov	ip, r3
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc2 = 0;
 516              		.loc 1 280 12 view .LVU190
 517 017c 1D46     		mov	r5, r3
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       acc1 = 0;
 518              		.loc 1 279 12 view .LVU191
 519 017e 1C46     		mov	r4, r3
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 520              		.loc 1 276 10 view .LVU192
 521 0180 DDF804E0 		ldr	lr, [sp, #4]
 522              		.loc 1 291 9 view .LVU193
 523 0184 DDF81880 		ldr	r8, [sp, #24]
 524              	.LVL56:
 525              	.L17:
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       do
 526              		.loc 1 295 7 is_stmt 1 discriminator 1 view .LVU194
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read the last two inputB samples using SIMD:
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****          * y[srcBLen - 1] and y[srcBLen - 2] */
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 527              		.loc 1 299 9 discriminator 1 view .LVU195
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 61


 528              		.loc 3 488 3 discriminator 1 view .LVU196
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 529              		.loc 3 490 3 discriminator 1 view .LVU197
 530 0188 DEF80010 		ldr	r1, [lr]	@ unaligned
 531              	.LVL57:
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 532              		.loc 3 491 3 discriminator 1 view .LVU198
 533              		.loc 3 493 3 discriminator 1 view .LVU199
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
 534              		.loc 1 302 9 discriminator 1 view .LVU200
 535              	.LBB140:
 536              	.LBI140:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 537              		.loc 2 1997 31 discriminator 1 view .LVU201
 538              	.LBB141:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 539              		.loc 2 1999 3 discriminator 1 view .LVU202
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 540              		.loc 2 2001 3 discriminator 1 view .LVU203
 541              		.syntax unified
 542              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 543 018c 22FB1142 		smladx r2, r2, r1, r4
 544              	@ 0 "" 2
 545              	.LVL58:
 546              		.loc 2 2002 3 discriminator 1 view .LVU204
 547              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU205
 548              		.thumb
 549              		.syntax unified
 550              	.LBE141:
 551              	.LBE140:
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
 552              		.loc 1 305 9 is_stmt 1 discriminator 1 view .LVU206
 553              	.LBB142:
 554              	.LBI142:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 555              		.loc 2 1997 31 discriminator 1 view .LVU207
 556              	.LBB143:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 557              		.loc 2 1999 3 discriminator 1 view .LVU208
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 558              		.loc 2 2001 3 discriminator 1 view .LVU209
 559              		.syntax unified
 560              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 561 0190 26FB1155 		smladx r5, r6, r1, r5
 562              	@ 0 "" 2
 563              	.LVL59:
 564              		.loc 2 2002 3 discriminator 1 view .LVU210
 565              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU211
 566              		.thumb
 567              		.syntax unified
 568              	.LBE143:
 569              	.LBE142:
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 62


 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[2], x[3] */
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 570              		.loc 1 308 9 is_stmt 1 discriminator 1 view .LVU212
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 571              		.loc 3 457 3 discriminator 1 view .LVU213
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 572              		.loc 3 459 3 discriminator 1 view .LVU214
 573 0194 0468     		ldr	r4, [r0]	@ unaligned
 574              	.LVL60:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 575              		.loc 3 461 3 discriminator 1 view .LVU215
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[3], x[4] */
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 576              		.loc 1 311 9 discriminator 1 view .LVU216
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 577              		.loc 3 457 3 discriminator 1 view .LVU217
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 578              		.loc 3 459 3 discriminator 1 view .LVU218
 579 0196 D0F80270 		ldr	r7, [r0, #2]	@ unaligned
 580              	.LVL61:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 581              		.loc 3 461 3 discriminator 1 view .LVU219
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
 582              		.loc 1 314 9 discriminator 1 view .LVU220
 583              	.LBB144:
 584              	.LBI144:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585              		.loc 2 1997 31 discriminator 1 view .LVU221
 586              	.LBB145:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 587              		.loc 2 1999 3 discriminator 1 view .LVU222
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 588              		.loc 2 2001 3 discriminator 1 view .LVU223
 589              		.syntax unified
 590              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 591 019a 24FB11CC 		smladx ip, r4, r1, ip
 592              	@ 0 "" 2
 593              	.LVL62:
 594              		.loc 2 2002 3 discriminator 1 view .LVU224
 595              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU225
 596              		.thumb
 597              		.syntax unified
 598              	.LBE145:
 599              	.LBE144:
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 600              		.loc 1 317 9 is_stmt 1 discriminator 1 view .LVU226
 601              	.LBB146:
 602              	.LBI146:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 603              		.loc 2 1997 31 discriminator 1 view .LVU227
 604              	.LBB147:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 63


 605              		.loc 2 1999 3 discriminator 1 view .LVU228
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 606              		.loc 2 2001 3 discriminator 1 view .LVU229
 607              		.syntax unified
 608              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 609 019e 27FB1133 		smladx r3, r7, r1, r3
 610              	@ 0 "" 2
 611              	.LVL63:
 612              		.loc 2 2002 3 discriminator 1 view .LVU230
 613              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU231
 614              		.thumb
 615              		.syntax unified
 616              	.LBE147:
 617              	.LBE146:
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 618              		.loc 1 320 9 is_stmt 1 discriminator 1 view .LVU232
 619              	.LBB148:
 620              	.LBI148:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 621              		.loc 3 485 28 discriminator 1 view .LVU233
 622              	.LBB149:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 623              		.loc 3 488 3 discriminator 1 view .LVU234
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 624              		.loc 3 490 3 discriminator 1 view .LVU235
 625 01a2 5EF8041C 		ldr	r1, [lr, #-4]	@ unaligned
 626              	.LVL64:
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 627              		.loc 3 491 3 discriminator 1 view .LVU236
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 628              		.loc 3 491 3 is_stmt 0 discriminator 1 view .LVU237
 629 01a6 AEF1080E 		sub	lr, lr, #8
 630              	.LVL65:
 631              		.loc 3 493 3 is_stmt 1 discriminator 1 view .LVU238
 632              		.loc 3 493 3 is_stmt 0 discriminator 1 view .LVU239
 633              	.LBE149:
 634              	.LBE148:
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLADX(x2, c0, acc0);
 635              		.loc 1 323 9 is_stmt 1 discriminator 1 view .LVU240
 636              	.LBB150:
 637              	.LBI150:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638              		.loc 2 1997 31 discriminator 1 view .LVU241
 639              	.LBB151:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 640              		.loc 2 1999 3 discriminator 1 view .LVU242
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 641              		.loc 2 2001 3 discriminator 1 view .LVU243
 642              		.syntax unified
 643              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 644 01aa 24FB1124 		smladx r4, r4, r1, r2
 645              	@ 0 "" 2
 646              	.LVL66:
ARM GAS  /tmp/ccsDGq8u.s 			page 64


 647              		.loc 2 2002 3 discriminator 1 view .LVU244
 648              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU245
 649              		.thumb
 650              		.syntax unified
 651              	.LBE151:
 652              	.LBE150:
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLADX(x3, c0, acc1);
 653              		.loc 1 326 9 is_stmt 1 discriminator 1 view .LVU246
 654              	.LBB152:
 655              	.LBI152:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 656              		.loc 2 1997 31 discriminator 1 view .LVU247
 657              	.LBB153:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 658              		.loc 2 1999 3 discriminator 1 view .LVU248
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 659              		.loc 2 2001 3 discriminator 1 view .LVU249
 660              		.syntax unified
 661              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 662 01ae 27FB1155 		smladx r5, r7, r1, r5
 663              	@ 0 "" 2
 664              	.LVL67:
 665              		.loc 2 2002 3 discriminator 1 view .LVU250
 666              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU251
 667              		.thumb
 668              		.syntax unified
 669              	.LBE153:
 670              	.LBE152:
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[4], x[5] */
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 671              		.loc 1 329 9 is_stmt 1 discriminator 1 view .LVU252
 672              	.LBB154:
 673              	.LBI154:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 674              		.loc 3 454 28 discriminator 1 view .LVU253
 675              	.LBB155:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 676              		.loc 3 457 3 discriminator 1 view .LVU254
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 677              		.loc 3 459 3 discriminator 1 view .LVU255
 678 01b2 4268     		ldr	r2, [r0, #4]	@ unaligned
 679              	.LVL68:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 680              		.loc 3 461 3 discriminator 1 view .LVU256
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 681              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU257
 682              	.LBE155:
 683              	.LBE154:
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[5], x[6] */
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 684              		.loc 1 332 9 is_stmt 1 discriminator 1 view .LVU258
 685              	.LBB156:
 686              	.LBI156:
ARM GAS  /tmp/ccsDGq8u.s 			page 65


 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 687              		.loc 3 454 28 discriminator 1 view .LVU259
 688              	.LBB157:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 689              		.loc 3 457 3 discriminator 1 view .LVU260
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 690              		.loc 3 459 3 discriminator 1 view .LVU261
 691              	.LBE157:
 692              	.LBE156:
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px += 4U;
 693              		.loc 1 333 6 is_stmt 0 discriminator 1 view .LVU262
 694 01b4 0830     		adds	r0, r0, #8
 695              	.LVL69:
 696              		.loc 1 333 6 discriminator 1 view .LVU263
 697 01b6 50F8026C 		ldr	r6, [r0, #-2]	@ unaligned
 698              	.LVL70:
 699              	.LBB159:
 700              	.LBB158:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 701              		.loc 3 461 3 is_stmt 1 discriminator 1 view .LVU264
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 702              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU265
 703              	.LBE158:
 704              	.LBE159:
 705              		.loc 1 333 3 is_stmt 1 discriminator 1 view .LVU266
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x0, c0, acc2);
 706              		.loc 1 336 9 discriminator 1 view .LVU267
 707              	.LBB160:
 708              	.LBI160:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 709              		.loc 2 1997 31 discriminator 1 view .LVU268
 710              	.LBB161:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 711              		.loc 2 1999 3 discriminator 1 view .LVU269
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 712              		.loc 2 2001 3 discriminator 1 view .LVU270
 713              		.syntax unified
 714              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 715 01ba 22FB11CC 		smladx ip, r2, r1, ip
 716              	@ 0 "" 2
 717              	.LVL71:
 718              		.loc 2 2002 3 discriminator 1 view .LVU271
 719              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU272
 720              		.thumb
 721              		.syntax unified
 722              	.LBE161:
 723              	.LBE160:
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x1, c0, acc3);
 724              		.loc 1 339 9 is_stmt 1 discriminator 1 view .LVU273
 725              	.LBB162:
 726              	.LBI162:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727              		.loc 2 1997 31 discriminator 1 view .LVU274
ARM GAS  /tmp/ccsDGq8u.s 			page 66


 728              	.LBB163:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 729              		.loc 2 1999 3 discriminator 1 view .LVU275
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 730              		.loc 2 2001 3 discriminator 1 view .LVU276
 731              		.syntax unified
 732              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 733 01be 26FB1133 		smladx r3, r6, r1, r3
 734              	@ 0 "" 2
 735              	.LVL72:
 736              		.loc 2 2002 3 discriminator 1 view .LVU277
 737              		.loc 2 2002 3 is_stmt 0 discriminator 1 view .LVU278
 738              		.thumb
 739              		.syntax unified
 740              	.LBE163:
 741              	.LBE162:
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       } while (--k);
 742              		.loc 1 341 15 is_stmt 1 discriminator 1 view .LVU279
 743              		.loc 1 341 7 is_stmt 0 discriminator 1 view .LVU280
 744 01c2 B8F10108 		subs	r8, r8, #1
 745              	.LVL73:
 746              		.loc 1 341 7 discriminator 1 view .LVU281
 747 01c6 DFD1     		bne	.L17
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        ** No loop unrolling is used. */
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k = srcBLen % 0x4U;
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       if (k == 1U)
 748              		.loc 1 350 10 view .LVU282
 749 01c8 0098     		ldr	r0, [sp]
 750              	.LVL74:
 751              		.loc 1 350 10 view .LVU283
 752 01ca 0799     		ldr	r1, [sp, #28]
 753              	.LVL75:
 754              		.loc 1 350 10 view .LVU284
 755 01cc 0128     		cmp	r0, #1
 756 01ce 5944     		add	r1, fp, r1
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 757              		.loc 1 348 7 is_stmt 1 view .LVU285
 758              	.LVL76:
 759              		.loc 1 350 7 view .LVU286
 760              		.loc 1 350 10 is_stmt 0 view .LVU287
 761 01d0 00F02D81 		beq	.L96
 762              	.LVL77:
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read y[srcBLen - 5] */
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = *(py+1);
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = c0 << 16U;
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #else
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
ARM GAS  /tmp/ccsDGq8u.s 			page 67


 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[7] */
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px++;
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       if (k == 2U)
 763              		.loc 1 372 7 is_stmt 1 view .LVU288
 764              		.loc 1 372 10 is_stmt 0 view .LVU289
 765 01d4 0098     		ldr	r0, [sp]
 766 01d6 0228     		cmp	r0, #2
 767 01d8 00F01A81 		beq	.L20
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[7], x[8] */
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[9] */
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px += 2U;
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x3, c0, acc2);
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x2, c0, acc3);
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       if (k == 3U)
 768              		.loc 1 391 7 is_stmt 1 view .LVU290
 769              		.loc 1 391 10 is_stmt 0 view .LVU291
 770 01dc 0328     		cmp	r0, #3
 771 01de 1AD1     		bne	.L19
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 772              		.loc 1 394 9 is_stmt 1 view .LVU292
 773              	.LVL78:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 774              		.loc 3 457 3 view .LVU293
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 775              		.loc 3 459 3 view .LVU294
 776 01e0 0398     		ldr	r0, [sp, #12]
 777 01e2 D1F80270 		ldr	r7, [r1, #2]	@ unaligned
 778              	.LVL79:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 779              		.loc 3 459 3 is_stmt 0 view .LVU295
 780 01e6 50F8080C 		ldr	r0, [r0, #-8]	@ unaligned
ARM GAS  /tmp/ccsDGq8u.s 			page 68


 781              	.LVL80:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 782              		.loc 3 461 3 is_stmt 1 view .LVU296
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[7], x[8] */
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 783              		.loc 1 397 9 view .LVU297
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 784              		.loc 3 457 3 view .LVU298
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 785              		.loc 3 459 3 view .LVU299
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 786              		.loc 3 461 3 view .LVU300
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[9] */
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 787              		.loc 1 400 9 view .LVU301
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 788              		.loc 3 457 3 view .LVU302
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 789              		.loc 3 459 3 view .LVU303
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 790              		.loc 3 461 3 view .LVU304
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
 791              		.loc 1 403 9 view .LVU305
 792              	.LBB164:
 793              	.LBI164:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794              		.loc 2 1997 31 view .LVU306
 795              	.LBB165:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 796              		.loc 2 1999 3 view .LVU307
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 797              		.loc 2 2001 3 view .LVU308
 798              		.syntax unified
 799              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 800 01ea 22FB1042 		smladx r2, r2, r0, r4
 801              	@ 0 "" 2
 802              	.LVL81:
 803              		.loc 2 2002 3 view .LVU309
 804              		.loc 2 2002 3 is_stmt 0 view .LVU310
 805              		.thumb
 806              		.syntax unified
 807              	.LBE165:
 808              	.LBE164:
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
 809              		.loc 1 404 9 is_stmt 1 view .LVU311
 810              	.LBB166:
 811              	.LBI166:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 812              		.loc 2 1997 31 view .LVU312
 813              	.LBB167:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 814              		.loc 2 1999 3 view .LVU313
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccsDGq8u.s 			page 69


 815              		.loc 2 2001 3 view .LVU314
 816              		.syntax unified
 817              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 818 01ee 26FB1055 		smladx r5, r6, r0, r5
 819              	@ 0 "" 2
 820              	.LVL82:
 821              		.loc 2 2002 3 view .LVU315
 822              		.loc 2 2002 3 is_stmt 0 view .LVU316
 823              		.thumb
 824              		.syntax unified
 825              	.LBE167:
 826              	.LBE166:
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x3, c0, acc2);
 827              		.loc 1 405 9 is_stmt 1 view .LVU317
 828              	.LBB168:
 829              	.LBI168:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 830              		.loc 2 1997 31 view .LVU318
 831              	.LBB169:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 832              		.loc 2 1999 3 view .LVU319
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 833              		.loc 2 2001 3 view .LVU320
 834 01f2 0C68     		ldr	r4, [r1]	@ unaligned
 835              		.syntax unified
 836              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 837 01f4 24FB10CC 		smladx ip, r4, r0, ip
 838              	@ 0 "" 2
 839              	.LVL83:
 840              		.loc 2 2002 3 view .LVU321
 841              		.loc 2 2002 3 is_stmt 0 view .LVU322
 842              		.thumb
 843              		.syntax unified
 844              	.LBE169:
 845              	.LBE168:
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x2, c0, acc3);
 846              		.loc 1 406 9 is_stmt 1 view .LVU323
 847              	.LBB170:
 848              	.LBI170:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 849              		.loc 2 1997 31 view .LVU324
 850              	.LBB171:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 851              		.loc 2 1999 3 view .LVU325
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 852              		.loc 2 2001 3 view .LVU326
 853              		.syntax unified
 854              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 855 01f8 27FB1033 		smladx r3, r7, r0, r3
 856              	@ 0 "" 2
 857              	.LVL84:
 858              		.loc 2 2002 3 view .LVU327
 859              		.loc 2 2002 3 is_stmt 0 view .LVU328
 860              		.thumb
 861              		.syntax unified
 862              	.LBE171:
 863              	.LBE170:
ARM GAS  /tmp/ccsDGq8u.s 			page 70


 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read y[srcBLen - 7] */
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		c0 = *(py-1);
 864              		.loc 1 409 3 is_stmt 1 view .LVU329
 865              		.loc 1 409 6 is_stmt 0 view .LVU330
 866 01fc 0398     		ldr	r0, [sp, #12]
 867              	.LVL85:
 868              		.loc 1 409 6 view .LVU331
 869 01fe 30F90A0C 		ldrsh	r0, [r0, #-10]
 870              	.LVL86:
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = c0 << 16U;
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #else
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 871              		.loc 1 413 9 is_stmt 1 view .LVU332
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Read x[10] */
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         x3 =  read_q15x2 ((q15_t *) px + 2);
 872              		.loc 1 417 9 view .LVU333
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 873              		.loc 3 457 3 view .LVU334
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 874              		.loc 3 459 3 view .LVU335
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 875              		.loc 3 461 3 view .LVU336
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px += 3U;
 876              		.loc 1 418 3 view .LVU337
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
 877              		.loc 1 421 9 view .LVU338
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 878              		.loc 1 413 12 is_stmt 0 view .LVU339
 879 0202 80B2     		uxth	r0, r0
 880              	.LVL87:
 881              	.LBB172:
 882              	.LBI172:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 883              		.loc 2 1997 31 is_stmt 1 view .LVU340
 884              	.LBB173:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 885              		.loc 2 1999 3 view .LVU341
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 886              		.loc 2 2001 3 view .LVU342
 887              		.syntax unified
 888              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 889 0204 26FB1024 		smladx r4, r6, r0, r2
 890              	@ 0 "" 2
 891              	.LVL88:
 892              		.loc 2 2002 3 view .LVU343
 893              		.loc 2 2002 3 is_stmt 0 view .LVU344
 894              		.thumb
 895              		.syntax unified
 896              	.LBE173:
 897              	.LBE172:
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLAD(x2, c0, acc1);
ARM GAS  /tmp/ccsDGq8u.s 			page 71


 898              		.loc 1 422 9 is_stmt 1 view .LVU345
 899              	.LBB174:
 900              	.LBI174:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 901              		.loc 2 1989 31 view .LVU346
 902              	.LBB175:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 903              		.loc 2 1991 3 view .LVU347
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 904              		.loc 2 1993 3 view .LVU348
 905              		.syntax unified
 906              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 907 0208 27FB0055 		smlad r5, r7, r0, r5
 908              	@ 0 "" 2
 909              	.LVL89:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 910              		.loc 2 1994 3 view .LVU349
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 911              		.loc 2 1994 3 is_stmt 0 view .LVU350
 912              		.thumb
 913              		.syntax unified
 914              	.LBE175:
 915              	.LBE174:
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
 916              		.loc 1 423 9 is_stmt 1 view .LVU351
 917              	.LBB176:
 918              	.LBI176:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 919              		.loc 2 1997 31 view .LVU352
 920              	.LBB177:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 921              		.loc 2 1999 3 view .LVU353
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 922              		.loc 2 2001 3 view .LVU354
 923              		.syntax unified
 924              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 925 020c 27FB10CC 		smladx ip, r7, r0, ip
 926              	@ 0 "" 2
 927              	.LVL90:
 928              		.loc 2 2002 3 view .LVU355
 929              		.loc 2 2002 3 is_stmt 0 view .LVU356
 930              		.thumb
 931              		.syntax unified
 932              	.LBE177:
 933              	.LBE176:
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 934              		.loc 1 424 9 is_stmt 1 view .LVU357
 935              	.LBB178:
 936              	.LBI178:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 937              		.loc 2 1997 31 view .LVU358
 938              	.LBB179:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939              		.loc 2 1999 3 view .LVU359
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 940              		.loc 2 2001 3 view .LVU360
 941 0210 4A68     		ldr	r2, [r1, #4]	@ unaligned
ARM GAS  /tmp/ccsDGq8u.s 			page 72


 942              		.syntax unified
 943              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 944 0212 22FB1033 		smladx r3, r2, r0, r3
 945              	@ 0 "" 2
 946              	.LVL91:
 947              		.loc 2 2002 3 view .LVU361
 948              		.thumb
 949              		.syntax unified
 950              	.L19:
 951              		.loc 2 2002 3 is_stmt 0 view .LVU362
 952              	.LBE179:
 953              	.LBE178:
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       write_q15x2_ia (&pOut, __PKHBT((acc0 >> 15), (acc1 >> 15), 16));
 954              		.loc 1 429 7 is_stmt 1 view .LVU363
 955              	.LBB180:
 956              	.LBI180:
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 957              		.loc 3 502 27 view .LVU364
 958              	.LBB181:
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 959              		.loc 3 506 3 view .LVU365
 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 960              		.loc 3 508 3 view .LVU366
 961              	.LBE181:
 962              	.LBE180:
 963              		.loc 1 429 30 is_stmt 0 view .LVU367
 964 0216 C4F3CF34 		ubfx	r4, r4, #15, #16
 965              	.LVL92:
 966              		.loc 1 429 30 view .LVU368
 967 021a ED13     		asrs	r5, r5, #15
 968              	.LVL93:
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       write_q15x2_ia (&pOut, __PKHBT((acc2 >> 15), (acc3 >> 15), 16));
 969              		.loc 1 430 30 view .LVU369
 970 021c CCF3CF3C 		ubfx	ip, ip, #15, #16
 971              	.LVL94:
 972              		.loc 1 430 30 view .LVU370
 973 0220 DB13     		asrs	r3, r3, #15
 974              	.LVL95:
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       write_q15x2_ia (&pOut, __PKHBT((acc2 >> 15), (acc3 >> 15), 16));
 975              		.loc 1 429 30 view .LVU371
 976 0222 44EA0544 		orr	r4, r4, r5, lsl #16
ARM GAS  /tmp/ccsDGq8u.s 			page 73


 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 977              		.loc 1 274 11 view .LVU372
 978 0226 BAF1010A 		subs	r10, r10, #1
 979              	.LVL96:
 980              		.loc 1 430 30 view .LVU373
 981 022a 4CEA0343 		orr	r3, ip, r3, lsl #16
 982 022e 0BF1080B 		add	fp, fp, #8
 983              	.LBB183:
 984              	.LBB182:
 985              		.loc 3 508 3 view .LVU374
 986 0232 C9F80040 		str	r4, [r9]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 987              		.loc 3 509 3 is_stmt 1 view .LVU375
 988              	.LVL97:
 989              		.loc 3 509 3 is_stmt 0 view .LVU376
 990              	.LBE182:
 991              	.LBE183:
 992              		.loc 1 430 7 is_stmt 1 view .LVU377
 993              	.LBB184:
 994              	.LBI184:
 502:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 995              		.loc 3 502 27 view .LVU378
 996              	.LBB185:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 997              		.loc 3 506 3 view .LVU379
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 998              		.loc 3 508 3 view .LVU380
 999 0236 09F10809 		add	r9, r9, #8
 1000              	.LVL98:
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1001              		.loc 3 508 3 is_stmt 0 view .LVU381
 1002 023a 49F8043C 		str	r3, [r9, #-4]	@ unaligned
 1003              		.loc 3 509 3 is_stmt 1 view .LVU382
 1004              	.LVL99:
 1005              		.loc 3 509 3 is_stmt 0 view .LVU383
 1006              	.LBE185:
 1007              	.LBE184:
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #else
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       write_q15x2_ia (&pOut, __PKHBT((acc1 >> 15), (acc0 >> 15), 16));
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       write_q15x2_ia (&pOut, __PKHBT((acc3 >> 15), (acc2 >> 15), 16));
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /*#ifndef  ARM_MATH_BIG_ENDIAN*/
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       count += 4U;
 1008              		.loc 1 437 7 is_stmt 1 view .LVU384
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       px = pIn1 + count;
 1009              		.loc 1 440 7 view .LVU385
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       py = pSrc2;
 1010              		.loc 1 441 7 view .LVU386
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       blkCnt--;
 1011              		.loc 1 444 7 view .LVU387
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1012              		.loc 1 274 11 view .LVU388
ARM GAS  /tmp/ccsDGq8u.s 			page 74


 1013 023e 95D1     		bne	.L22
 1014 0240 0A9B     		ldr	r3, [sp, #40]
 1015 0242 DDF858A0 		ldr	r10, [sp, #88]
 1016 0246 029A     		ldr	r2, [sp, #8]
 1017 0248 4FEA830E 		lsl	lr, r3, #2
 1018 024c DDF82C90 		ldr	r9, [sp, #44]
 1019              	.LVL100:
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1020              		.loc 1 274 11 is_stmt 0 view .LVU389
 1021 0250 0AEBC30A 		add	r10, r10, r3, lsl #3
 1022 0254 02EBC30C 		add	ip, r2, r3, lsl #3
 1023              	.LVL101:
 1024              	.L23:
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      ** No loop unrolling is used. */
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blkCnt = blockSize2 % 0x4U;
 1025              		.loc 1 449 5 is_stmt 1 view .LVU390
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (blkCnt > 0U)
 1026              		.loc 1 451 5 view .LVU391
 1027              		.loc 1 451 11 view .LVU392
 1028 0258 089B     		ldr	r3, [sp, #32]
 1029 025a 13F00304 		ands	r4, r3, #3
 1030              	.LVL102:
 1031              		.loc 1 451 11 is_stmt 0 view .LVU393
 1032 025e 00F01E81 		beq	.L45
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = 0;
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k = srcBLen >> 2U;
 1033              		.loc 1 457 9 view .LVU394
 1034 0262 049B     		ldr	r3, [sp, #16]
 1035 0264 0EF1010E 		add	lr, lr, #1
 1036              	.LVL103:
 1037              		.loc 1 457 9 view .LVU395
 1038 0268 0599     		ldr	r1, [sp, #20]
 1039 026a 0AEB4404 		add	r4, r10, r4, lsl #1
 1040              	.LVL104:
 1041              		.loc 1 457 9 view .LVU396
 1042 026e 4FEA9308 		lsr	r8, r3, #2
 1043 0272 03F00302 		and	r2, r3, #3
 1044 0276 A1F10800 		sub	r0, r1, #8
 1045 027a 029D     		ldr	r5, [sp, #8]
 1046 027c C8EB4873 		rsb	r3, r8, r8, lsl #29
 1047 0280 CDF81C90 		str	r9, [sp, #28]
 1048 0284 05EB4E0E 		add	lr, r5, lr, lsl #1
 1049              	.LVL105:
 1050              		.loc 1 457 9 view .LVU397
 1051 0288 8146     		mov	r9, r0
 1052 028a 01EBC303 		add	r3, r1, r3, lsl #3
 1053 028e 0092     		str	r2, [sp]
 1054 0290 4FEAC80B 		lsl	fp, r8, #3
 1055 0294 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccsDGq8u.s 			page 75


 1056 0296 5300     		lsls	r3, r2, #1
 1057 0298 0393     		str	r3, [sp, #12]
 1058              	.LVL106:
 1059              	.L28:
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1060              		.loc 1 454 7 is_stmt 1 view .LVU398
 1061              		.loc 1 457 7 view .LVU399
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       while (k > 0U)
 1062              		.loc 1 461 7 view .LVU400
 1063              		.loc 1 461 13 view .LVU401
 1064 029a 0CF10801 		add	r1, ip, #8
 1065 029e 4A46     		mov	r2, r9
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1066              		.loc 1 457 9 is_stmt 0 view .LVU402
 1067 02a0 4546     		mov	r5, r8
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1068              		.loc 1 454 11 view .LVU403
 1069 02a2 0026     		movs	r6, #0
 1070              	.LVL107:
 1071              	.L25:
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1072              		.loc 1 464 9 is_stmt 1 view .LVU404
 1073              		.loc 1 464 13 is_stmt 0 view .LVU405
 1074 02a4 31F8083C 		ldrh	r3, [r1, #-8]
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1075              		.loc 1 461 13 view .LVU406
 1076 02a8 013D     		subs	r5, r5, #1
 1077              	.LVL108:
 1078              		.loc 1 464 13 view .LVU407
 1079 02aa 1789     		ldrh	r7, [r2, #8]
 1080 02ac 01F10801 		add	r1, r1, #8
 1081              	.LVL109:
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1082              		.loc 1 465 13 view .LVU408
 1083 02b0 31F80E0C 		ldrh	r0, [r1, #-14]
 1084 02b4 A2F10802 		sub	r2, r2, #8
 1085              	.LVL110:
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1086              		.loc 1 464 13 view .LVU409
 1087 02b8 13FB0766 		smlabb	r6, r3, r7, r6
 1088              	.LVL111:
 1089              		.loc 1 465 9 is_stmt 1 view .LVU410
 1090              		.loc 1 465 13 is_stmt 0 view .LVU411
 1091 02bc D789     		ldrh	r7, [r2, #14]
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1092              		.loc 1 466 13 view .LVU412
 1093 02be 31F80C3C 		ldrh	r3, [r1, #-12]
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1094              		.loc 1 465 13 view .LVU413
 1095 02c2 10FB0760 		smlabb	r0, r0, r7, r6
 1096              	.LVL112:
 1097              		.loc 1 466 9 is_stmt 1 view .LVU414
ARM GAS  /tmp/ccsDGq8u.s 			page 76


 1098              		.loc 1 466 13 is_stmt 0 view .LVU415
 1099 02c6 9789     		ldrh	r7, [r2, #12]
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1100              		.loc 1 467 13 view .LVU416
 1101 02c8 31F80A6C 		ldrh	r6, [r1, #-10]
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1102              		.loc 1 466 13 view .LVU417
 1103 02cc 13FB0703 		smlabb	r3, r3, r7, r0
 1104              	.LVL113:
 1105              		.loc 1 467 9 is_stmt 1 view .LVU418
 1106              		.loc 1 467 13 is_stmt 0 view .LVU419
 1107 02d0 5089     		ldrh	r0, [r2, #10]
 1108 02d2 16FB0036 		smlabb	r6, r6, r0, r3
 1109              	.LVL114:
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Decrement loop counter */
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         k--;
 1110              		.loc 1 470 9 is_stmt 1 view .LVU420
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1111              		.loc 1 461 13 view .LVU421
 1112 02d6 E5D1     		bne	.L25
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        ** No loop unrolling is used. */
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k = srcBLen % 0x4U;
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       while (k > 0U)
 1113              		.loc 1 477 13 is_stmt 0 view .LVU422
 1114 02d8 009B     		ldr	r3, [sp]
 1115 02da DC44     		add	ip, ip, fp
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1116              		.loc 1 475 7 is_stmt 1 view .LVU423
 1117              		.loc 1 477 7 view .LVU424
 1118              	.LVL115:
 1119              		.loc 1 477 13 view .LVU425
 1120 02dc 5BB1     		cbz	r3, .L26
 1121 02de 039B     		ldr	r3, [sp, #12]
 1122 02e0 0CEB0300 		add	r0, ip, r3
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1123              		.loc 1 467 36 is_stmt 0 view .LVU426
 1124 02e4 069B     		ldr	r3, [sp, #24]
 1125              	.L27:
 1126              	.LVL116:
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulates */
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1127              		.loc 1 480 9 is_stmt 1 view .LVU427
 1128              		.loc 1 480 13 is_stmt 0 view .LVU428
 1129 02e6 3CF8021B 		ldrh	r1, [ip], #2
 1130              	.LVL117:
 1131              		.loc 1 480 13 view .LVU429
 1132 02ea 33F80229 		ldrh	r2, [r3], #-2
 1133              	.LVL118:
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1134              		.loc 1 477 13 view .LVU430
 1135 02ee 8445     		cmp	ip, r0
ARM GAS  /tmp/ccsDGq8u.s 			page 77


 1136              		.loc 1 480 13 view .LVU431
 1137 02f0 11FB0266 		smlabb	r6, r1, r2, r6
 1138              	.LVL119:
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Decrement loop counter */
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         k--;
 1139              		.loc 1 483 9 is_stmt 1 view .LVU432
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1140              		.loc 1 477 13 view .LVU433
 1141 02f4 F7D1     		bne	.L27
 1142              	.LVL120:
 1143              	.L26:
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 1144              		.loc 1 487 7 view .LVU434
 1145              		.loc 1 487 30 is_stmt 0 view .LVU435
 1146 02f6 F613     		asrs	r6, r6, #15
 1147              	.LVL121:
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       count++;
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       px = pIn1 + count;
 1148              		.loc 1 493 17 view .LVU436
 1149 02f8 F446     		mov	ip, lr
 1150              	.LVL122:
 1151              		.loc 1 493 17 view .LVU437
 1152 02fa 0EF1020E 		add	lr, lr, #2
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1153              		.loc 1 487 17 view .LVU438
 1154 02fe 2AF8026B 		strh	r6, [r10], #2	@ movhi
 1155              	.LVL123:
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1156              		.loc 1 490 7 is_stmt 1 view .LVU439
 1157              		.loc 1 493 7 view .LVU440
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       py = pSrc2;
 1158              		.loc 1 494 7 view .LVU441
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       blkCnt--;
 1159              		.loc 1 497 7 view .LVU442
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1160              		.loc 1 451 11 view .LVU443
 1161 0302 A245     		cmp	r10, r4
 1162 0304 C9D1     		bne	.L28
 1163 0306 DDE90793 		ldrd	r9, r3, [sp, #28]
 1164 030a 5B00     		lsls	r3, r3, #1
 1165 030c 37E0     		b	.L24
 1166              	.LVL124:
 1167              	.L44:
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1168              		.loc 1 192 9 is_stmt 0 view .LVU444
 1169 030e 2B46     		mov	r3, r5
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
ARM GAS  /tmp/ccsDGq8u.s 			page 78


 1170              		.loc 1 199 11 view .LVU445
 1171 0310 7546     		mov	r5, lr
 1172              	.LVL125:
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1173              		.loc 1 199 11 view .LVU446
 1174 0312 E1E6     		b	.L8
 1175              	.LVL126:
 1176              	.L3:
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1177              		.loc 1 253 3 is_stmt 1 view .LVU447
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1178              		.loc 1 256 3 view .LVU448
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1179              		.loc 1 256 16 is_stmt 0 view .LVU449
 1180 0314 049A     		ldr	r2, [sp, #16]
 1181              	.LVL127:
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1182              		.loc 1 256 16 view .LVU450
 1183 0316 6FF00043 		mvn	r3, #-2147483648
 1184 031a 1344     		add	r3, r3, r2
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1185              		.loc 1 256 9 view .LVU451
 1186 031c 009A     		ldr	r2, [sp]
 1187 031e 02EB4302 		add	r2, r2, r3, lsl #1
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1188              		.loc 1 256 16 view .LVU452
 1189 0322 5B00     		lsls	r3, r3, #1
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pSrc2;
 1190              		.loc 1 256 9 view .LVU453
 1191 0324 0592     		str	r2, [sp, #20]
 1192              	.LVL128:
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1193              		.loc 1 257 3 is_stmt 1 view .LVU454
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1194              		.loc 1 260 3 view .LVU455
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 1195              		.loc 1 269 3 view .LVU456
 1196              	.L42:
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   else
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* If the srcBLen is not a multiple of 4,
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blkCnt = blockSize2;
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (blkCnt > 0U)
 1197              		.loc 1 506 11 view .LVU457
 1198 0326 089A     		ldr	r2, [sp, #32]
 1199 0328 002A     		cmp	r2, #0
 1200 032a 00F0AD80 		beq	.L97
 1201 032e 049A     		ldr	r2, [sp, #16]
 1202 0330 981C     		adds	r0, r3, #2
 1203 0332 0899     		ldr	r1, [sp, #32]
 1204 0334 C2EBC277 		rsb	r7, r2, r2, lsl #31
 1205 0338 029C     		ldr	r4, [sp, #8]
 1206 033a 4B00     		lsls	r3, r1, #1
ARM GAS  /tmp/ccsDGq8u.s 			page 79


 1207 033c DDF81480 		ldr	r8, [sp, #20]
 1208 0340 7F00     		lsls	r7, r7, #1
 1209 0342 2044     		add	r0, r0, r4
 1210 0344 0AEB4104 		add	r4, r10, r1, lsl #1
 1211 0348 BE46     		mov	lr, r7
 1212 034a 1746     		mov	r7, r2
 1213              	.LVL129:
 1214              	.L30:
 1215              		.loc 1 506 11 is_stmt 0 view .LVU458
 1216 034c 0EEB0002 		add	r2, lr, r0
 1217              	.LVL130:
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = 0;
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* srcBLen number of MACS should be performed */
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k = srcBLen;
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       while (k > 0U)
 1218              		.loc 1 514 13 is_stmt 1 view .LVU459
 1219 0350 002F     		cmp	r7, #0
 1220 0352 7AD0     		beq	.L98
 1221              		.loc 1 514 13 is_stmt 0 view .LVU460
 1222 0354 4546     		mov	r5, r8
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1223              		.loc 1 509 11 view .LVU461
 1224 0356 0021     		movs	r1, #0
 1225              	.LVL131:
 1226              	.L29:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Perform the multiply-accumulate */
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         sum += ((q31_t) *px++ * *py--);
 1227              		.loc 1 517 9 is_stmt 1 view .LVU462
 1228              		.loc 1 517 13 is_stmt 0 view .LVU463
 1229 0358 32F802CB 		ldrh	ip, [r2], #2
 1230              	.LVL132:
 1231              		.loc 1 517 13 view .LVU464
 1232 035c 35F80269 		ldrh	r6, [r5], #-2
 1233              	.LVL133:
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1234              		.loc 1 514 13 view .LVU465
 1235 0360 8242     		cmp	r2, r0
 1236              		.loc 1 517 13 view .LVU466
 1237 0362 1CFB0611 		smlabb	r1, ip, r6, r1
 1238              	.LVL134:
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         /* Decrement loop counter */
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         k--;
 1239              		.loc 1 520 9 is_stmt 1 view .LVU467
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1240              		.loc 1 514 13 view .LVU468
 1241 0366 F7D1     		bne	.L29
 1242 0368 41F3CF31 		sbfx	r1, r1, #15, #16
 1243              	.LVL135:
 1244              	.L31:
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 80


 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 1245              		.loc 1 524 7 view .LVU469
 1246              		.loc 1 524 15 is_stmt 0 view .LVU470
 1247 036c 2AF8021B 		strh	r1, [r10], #2	@ movhi
 1248              	.LVL136:
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Increment MAC count */
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       count++;
 1249              		.loc 1 527 7 is_stmt 1 view .LVU471
 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       px = pIn1 + count;
 1250              		.loc 1 530 7 view .LVU472
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       py = pSrc2;
 1251              		.loc 1 531 7 view .LVU473
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       blkCnt--;
 1252              		.loc 1 534 7 view .LVU474
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1253              		.loc 1 506 11 view .LVU475
 1254 0370 A245     		cmp	r10, r4
 1255 0372 00F10200 		add	r0, r0, #2
 1256 0376 E9D1     		bne	.L30
 1257              	.LVL137:
 1258              	.L94:
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1259              		.loc 1 506 11 is_stmt 0 view .LVU476
 1260 0378 059A     		ldr	r2, [sp, #20]
 1261 037a 023A     		subs	r2, r2, #2
 1262 037c 0192     		str	r2, [sp, #4]
 1263              	.LVL138:
 1264              	.L24:
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* --------------------------
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Initializations of stage3
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * -------------------------*/
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcAL
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcAL
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ....
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * sum +=  x[srcALen-1] * y[srcBLen-1]
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    */
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      The blockSize3 variable holds the number of MAC operations performed */
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputA */
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1265              		.loc 1 553 3 is_stmt 1 view .LVU477
 1266              		.loc 1 553 9 is_stmt 0 view .LVU478
 1267 037e 029A     		ldr	r2, [sp, #8]
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   px = pSrc1;
ARM GAS  /tmp/ccsDGq8u.s 			page 81


 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Working pointer of inputB */
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   pIn2 = pSrc2 - 1U;
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pIn2;
 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* -------------------
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * Stage3 process
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * ------------------*/
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* First part of this stage computes the MAC operations greater than 4 */
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* Second part of this stage computes the MAC operations less than or equal to 4 */
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The first part of the stage starts here */
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   j = blockSize3 >> 2U;
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   while ((j > 0U) && (blockSize3 > 0U))
 1268              		.loc 1 572 9 view .LVU479
 1269 0380 5FEA9906 		lsrs	r6, r9, #2
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   px = pSrc1;
 1270              		.loc 1 553 9 view .LVU480
 1271 0384 1A44     		add	r2, r2, r3
 1272 0386 1346     		mov	r3, r2
 1273              	.LVL139:
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   px = pSrc1;
 1274              		.loc 1 554 3 is_stmt 1 view .LVU481
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   pIn2 = pSrc2 - 1U;
 1275              		.loc 1 557 3 view .LVU482
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = pIn2;
 1276              		.loc 1 558 3 view .LVU483
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1277              		.loc 1 559 3 view .LVU484
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1278              		.loc 1 570 3 view .LVU485
 1279              		.loc 1 572 3 view .LVU486
 1280              		.loc 1 572 9 view .LVU487
 1281 0388 62D0     		beq	.L32
 1282 038a 099A     		ldr	r2, [sp, #36]
 1283              	.LVL140:
 1284              		.loc 1 572 9 is_stmt 0 view .LVU488
 1285 038c 002A     		cmp	r2, #0
 1286 038e 5FD0     		beq	.L32
 1287              	.LVL141:
 1288              		.loc 1 572 9 view .LVU489
 1289 0390 049A     		ldr	r2, [sp, #16]
 1290 0392 DDF804E0 		ldr	lr, [sp, #4]
 1291 0396 C2F10107 		rsb	r7, r2, #1
 1292 039a 3744     		add	r7, r7, r6
 1293 039c B846     		mov	r8, r7
 1294 039e 4F46     		mov	r7, r9
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     sum = 0;
 1295              		.loc 1 575 5 is_stmt 1 view .LVU490
 1296              	.LVL142:
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
ARM GAS  /tmp/ccsDGq8u.s 			page 82


 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = blockSize3 >> 2U;
 1297              		.loc 1 578 5 view .LVU491
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 1298              		.loc 1 582 5 view .LVU492
 1299              		.loc 1 582 11 view .LVU493
 1300 03a0 96B3     		cbz	r6, .L47
 1301              	.LVL143:
 1302              	.L99:
 1303              		.loc 1 582 11 is_stmt 0 view .LVU494
 1304 03a2 7546     		mov	r5, lr
 1305 03a4 1846     		mov	r0, r3
 1306 03a6 B446     		mov	ip, r6
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1307              		.loc 1 575 9 view .LVU495
 1308 03a8 0022     		movs	r2, #0
 1309              	.LVL144:
 1310              	.L34:
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1311              		.loc 1 586 7 is_stmt 1 view .LVU496
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1312              		.loc 3 472 3 view .LVU497
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1313              		.loc 3 474 3 view .LVU498
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1314              		.loc 3 475 3 view .LVU499
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1315              		.loc 3 477 3 view .LVU500
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1316              		.loc 3 488 3 view .LVU501
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 1317              		.loc 3 490 3 view .LVU502
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1318              		.loc 3 491 3 view .LVU503
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1319              		.loc 3 493 3 view .LVU504
 1320              	.LBB186:
 1321              	.LBI186:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1322              		.loc 2 1997 31 view .LVU505
 1323              	.LBB187:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1324              		.loc 2 1999 3 view .LVU506
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1325              		.loc 2 2001 3 view .LVU507
 1326 03aa 0168     		ldr	r1, [r0]	@ unaligned
 1327 03ac D5F80090 		ldr	r9, [r5]	@ unaligned
 1328              		.syntax unified
 1329              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1330 03b0 21FB1922 		smladx r2, r1, r9, r2
 1331              	@ 0 "" 2
ARM GAS  /tmp/ccsDGq8u.s 			page 83


 1332              	.LVL145:
 1333              		.loc 2 2002 3 view .LVU508
 1334              		.loc 2 2002 3 is_stmt 0 view .LVU509
 1335              		.thumb
 1336              		.syntax unified
 1337              	.LBE187:
 1338              	.LBE186:
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****        * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1339              		.loc 1 589 7 is_stmt 1 view .LVU510
 1340              	.LBB188:
 1341              	.LBI188:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1342              		.loc 3 469 28 view .LVU511
 1343              	.LBB189:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1344              		.loc 3 472 3 view .LVU512
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1345              		.loc 3 474 3 view .LVU513
 1346 03b4 4168     		ldr	r1, [r0, #4]	@ unaligned
 1347              	.LVL146:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1348              		.loc 3 475 3 view .LVU514
 1349 03b6 083D     		subs	r5, r5, #8
 1350              	.LVL147:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1351              		.loc 3 475 3 is_stmt 0 view .LVU515
 1352 03b8 D5F80490 		ldr	r9, [r5, #4]	@ unaligned
 1353 03bc 0830     		adds	r0, r0, #8
 1354              	.LVL148:
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1355              		.loc 3 477 3 is_stmt 1 view .LVU516
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1356              		.loc 3 477 3 is_stmt 0 view .LVU517
 1357              	.LBE189:
 1358              	.LBE188:
 1359              	.LBB190:
 1360              	.LBI190:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1361              		.loc 3 485 28 is_stmt 1 view .LVU518
 1362              	.LBB191:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1363              		.loc 3 488 3 view .LVU519
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 1364              		.loc 3 490 3 view .LVU520
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1365              		.loc 3 491 3 view .LVU521
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1366              		.loc 3 493 3 view .LVU522
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1367              		.loc 3 493 3 is_stmt 0 view .LVU523
 1368              	.LBE191:
 1369              	.LBE190:
 1370              	.LBB192:
 1371              	.LBI192:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccsDGq8u.s 			page 84


 1372              		.loc 2 1997 31 is_stmt 1 view .LVU524
 1373              	.LBB193:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1374              		.loc 2 1999 3 view .LVU525
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1375              		.loc 2 2001 3 view .LVU526
 1376              		.syntax unified
 1377              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1378 03be 21FB1922 		smladx r2, r1, r9, r2
 1379              	@ 0 "" 2
 1380              	.LVL149:
 1381              		.loc 2 2002 3 view .LVU527
 1382              		.loc 2 2002 3 is_stmt 0 view .LVU528
 1383              		.thumb
 1384              		.syntax unified
 1385              	.LBE193:
 1386              	.LBE192:
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 1387              		.loc 1 592 7 is_stmt 1 view .LVU529
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1388              		.loc 1 582 11 view .LVU530
 1389 03c2 BCF1010C 		subs	ip, ip, #1
 1390              	.LVL150:
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1391              		.loc 1 582 11 is_stmt 0 view .LVU531
 1392 03c6 F0D1     		bne	.L34
 1393 03c8 C6EB4671 		rsb	r1, r6, r6, lsl #29
 1394 03cc 03EBC606 		add	r6, r3, r6, lsl #3
 1395 03d0 0EEBC101 		add	r1, lr, r1, lsl #3
 1396 03d4 0231     		adds	r1, r1, #2
 1397              	.LVL151:
 1398              	.L33:
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      * So, py is incremented by 1 */
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = py + 1U;
 1399              		.loc 1 597 5 is_stmt 1 view .LVU532
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****      ** No loop unrolling is used. */
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = blockSize3 % 0x4U;
 1400              		.loc 1 601 5 view .LVU533
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 1401              		.loc 1 603 5 view .LVU534
 1402              		.loc 1 603 11 view .LVU535
 1403 03d6 17F0030C 		ands	ip, r7, #3
 1404              	.LVL152:
 1405              		.loc 1 603 11 is_stmt 0 view .LVU536
 1406 03da 09D0     		beq	.L35
 1407              		.loc 1 603 11 view .LVU537
 1408 03dc 06EB4C0C 		add	ip, r6, ip, lsl #1
 1409              	.LVL153:
 1410              	.L36:
ARM GAS  /tmp/ccsDGq8u.s 			page 85


 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLAD(*px++, *py--, sum);
 1411              		.loc 1 606 7 is_stmt 1 view .LVU538
 1412              	.LBB194:
 1413              	.LBI194:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1414              		.loc 2 1989 31 view .LVU539
 1415              	.LBB195:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1416              		.loc 2 1991 3 view .LVU540
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1417              		.loc 2 1993 3 view .LVU541
 1418              	.LBE195:
 1419              	.LBE194:
 1420              		.loc 1 606 13 is_stmt 0 view .LVU542
 1421 03e0 36F9020B 		ldrsh	r0, [r6], #2
 1422              	.LVL154:
 1423              		.loc 1 606 13 view .LVU543
 1424 03e4 31F90259 		ldrsh	r5, [r1], #-2
 1425              	.LVL155:
 1426              	.LBB197:
 1427              	.LBB196:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1428              		.loc 2 1993 3 view .LVU544
 1429              		.syntax unified
 1430              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1431 03e8 20FB0522 		smlad r2, r0, r5, r2
 1432              	@ 0 "" 2
 1433              	.LVL156:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1434              		.loc 2 1994 3 is_stmt 1 view .LVU545
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1435              		.loc 2 1994 3 is_stmt 0 view .LVU546
 1436              		.thumb
 1437              		.syntax unified
 1438              	.LBE196:
 1439              	.LBE197:
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 1440              		.loc 1 609 7 is_stmt 1 view .LVU547
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1441              		.loc 1 603 11 view .LVU548
 1442 03ec 6645     		cmp	r6, ip
 1443 03ee F7D1     		bne	.L36
 1444              	.LVL157:
 1445              	.L35:
 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 611:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     *pOut++ = (q15_t) (sum >> 15);
 1446              		.loc 1 613 5 view .LVU549
 614:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 615:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = ++pSrc1;
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pIn2;
ARM GAS  /tmp/ccsDGq8u.s 			page 86


 618:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 619:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Decrement  loop counter */
 620:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blockSize3--;
 1447              		.loc 1 620 15 is_stmt 0 view .LVU550
 1448 03f0 013F     		subs	r7, r7, #1
 1449              	.LVL158:
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1450              		.loc 1 613 28 view .LVU551
 1451 03f2 D213     		asrs	r2, r2, #15
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pIn2;
 1452              		.loc 1 616 8 view .LVU552
 1453 03f4 0233     		adds	r3, r3, #2
 1454              	.LVL159:
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 1455              		.loc 1 572 9 view .LVU553
 1456 03f6 18EB070F 		cmn	r8, r7
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1457              		.loc 1 613 15 view .LVU554
 1458 03fa 24F8022B 		strh	r2, [r4], #2	@ movhi
 1459              	.LVL160:
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pIn2;
 1460              		.loc 1 616 5 is_stmt 1 view .LVU555
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1461              		.loc 1 617 5 view .LVU556
 1462              		.loc 1 620 5 view .LVU557
 621:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 622:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     j--;
 1463              		.loc 1 622 5 view .LVU558
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 1464              		.loc 1 572 9 view .LVU559
 1465 03fe 26D0     		beq	.L92
 1466 0400 2FB3     		cbz	r7, .L92
 1467 0402 BE08     		lsrs	r6, r7, #2
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1468              		.loc 1 575 5 view .LVU560
 1469              	.LVL161:
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1470              		.loc 1 578 5 view .LVU561
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1471              		.loc 1 582 5 view .LVU562
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1472              		.loc 1 582 11 view .LVU563
 1473 0404 002E     		cmp	r6, #0
 1474 0406 CCD1     		bne	.L99
 1475              	.L47:
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1476              		.loc 1 575 9 is_stmt 0 view .LVU564
 1477 0408 3246     		mov	r2, r6
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1478              		.loc 1 582 11 view .LVU565
 1479 040a 0599     		ldr	r1, [sp, #20]
 1480 040c 1E46     		mov	r6, r3
 1481              	.LVL162:
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1482              		.loc 1 582 11 view .LVU566
 1483 040e E2E7     		b	.L33
 1484              	.LVL163:
ARM GAS  /tmp/ccsDGq8u.s 			page 87


 1485              	.L20:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1486              		.loc 1 375 9 is_stmt 1 view .LVU567
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1487              		.loc 3 457 3 view .LVU568
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1488              		.loc 3 459 3 view .LVU569
 1489 0410 0398     		ldr	r0, [sp, #12]
 1490 0412 50F8080C 		ldr	r0, [r0, #-8]	@ unaligned
 1491              	.LVL164:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1492              		.loc 3 461 3 view .LVU570
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1493              		.loc 1 378 9 view .LVU571
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1494              		.loc 3 457 3 view .LVU572
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1495              		.loc 3 459 3 view .LVU573
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1496              		.loc 3 461 3 view .LVU574
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px += 2U;
 1497              		.loc 1 381 9 view .LVU575
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1498              		.loc 3 457 3 view .LVU576
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1499              		.loc 3 459 3 view .LVU577
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1500              		.loc 3 461 3 view .LVU578
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1501              		.loc 1 382 3 view .LVU579
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
 1502              		.loc 1 385 9 view .LVU580
 1503              	.LBB198:
 1504              	.LBI198:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1505              		.loc 2 1997 31 view .LVU581
 1506              	.LBB199:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1507              		.loc 2 1999 3 view .LVU582
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1508              		.loc 2 2001 3 view .LVU583
 1509              		.syntax unified
 1510              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1511 0416 22FB1044 		smladx r4, r2, r0, r4
 1512              	@ 0 "" 2
 1513              	.LVL165:
 1514              		.loc 2 2002 3 view .LVU584
 1515              		.loc 2 2002 3 is_stmt 0 view .LVU585
 1516              		.thumb
 1517              		.syntax unified
 1518              	.LBE199:
 1519              	.LBE198:
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x3, c0, acc2);
 1520              		.loc 1 386 9 is_stmt 1 view .LVU586
 1521              	.LBB200:
 1522              	.LBI200:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccsDGq8u.s 			page 88


 1523              		.loc 2 1997 31 view .LVU587
 1524              	.LBB201:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1525              		.loc 2 1999 3 view .LVU588
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1526              		.loc 2 2001 3 view .LVU589
 1527              		.syntax unified
 1528              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1529 041a 26FB1055 		smladx r5, r6, r0, r5
 1530              	@ 0 "" 2
 1531              	.LVL166:
 1532              		.loc 2 2002 3 view .LVU590
 1533              		.loc 2 2002 3 is_stmt 0 view .LVU591
 1534              		.thumb
 1535              		.syntax unified
 1536              	.LBE201:
 1537              	.LBE200:
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x2, c0, acc3);
 1538              		.loc 1 387 9 is_stmt 1 view .LVU592
 1539              	.LBB202:
 1540              	.LBI202:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1541              		.loc 2 1997 31 view .LVU593
 1542              	.LBB203:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1543              		.loc 2 1999 3 view .LVU594
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1544              		.loc 2 2001 3 view .LVU595
 1545 041e 0A68     		ldr	r2, [r1]	@ unaligned
 1546              	.LVL167:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1547              		.loc 2 2001 3 is_stmt 0 view .LVU596
 1548              		.syntax unified
 1549              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1550 0420 22FB10CC 		smladx ip, r2, r0, ip
 1551              	@ 0 "" 2
 1552              	.LVL168:
 1553              		.loc 2 2002 3 is_stmt 1 view .LVU597
 1554              		.loc 2 2002 3 is_stmt 0 view .LVU598
 1555              		.thumb
 1556              		.syntax unified
 1557              	.LBE203:
 1558              	.LBE202:
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 1559              		.loc 1 388 9 is_stmt 1 view .LVU599
 1560              	.LBB204:
 1561              	.LBI204:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1562              		.loc 2 1997 31 view .LVU600
 1563              	.LBB205:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1564              		.loc 2 1999 3 view .LVU601
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1565              		.loc 2 2001 3 view .LVU602
 1566 0424 D1F80220 		ldr	r2, [r1, #2]	@ unaligned
 1567              		.syntax unified
 1568              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccsDGq8u.s 			page 89


 1569 0428 22FB1033 		smladx r3, r2, r0, r3
 1570              	@ 0 "" 2
 1571              	.LVL169:
 1572              		.loc 2 2002 3 view .LVU603
 1573              		.loc 2 2002 3 is_stmt 0 view .LVU604
 1574              		.thumb
 1575              		.syntax unified
 1576              	.LBE205:
 1577              	.LBE204:
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1578              		.loc 1 391 7 is_stmt 1 view .LVU605
 1579 042c F3E6     		b	.L19
 1580              	.LVL170:
 1581              	.L96:
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1582              		.loc 1 353 9 view .LVU606
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1583              		.loc 1 353 12 is_stmt 0 view .LVU607
 1584 042e 0398     		ldr	r0, [sp, #12]
 1585 0430 30F9060C 		ldrsh	r0, [r0, #-6]
 1586              	.LVL171:
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1587              		.loc 1 358 9 is_stmt 1 view .LVU608
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 		px++;
 1588              		.loc 1 362 9 view .LVU609
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1589              		.loc 3 457 3 view .LVU610
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1590              		.loc 3 459 3 view .LVU611
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1591              		.loc 3 461 3 view .LVU612
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1592              		.loc 1 363 3 view .LVU613
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 1593              		.loc 1 366 9 view .LVU614
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1594              		.loc 1 358 12 is_stmt 0 view .LVU615
 1595 0434 80B2     		uxth	r0, r0
 1596              	.LVL172:
 1597              	.LBB206:
 1598              	.LBI206:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1599              		.loc 2 1989 31 is_stmt 1 view .LVU616
 1600              	.LBB207:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1601              		.loc 2 1991 3 view .LVU617
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1602              		.loc 2 1993 3 view .LVU618
 1603              		.syntax unified
 1604              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1605 0436 22FB0044 		smlad r4, r2, r0, r4
 1606              	@ 0 "" 2
 1607              	.LVL173:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1608              		.loc 2 1994 3 view .LVU619
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1609              		.loc 2 1994 3 is_stmt 0 view .LVU620
ARM GAS  /tmp/ccsDGq8u.s 			page 90


 1610              		.thumb
 1611              		.syntax unified
 1612              	.LBE207:
 1613              	.LBE206:
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 1614              		.loc 1 367 9 is_stmt 1 view .LVU621
 1615              	.LBB208:
 1616              	.LBI208:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1617              		.loc 2 1989 31 view .LVU622
 1618              	.LBB209:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1619              		.loc 2 1991 3 view .LVU623
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1620              		.loc 2 1993 3 view .LVU624
 1621              		.syntax unified
 1622              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1623 043a 26FB0055 		smlad r5, r6, r0, r5
 1624              	@ 0 "" 2
 1625              	.LVL174:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1626              		.loc 2 1994 3 view .LVU625
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1627              		.loc 2 1994 3 is_stmt 0 view .LVU626
 1628              		.thumb
 1629              		.syntax unified
 1630              	.LBE209:
 1631              	.LBE208:
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 1632              		.loc 1 368 9 is_stmt 1 view .LVU627
 1633              	.LBB210:
 1634              	.LBI210:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1635              		.loc 2 1997 31 view .LVU628
 1636              	.LBB211:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1637              		.loc 2 1999 3 view .LVU629
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1638              		.loc 2 2001 3 view .LVU630
 1639              		.syntax unified
 1640              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1641 043e 26FB10CC 		smladx ip, r6, r0, ip
 1642              	@ 0 "" 2
 1643              	.LVL175:
 1644              		.loc 2 2002 3 view .LVU631
 1645              		.loc 2 2002 3 is_stmt 0 view .LVU632
 1646              		.thumb
 1647              		.syntax unified
 1648              	.LBE211:
 1649              	.LBE210:
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       }
 1650              		.loc 1 369 9 is_stmt 1 view .LVU633
 1651              	.LBB212:
 1652              	.LBI212:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1653              		.loc 2 1997 31 view .LVU634
 1654              	.LBB213:
ARM GAS  /tmp/ccsDGq8u.s 			page 91


1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1655              		.loc 2 1999 3 view .LVU635
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1656              		.loc 2 2001 3 view .LVU636
 1657 0442 0A68     		ldr	r2, [r1]	@ unaligned
 1658              	.LVL176:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1659              		.loc 2 2001 3 is_stmt 0 view .LVU637
 1660              		.syntax unified
 1661              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1662 0444 22FB1033 		smladx r3, r2, r0, r3
 1663              	@ 0 "" 2
 1664              	.LVL177:
 1665              		.loc 2 2002 3 is_stmt 1 view .LVU638
 1666              		.loc 2 2002 3 is_stmt 0 view .LVU639
 1667              		.thumb
 1668              		.syntax unified
 1669              	.LBE213:
 1670              	.LBE212:
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1671              		.loc 1 372 7 is_stmt 1 view .LVU640
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1672              		.loc 1 391 7 view .LVU641
 1673 0448 E5E6     		b	.L19
 1674              	.LVL178:
 1675              	.L98:
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1676              		.loc 1 514 13 is_stmt 0 view .LVU642
 1677 044a 3946     		mov	r1, r7
 1678 044c 8EE7     		b	.L31
 1679              	.LVL179:
 1680              	.L92:
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       {
 1681              		.loc 1 514 13 view .LVU643
 1682 044e B946     		mov	r9, r7
 1683              	.LVL180:
 1684              	.L32:
 623:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 624:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 625:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* The second part of the stage starts here */
 626:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   /* SIMD is not used for the next MAC operations,
 627:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****    * so pointer py is updated to read only one sample at a time */
 628:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   py = py + 1U;
 629:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   while (blockSize3 > 0U)
 1685              		.loc 1 630 9 is_stmt 1 view .LVU644
 1686 0450 B9F1000F 		cmp	r9, #0
 1687 0454 15D0     		beq	.L1
 1688              		.loc 1 630 9 is_stmt 0 view .LVU645
 1689 0456 DDF814C0 		ldr	ip, [sp, #20]
 1690              	.LVL181:
 1691              	.L39:
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1692              		.loc 1 575 9 view .LVU646
 1693 045a 6546     		mov	r5, ip
 1694 045c 1846     		mov	r0, r3
 1695 045e 4A46     		mov	r2, r9
ARM GAS  /tmp/ccsDGq8u.s 			page 92


 631:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 632:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     sum = 0;
 1696              		.loc 1 633 9 view .LVU647
 1697 0460 0021     		movs	r1, #0
 1698              	.LVL182:
 1699              	.L40:
 634:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 635:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 636:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     k = blockSize3;
 637:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     while (k > 0U)
 639:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 640:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Perform the multiply-accumulates */
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 642:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       sum = __SMLAD(*px++, *py--, sum);
 1700              		.loc 1 642 7 is_stmt 1 view .LVU648
 1701              	.LBB214:
 1702              	.LBI214:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1703              		.loc 2 1989 31 view .LVU649
 1704              	.LBB215:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1705              		.loc 2 1991 3 view .LVU650
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1706              		.loc 2 1993 3 view .LVU651
 1707              	.LBE215:
 1708              	.LBE214:
 1709              		.loc 1 642 13 is_stmt 0 view .LVU652
 1710 0462 30F9026B 		ldrsh	r6, [r0], #2
 1711              	.LVL183:
 1712              		.loc 1 642 13 view .LVU653
 1713 0466 35F90279 		ldrsh	r7, [r5], #-2
 1714              	.LVL184:
 1715              	.LBB217:
 1716              	.LBB216:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1717              		.loc 2 1993 3 view .LVU654
 1718              		.syntax unified
 1719              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1720 046a 26FB0711 		smlad r1, r6, r7, r1
 1721              	@ 0 "" 2
 1722              	.LVL185:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1723              		.loc 2 1994 3 is_stmt 1 view .LVU655
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1724              		.loc 2 1994 3 is_stmt 0 view .LVU656
 1725              		.thumb
 1726              		.syntax unified
 1727              	.LBE216:
 1728              	.LBE217:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 644:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       /* Decrement loop counter */
 645:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****       k--;
 1729              		.loc 1 645 7 is_stmt 1 view .LVU657
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1730              		.loc 1 638 11 view .LVU658
ARM GAS  /tmp/ccsDGq8u.s 			page 93


 1731 046e 013A     		subs	r2, r2, #1
 1732              	.LVL186:
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1733              		.loc 1 638 11 is_stmt 0 view .LVU659
 1734 0470 F7D1     		bne	.L40
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     }
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 648:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     *pOut++ = (q15_t) (sum >> 15);
 1735              		.loc 1 649 5 is_stmt 1 view .LVU660
 1736              	.LVL187:
 1737              		.loc 1 649 28 is_stmt 0 view .LVU661
 1738 0472 C913     		asrs	r1, r1, #15
 1739              	.LVL188:
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 1740              		.loc 1 630 9 view .LVU662
 1741 0474 B9F10109 		subs	r9, r9, #1
 1742              	.LVL189:
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 651:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 652:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     px = ++pSrc1;
 1743              		.loc 1 652 8 view .LVU663
 1744 0478 03F10203 		add	r3, r3, #2
 1745              	.LVL190:
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1746              		.loc 1 649 15 view .LVU664
 1747 047c 24F8021B 		strh	r1, [r4], #2	@ movhi
 1748              	.LVL191:
 1749              		.loc 1 652 5 is_stmt 1 view .LVU665
 653:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     py = pSrc2;
 1750              		.loc 1 653 5 view .LVU666
 654:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 655:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     /* Decrement the loop counter */
 656:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     blockSize3--;
 1751              		.loc 1 656 5 view .LVU667
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   {
 1752              		.loc 1 630 9 view .LVU668
 1753 0480 EBD1     		bne	.L39
 1754              	.LVL192:
 1755              	.L1:
 657:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****   }
 658:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 659:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** }
 1756              		.loc 1 659 1 is_stmt 0 view .LVU669
 1757 0482 0DB0     		add	sp, sp, #52
 1758              	.LCFI2:
 1759              		.cfi_remember_state
 1760              		.cfi_def_cfa_offset 36
 1761              		@ sp needed
 1762 0484 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1763              	.LVL193:
 1764              	.L97:
 1765              	.LCFI3:
 1766              		.cfi_restore_state
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1767              		.loc 1 506 11 view .LVU670
 1768 0488 5446     		mov	r4, r10
ARM GAS  /tmp/ccsDGq8u.s 			page 94


 1769 048a 089B     		ldr	r3, [sp, #32]
 1770 048c 74E7     		b	.L94
 1771              	.LVL194:
 1772              	.L16:
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1773              		.loc 1 506 11 view .LVU671
 1774 048e 059B     		ldr	r3, [sp, #20]
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1775              		.loc 1 260 9 view .LVU672
 1776 0490 DDF828E0 		ldr	lr, [sp, #40]
 1777 0494 023B     		subs	r3, r3, #2
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1778              		.loc 1 253 6 view .LVU673
 1779 0496 DDF808C0 		ldr	ip, [sp, #8]
 1780 049a 0193     		str	r3, [sp, #4]
 1781 049c DCE6     		b	.L23
 1782              	.LVL195:
 1783              	.L45:
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c **** 
 1784              		.loc 1 253 6 view .LVU674
 1785 049e 089B     		ldr	r3, [sp, #32]
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1786              		.loc 1 451 11 view .LVU675
 1787 04a0 5446     		mov	r4, r10
 1788              	.LVL196:
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c ****     {
 1789              		.loc 1 451 11 view .LVU676
 1790 04a2 5B00     		lsls	r3, r3, #1
 1791 04a4 6BE7     		b	.L24
 1792              		.cfi_endproc
 1793              	.LFE145:
 1795 04a6 00BF     		.text
 1796              	.Letext0:
 1797              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1798              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1799              		.file 6 "/usr/include/newlib/sys/_types.h"
 1800              		.file 7 "/usr/include/newlib/sys/reent.h"
 1801              		.file 8 "/usr/include/newlib/sys/lock.h"
 1802              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccsDGq8u.s 			page 95


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_conv_fast_q15.c
     /tmp/ccsDGq8u.s:17     .text.arm_conv_fast_q15:0000000000000000 $t
     /tmp/ccsDGq8u.s:26     .text.arm_conv_fast_q15:0000000000000000 arm_conv_fast_q15

NO UNDEFINED SYMBOLS
