

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Mon Jun 18 15:49:28 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|      9.75|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1198|  1198|  1198|  1198|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10   |  1176|  1176|        14|          -|          -|    84|    no    |
        | + fc_layer3_label42  |    12|    12|         5|          -|          -|     2|    no    |
        |- fc_layer3_label14   |    20|    20|         2|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	8  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond16_2)
	2  / (exitcond16_2)
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond)
9 --> 
	8  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V = alloca [10 x i16], align 2" [nnet_stream/solution1/nnet.cpp:292]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [10 x i16]* %output_V, i64 0, i64 0" [nnet_stream/solution1/nnet.cpp:292]
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [nnet_stream/solution1/nnet.cpp:292]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:293]

 <State 2> : 3.63ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_1, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -44" [nnet_stream/solution1/nnet.cpp:293]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, 1" [nnet_stream/solution1/nnet.cpp:293]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [nnet_stream/solution1/nnet.cpp:293]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str51) nounwind" [nnet_stream/solution1/nnet.cpp:294]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str51)" [nnet_stream/solution1/nnet.cpp:294]
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_V_712 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:295]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j, i3 0)" [nnet_stream/solution1/nnet.cpp:293]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [nnet_stream/solution1/nnet.cpp:293]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j, i1 false)" [nnet_stream/solution1/nnet.cpp:293]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_6 to i11" [nnet_stream/solution1/nnet.cpp:298]
ST_2 : Operation 28 [1/1] (1.95ns)   --->   "%tmp_11 = add i11 %p_shl1_cast, %p_shl_cast" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = sext i16 %tmp_V_712 to i28" [nnet_stream/solution1/nnet.cpp:298]
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:296]
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:301]

 <State 3> : 5.23ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i3 = phi i4 [ 0, %0 ], [ %i_4_3, %2 ]" [nnet_stream/solution1/nnet.cpp:296]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %i3 to i11" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 34 [1/1] (1.97ns)   --->   "%tmp_12 = add i11 %tmp_3_cast, %tmp_11" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_12 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_12_cast" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_4_s = or i4 %i3, 1" [nnet_stream/solution1/nnet.cpp:296]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_28_1_cast = zext i4 %i_4_s to i11" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 40 [1/1] (1.97ns)   --->   "%tmp_13 = add i11 %tmp_28_1_cast, %tmp_11" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i11 %tmp_13 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_2 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_13_cast" [nnet_stream/solution1/nnet.cpp:298]
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>

 <State 4> : 3.25ns
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i3 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:298]
ST_4 : Operation 47 [2/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28_1 = zext i4 %i_4_s to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_1" [nnet_stream/solution1/nnet.cpp:298]
ST_4 : Operation 51 [2/2] (2.32ns)   --->   "%output_V_load_1 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 5> : 8.70ns
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str52) nounwind" [nnet_stream/solution1/nnet.cpp:297]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = sext i12 %fc_layer3_weights_V_1 to i28" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 54 [1/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 56 [1/1] (3.36ns)   --->   "%tmp_313_cast = mul i28 %tmp_2, %tmp_4" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (3.02ns)   --->   "%p_Val2_5 = add i28 %tmp_313_cast, %tmp_5" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 59 [1/1] (2.32ns)   --->   "store i16 %tmp_7, i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = sext i12 %fc_layer3_weights_V_3 to i28" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%output_V_load_1 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_1, i12 0)" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 63 [1/1] (3.36ns)   --->   "%tmp_313_1_cast = mul i28 %tmp_2, %tmp_8" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (3.02ns)   --->   "%p_Val2_5_1 = add i28 %tmp_313_1_cast, %tmp_30_1" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 66 [1/1] (2.32ns)   --->   "store i16 %tmp_33_1, i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%i_4_1 = or i4 %i3, 2" [nnet_stream/solution1/nnet.cpp:296]
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%exitcond16_2 = icmp eq i4 %i_4_1, -6" [nnet_stream/solution1/nnet.cpp:296]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond16_2, label %3, label %2" [nnet_stream/solution1/nnet.cpp:296]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_28_2_cast = zext i4 %i_4_1 to i11" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 72 [1/1] (1.97ns)   --->   "%tmp_14 = add i11 %tmp_11, %tmp_28_2_cast" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i11 %tmp_14 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_4 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_14_cast" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i4 %i3 to i3" [nnet_stream/solution1/nnet.cpp:297]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_4_2 = or i3 %tmp_17, 3" [nnet_stream/solution1/nnet.cpp:296]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_28_3_cast = zext i3 %i_4_2 to i11" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 79 [1/1] (1.97ns)   --->   "%tmp_15 = add i11 %tmp_11, %tmp_28_3_cast" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %tmp_15 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_6 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_15_cast" [nnet_stream/solution1/nnet.cpp:298]
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i12* %fc_layer3_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%i_4_3 = add i4 4, %i3" [nnet_stream/solution1/nnet.cpp:296]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_501 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str51, i32 %tmp_1)" [nnet_stream/solution1/nnet.cpp:300]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:293]

 <State 6> : 3.25ns
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_28_2 = zext i4 %i_4_1 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_2" [nnet_stream/solution1/nnet.cpp:298]
ST_6 : Operation 89 [2/2] (2.32ns)   --->   "%output_V_load_2 = load i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_28_3 = zext i3 %i_4_2 to i64" [nnet_stream/solution1/nnet.cpp:298]
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i12* %fc_layer3_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 840> <ROM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_3" [nnet_stream/solution1/nnet.cpp:298]
ST_6 : Operation 93 [2/2] (2.32ns)   --->   "%output_V_load_3 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 7> : 8.70ns
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = sext i12 %fc_layer3_weights_V_5 to i28" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 95 [1/2] (2.32ns)   --->   "%output_V_load_2 = load i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_30_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_2, i12 0)" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 97 [1/1] (3.36ns)   --->   "%tmp_313_2_cast = mul i28 %tmp_9, %tmp_2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (3.02ns)   --->   "%p_Val2_5_2 = add i28 %tmp_30_2, %tmp_313_2_cast" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 100 [1/1] (2.32ns)   --->   "store i16 %tmp_33_2, i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10 = sext i12 %fc_layer3_weights_V_7 to i28" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 102 [1/2] (2.32ns)   --->   "%output_V_load_3 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_30_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_3, i12 0)" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 104 [1/1] (3.36ns)   --->   "%tmp_313_3_cast = mul i28 %tmp_10, %tmp_2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (3.02ns)   --->   "%p_Val2_5_3 = add i28 %tmp_30_3, %tmp_313_3_cast" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_33_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:298]
ST_7 : Operation 107 [1/1] (2.32ns)   --->   "store i16 %tmp_33_3, i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:296]

 <State 8> : 2.32ns
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i, %4 ], [ 0, %.preheader.preheader ]"
ST_8 : Operation 110 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i1, -6" [nnet_stream/solution1/nnet.cpp:301]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_8 : Operation 112 [1/1] (1.73ns)   --->   "%i = add i4 %i1, 1" [nnet_stream/solution1/nnet.cpp:301]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [nnet_stream/solution1/nnet.cpp:301]
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i1 to i64" [nnet_stream/solution1/nnet.cpp:302]
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_s" [nnet_stream/solution1/nnet.cpp:302]
ST_8 : Operation 116 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [nnet_stream/solution1/nnet.cpp:302]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:304]

 <State 9> : 9.75ns
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str53) nounwind" [nnet_stream/solution1/nnet.cpp:302]
ST_9 : Operation 119 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [nnet_stream/solution1/nnet.cpp:302]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %p_Val2_s to i15" [nnet_stream/solution1/nnet.cpp:302]
ST_9 : Operation 121 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:302]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %tmp_16, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:302]
ST_9 : Operation 124 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)" [nnet_stream/solution1/nnet.cpp:302]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:301]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('output.V', nnet_stream/solution1/nnet.cpp:292) [6]  (0 ns)
	'getelementptr' operation ('output_V_addr', nnet_stream/solution1/nnet.cpp:292) [7]  (0 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:292) of constant 0 on array 'output.V', nnet_stream/solution1/nnet.cpp:292 [8]  (2.32 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:295) [19]  (3.63 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'phi' operation ('i3', nnet_stream/solution1/nnet.cpp:296) with incoming values : ('i_4_3', nnet_stream/solution1/nnet.cpp:296) [28]  (0 ns)
	'add' operation ('tmp_12', nnet_stream/solution1/nnet.cpp:298) [32]  (1.98 ns)
	'getelementptr' operation ('fc_layer3_weights_V_s', nnet_stream/solution1/nnet.cpp:298) [34]  (0 ns)
	'load' operation ('fc_layer3_weights_V_1', nnet_stream/solution1/nnet.cpp:298) on array 'fc_layer3_weights_V' [35]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc_layer3_weights_V_1', nnet_stream/solution1/nnet.cpp:298) on array 'fc_layer3_weights_V' [35]  (3.25 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'mul' operation ('tmp_313_cast', nnet_stream/solution1/nnet.cpp:298) [40]  (3.36 ns)
	'add' operation ('p_Val2_5', nnet_stream/solution1/nnet.cpp:298) [41]  (3.02 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:298) of variable 'tmp_7', nnet_stream/solution1/nnet.cpp:298 on array 'output.V', nnet_stream/solution1/nnet.cpp:292 [43]  (2.32 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc_layer3_weights_V_5', nnet_stream/solution1/nnet.cpp:298) on array 'fc_layer3_weights_V' [69]  (3.25 ns)

 <State 7>: 8.7ns
The critical path consists of the following:
	'mul' operation ('tmp_313_2_cast', nnet_stream/solution1/nnet.cpp:298) [74]  (3.36 ns)
	'add' operation ('p_Val2_5_2', nnet_stream/solution1/nnet.cpp:298) [75]  (3.02 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:298) of variable 'tmp_33_2', nnet_stream/solution1/nnet.cpp:298 on array 'output.V', nnet_stream/solution1/nnet.cpp:292 [77]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:301) [102]  (0 ns)
	'getelementptr' operation ('output_V_addr_1', nnet_stream/solution1/nnet.cpp:302) [110]  (0 ns)
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:302) on array 'output.V', nnet_stream/solution1/nnet.cpp:292 [111]  (2.32 ns)

 <State 9>: 9.75ns
The critical path consists of the following:
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:302) on array 'output.V', nnet_stream/solution1/nnet.cpp:292 [111]  (2.32 ns)
	'icmp' operation ('tmp_i', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:302) [113]  (2.43 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:302) [114]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:302) [116]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
