

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Sun Mar 27 18:32:22 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   32|   32|         5|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      8|        -|        -|    -|
|Expression       |        -|      -|        0|      248|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        0|      -|      119|       16|    -|
|Multiplexer      |        -|      -|        -|      125|    -|
|Register         |        -|      -|      262|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      8|      381|      389|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_16jbC_U1  |dct_mac_muladd_16jbC  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U3  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U7  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U8  |dct_mac_muladd_16lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_16mb6_U6  |dct_mac_muladd_16mb6  | i0 * i1 + i2 |
    |dct_mul_mul_16s_1kbM_U2  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    |dct_mul_mul_16s_1kbM_U4  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    |dct_mul_mul_16s_1kbM_U5  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d2_dct_coeffbkb  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d2_dct_coeffcud  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d2_dct_coeffdEe  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d2_dct_coeffeOg  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d2_dct_coefffYi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d2_dct_coeffg8j  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d2_dct_coeffhbi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d2_dct_coeffibs  |        0|  15|   2|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_416_p2            |     +    |      0|  0|  12|           4|           1|
    |tmp1_fu_483_p2           |     +    |      0|  0|  36|          29|          29|
    |tmp4_fu_505_p2           |     +    |      0|  0|  29|          29|          29|
    |tmp_11_fu_509_p2         |     +    |      0|  0|  29|          29|          29|
    |tmp_32_fu_432_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_410_p2            |   icmp   |      0|  0|  11|           4|           5|
    |tmp_18_fu_305_p2         |    or    |      0|  0|  14|           7|           1|
    |tmp_20_fu_320_p2         |    or    |      0|  0|  14|           7|           2|
    |tmp_22_fu_335_p2         |    or    |      0|  0|  14|           7|           2|
    |tmp_24_fu_350_p2         |    or    |      0|  0|  14|           7|           3|
    |tmp_26_fu_365_p2         |    or    |      0|  0|  14|           7|           3|
    |tmp_28_fu_380_p2         |    or    |      0|  0|  14|           7|           3|
    |tmp_30_fu_395_p2         |    or    |      0|  0|  14|           7|           3|
    |ap_enable_pp0            |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   9|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 248|         155|         121|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_273_p4  |   9|          2|    4|          8|
    |k_reg_269                   |   9|          2|    4|          8|
    |src_address0                |  27|          5|    6|         30|
    |src_address1                |  27|          5|    6|         30|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 125|         24|   22|         86|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |dct_coeff_table_4_lo_reg_697  |  15|   0|   15|          0|
    |dct_coeff_table_5_lo_reg_702  |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_707  |  15|   0|   15|          0|
    |dct_coeff_table_7_lo_reg_712  |  15|   0|   15|          0|
    |k_1_reg_632                   |   4|   0|    4|          0|
    |k_reg_269                     |   4|   0|    4|          0|
    |src_addr_1_reg_593            |   3|   0|    6|          3|
    |src_addr_2_reg_598            |   3|   0|    6|          3|
    |src_addr_3_reg_603            |   3|   0|    6|          3|
    |src_addr_4_reg_608            |   3|   0|    6|          3|
    |src_addr_5_reg_613            |   3|   0|    6|          3|
    |src_addr_6_reg_618            |   3|   0|    6|          3|
    |src_addr_7_reg_623            |   3|   0|    6|          3|
    |src_addr_reg_588              |   3|   0|    6|          3|
    |tmp1_reg_727                  |  29|   0|   29|          0|
    |tmp2_reg_692                  |  29|   0|   29|          0|
    |tmp3_reg_717                  |  29|   0|   29|          0|
    |tmp7_reg_732                  |  29|   0|   29|          0|
    |tmp_18_5_reg_722              |  29|   0|   29|          0|
    |tmp_21_cast_reg_583           |   4|   0|    8|          4|
    |tmp_32_reg_647                |   8|   0|    8|          0|
    |tmp_reg_628                   |   1|   0|    1|          0|
    |tmp_s_reg_637                 |   4|   0|   64|         60|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 262|   0|  350|         88|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|src_offset    |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|dst_offset    |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

