// Seed: 251863685
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output logic id_5,
    output uwire id_6,
    output wand id_7,
    input wire id_8,
    output tri id_9
    , id_11
);
  parameter id_12 = -1;
  always @(posedge -1) begin : LABEL_0
    id_5 <= id_3;
  end
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output logic id_2,
    output supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input supply1 id_11,
    output wor id_12,
    input tri1 id_13,
    input wor id_14,
    output logic id_15,
    input wor id_16,
    input tri1 id_17,
    output uwire id_18,
    input tri id_19,
    output supply1 id_20,
    input supply0 id_21,
    input uwire id_22,
    output tri id_23,
    input supply0 id_24
    , id_28,
    output supply1 id_25,
    input tri0 id_26
);
  assign id_4 = 1;
  logic id_29;
  always_comb @(posedge id_7 / -1 | id_29) begin : LABEL_0
    id_15 <= id_14;
  end
  assign id_29 = -1;
  always @(*) id_2 <= "";
  module_0 modCall_1 (
      id_0,
      id_25,
      id_26,
      id_5,
      id_18,
      id_2,
      id_3,
      id_25,
      id_22,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
