{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:22:54 2013 " "Info: Processing started: Wed Oct 23 11:22:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll0:inst1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\] register nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\] 6.576 ns " "Info: Slack time is 6.576 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\]\" and destination register \"nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "146.03 MHz 6.848 ns " "Info: Fmax is 146.03 MHz (period= 6.848 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.786 ns + Largest register register " "Info: + Largest register to register requirement is 9.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.760 ns " "Info: + Latch edge is 6.760 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns 6.760 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with inverted offset of 6.760 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.240 ns " "Info: - Launch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.649 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\] 3 REG LCFF_X37_Y19_N25 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y19_N25; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\] 3 REG LCFF_X37_Y18_N15 32 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y18_N15; Fanout = 32; REG Node = 'nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7880 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_rn[2] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_rn[2] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7880 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7893 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_rn[2] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.210 ns - Longest register register " "Info: - Longest register to register delay is 3.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\] 1 REG LCFF_X37_Y18_N15 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N15; Fanout = 32; REG Node = 'nios32:inst\|cpu:the_cpu\|M_rot_rn\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7880 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.393 ns) 1.785 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[8\]~5 2 COMB LCCOMB_X37_Y19_N16 2 " "Info: 2: + IC(1.392 ns) + CELL(0.393 ns) = 1.785 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[8\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { nios32:inst|cpu:the_cpu|M_rot_rn[2] nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.366 ns) 3.210 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\] 3 REG LCFF_X37_Y19_N25 2 " "Info: 3: + IC(1.059 ns) + CELL(0.366 ns) = 3.210 ns; Loc. = LCFF_X37_Y19_N25; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 23.64 % ) " "Info: Total cell delay = 0.759 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.451 ns ( 76.36 % ) " "Info: Total interconnect delay = 2.451 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { nios32:inst|cpu:the_cpu|M_rot_rn[2] nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { nios32:inst|cpu:the_cpu|M_rot_rn[2] {} nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.392ns 1.059ns } { 0.000ns 0.393ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_rn[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_rn[2] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { nios32:inst|cpu:the_cpu|M_rot_rn[2] nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 nios32:inst|cpu:the_cpu|Mn_rot_step2[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { nios32:inst|cpu:the_cpu|M_rot_rn[2] {} nios32:inst|cpu:the_cpu|Mn_rot_step2[8]~5 {} nios32:inst|cpu:the_cpu|Mn_rot_step2[16] {} } { 0.000ns 1.392ns 1.059ns } { 0.000ns 0.393ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE_CLOCK " "Info: No valid register-to-register data paths exist for clock \"DE_CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\] register sld_hub:auto_hub\|tdo 118.29 MHz 8.454 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 118.29 MHz between source register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.454 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.008 ns + Longest register register " "Info: + Longest register to register delay is 4.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\] 1 REG LCFF_X23_Y22_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N9; Fanout = 3; REG Node = 'nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 1.493 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X18_Y16_N18 1 " "Info: 2: + IC(1.343 ns) + CELL(0.150 ns) = 1.493 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.883 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X18_Y16_N8 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.883 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.438 ns) 3.066 ns sld_hub:auto_hub\|tdo~3 4 COMB LCCOMB_X18_Y17_N2 1 " "Info: 4: + IC(0.745 ns) + CELL(0.438 ns) = 3.066 ns; Loc. = LCCOMB_X18_Y17_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.150 ns) 3.924 ns sld_hub:auto_hub\|tdo~4 5 COMB LCCOMB_X16_Y17_N20 1 " "Info: 5: + IC(0.708 ns) + CELL(0.150 ns) = 3.924 ns; Loc. = LCCOMB_X16_Y17_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.008 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X16_Y17_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.008 ns; Loc. = LCFF_X16_Y17_N21; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 24.25 % ) " "Info: Total cell delay = 0.972 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.036 ns ( 75.75 % ) " "Info: Total interconnect delay = 3.036 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.343ns 0.240ns 0.745ns 0.708ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X16_Y17_N21 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X16_Y17_N21; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.443 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\] 3 REG LCFF_X23_Y22_N9 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X23_Y22_N9; Fanout = 3; REG Node = 'nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|internal_sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu_jtag_debug_module_tck.vhd" 93 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.343ns 0.240ns 0.745ns 0.708ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|sdram:the_sdram\|m_count\[0\] register nios32:inst\|sdram:the_sdram\|m_count\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|sdram:the_sdram\|m_count\[0\]\" and destination register \"nios32:inst\|sdram:the_sdram\|m_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 1 REG LCFF_X12_Y12_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios32:inst\|sdram:the_sdram\|Mux42~13 2 COMB LCCOMB_X12_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X12_Y12_N0; Fanout = 1; COMB Node = 'nios32:inst\|sdram:the_sdram\|Mux42~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 } "NODE_NAME" } } { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 458 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X12_Y12_N1 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] {} nios32:inst|sdram:the_sdram|Mux42~13 {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.240 ns " "Info: + Latch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.240 ns " "Info: - Launch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X12_Y12_N1 11 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X12_Y12_N1 11 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/sdram.vhd" 443 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] {} nios32:inst|sdram:the_sdram|Mux42~13 {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\] LCD_DATA\[0\] DE_CLOCK 10.483 ns register " "Info: tsu for register \"nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\]\" (data pin = \"LCD_DATA\[0\]\", clock pin = \"DE_CLOCK\") is 10.483 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.938 ns + Longest pin register " "Info: + Longest pin to register delay is 9.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[0\] 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'LCD_DATA\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 328 720 896 344 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns LCD_DATA~7 2 COMB IOC_X0_Y26_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y26_N1; Fanout = 1; COMB Node = 'LCD_DATA~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { LCD_DATA[0] LCD_DATA~7 } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 328 720 896 344 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.393 ns) 7.618 ns nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\]~56 3 COMB LCCOMB_X23_Y16_N18 1 " "Info: 3: + IC(6.373 ns) + CELL(0.393 ns) = 7.618 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 1; COMB Node = 'nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { LCD_DATA~7 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.275 ns) 9.854 ns nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\] 4 COMB LCCOMB_X27_Y14_N12 1 " "Info: 4: + IC(1.961 ns) + CELL(0.275 ns) = 9.854 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 1; COMB Node = 'nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.938 ns nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\] 5 REG LCFF_X27_Y14_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.938 ns; Loc. = LCFF_X27_Y14_N13; Fanout = 1; REG Node = 'nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7561 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 16.14 % ) " "Info: Total cell delay = 1.604 ns ( 16.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.334 ns ( 83.86 % ) " "Info: Total interconnect delay = 8.334 ns ( 83.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { LCD_DATA[0] LCD_DATA~7 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { LCD_DATA[0] {} LCD_DATA~7 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] {} nios32:inst|cpu:the_cpu|d_readdata_d1[0] {} } { 0.000ns 0.000ns 6.373ns 1.961ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7561 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "DE_CLOCK altpll0:inst1\|altpll:altpll_component\|_clk1 -3.240 ns - " "Info: - Offset between input clock \"DE_CLOCK\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -3.240 ns" {  } { { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 72 64 232 88 "DE_CLOCK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\] 3 REG LCFF_X27_Y14_N13 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X27_Y14_N13; Fanout = 1; REG Node = 'nios32:inst\|cpu:the_cpu\|d_readdata_d1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 7561 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|d_readdata_d1[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { LCD_DATA[0] LCD_DATA~7 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { LCD_DATA[0] {} LCD_DATA~7 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~56 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] {} nios32:inst|cpu:the_cpu|d_readdata_d1[0] {} } { 0.000ns 0.000ns 6.373ns 1.961ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|d_readdata_d1[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DE_CLOCK LCD_EN nios32:inst\|cpu:the_cpu\|M_alu_result\[12\] 11.426 ns register " "Info: tco from clock \"DE_CLOCK\" to destination pin \"LCD_EN\" through register \"nios32:inst\|cpu:the_cpu\|M_alu_result\[12\]\" is 11.426 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "DE_CLOCK altpll0:inst1\|altpll:altpll_component\|_clk1 -3.240 ns + " "Info: + Offset between input clock \"DE_CLOCK\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -3.240 ns" {  } { { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 72 64 232 88 "DE_CLOCK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2727 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2727; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[12\] 3 REG LCFF_X29_Y14_N19 6 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 6; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[12] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 6982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[12] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 6982 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.756 ns + Longest register pin " "Info: + Longest register to pin delay is 11.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[12\] 1 REG LCFF_X29_Y14_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 6; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|M_alu_result[12] } "NODE_NAME" } } { "cpu.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/cpu.vhd" 6982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.416 ns) 2.566 ns nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~0 2 COMB LCCOMB_X27_Y22_N8 1 " "Info: 2: + IC(2.150 ns) + CELL(0.416 ns) = 2.566 ns; Loc. = LCCOMB_X27_Y22_N8; Fanout = 1; COMB Node = 'nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { nios32:inst|cpu:the_cpu|M_alu_result[12] nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 5220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.393 ns) 3.993 ns nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~1 3 COMB LCCOMB_X22_Y18_N10 3 " "Info: 3: + IC(1.034 ns) + CELL(0.393 ns) = 3.993 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 3; COMB Node = 'nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 5220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 4.711 ns nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~2 4 COMB LCCOMB_X22_Y18_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.438 ns) = 4.711 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 7; COMB Node = 'nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 5220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 5.146 ns nios32:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~0 5 COMB LCCOMB_X22_Y18_N22 13 " "Info: 5: + IC(0.285 ns) + CELL(0.150 ns) = 5.146 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 13; COMB Node = 'nios32:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 } "NODE_NAME" } } { "nios32.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/nios32.vhd" 2420 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.419 ns) 7.009 ns nios32:inst\|lcd:the_lcd\|LCD_E~2 6 COMB LCCOMB_X17_Y19_N10 1 " "Info: 6: + IC(1.444 ns) + CELL(0.419 ns) = 7.009 ns; Loc. = LCCOMB_X17_Y19_N10; Fanout = 1; COMB Node = 'nios32:inst\|lcd:the_lcd\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 } "NODE_NAME" } } { "lcd.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/rpds17/lcd.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(2.632 ns) 11.756 ns LCD_EN 7 PIN PIN_K3 0 " "Info: 7: + IC(2.115 ns) + CELL(2.632 ns) = 11.756 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.747 ns" { nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 280 720 896 296 "LCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.448 ns ( 37.84 % ) " "Info: Total cell delay = 4.448 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.308 ns ( 62.16 % ) " "Info: Total interconnect delay = 7.308 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.756 ns" { nios32:inst|cpu:the_cpu|M_alu_result[12] nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.756 ns" { nios32:inst|cpu:the_cpu|M_alu_result[12] {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 {} nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 {} nios32:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 2.150ns 1.034ns 0.280ns 0.285ns 1.444ns 2.115ns } { 0.000ns 0.416ns 0.393ns 0.438ns 0.150ns 0.419ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[12] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.756 ns" { nios32:inst|cpu:the_cpu|M_alu_result[12] nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.756 ns" { nios32:inst|cpu:the_cpu|M_alu_result[12] {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~0 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 {} nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 {} nios32:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 2.150ns 1.034ns 0.280ns 0.285ns 1.444ns 2.115ns } { 0.000ns 0.416ns 0.393ns 0.438ns 0.150ns 0.419ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DE_RESET FLASH_RST_N 6.418 ns Longest " "Info: Longest tpd from source pin \"DE_RESET\" to destination pin \"FLASH_RST_N\" is 6.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DE_RESET 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'DE_RESET'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE_RESET } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 88 64 232 104 "DE_RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(2.788 ns) 6.418 ns FLASH_RST_N 2 PIN PIN_AA18 0 " "Info: 2: + IC(2.631 ns) + CELL(2.788 ns) = 6.418 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'FLASH_RST_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { DE_RESET FLASH_RST_N } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "//codex2/kafkapa/My Documents/Desktop/rpds17/rpds17.bdf" { { 24 752 928 40 "FLASH_RST_N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.787 ns ( 59.01 % ) " "Info: Total cell delay = 3.787 ns ( 59.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.631 ns ( 40.99 % ) " "Info: Total interconnect delay = 2.631 ns ( 40.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { DE_RESET FLASH_RST_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.418 ns" { DE_RESET {} DE_RESET~combout {} FLASH_RST_N {} } { 0.000ns 0.000ns 2.631ns } { 0.000ns 0.999ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.469 ns register " "Info: th for register \"nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.434 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.434 ns nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled 3 REG LCFF_X17_Y22_N31 4 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 4.434 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 4; REG Node = 'nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altera_internal_jtag~TCKUTAPclkctrl nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.897 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.897 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.231 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.150 ns) 2.147 ns nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled~0 2 COMB LCCOMB_X17_Y22_N30 1 " "Info: 2: + IC(1.997 ns) + CELL(0.150 ns) = 2.147 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 1; COMB Node = 'nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { altera_internal_jtag~TDIUTAP nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.231 ns nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled 3 REG LCFF_X17_Y22_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.231 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 4; REG Node = 'nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 10.49 % ) " "Info: Total cell delay = 0.234 ns ( 10.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 89.51 % ) " "Info: Total interconnect delay = 1.997 ns ( 89.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { altera_internal_jtag~TDIUTAP nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.231 ns" { altera_internal_jtag~TDIUTAP {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled {} } { 0.000ns 1.997ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { altera_internal_jtag~TDIUTAP nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.231 ns" { altera_internal_jtag~TDIUTAP {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~0 {} nios32:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled {} } { 0.000ns 1.997ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:22:59 2013 " "Info: Processing ended: Wed Oct 23 11:22:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
