// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.name }} (
    input wire [0:0] outpad
    , output reg [0:0] inpad

    , input wire [0:0] ipin
    , output reg [0:0] opin
    , output reg [0:0] oe

    , input wire [0:0] cfg_e        // programming
    , input wire [0:0] prim_e       // this primitive is enabled in app-emulation
    , input wire [0:0] prim_mode    // mode selection
    );

    localparam  MODE_INPUT = 1'b0,
                MODE_OUTPUT = 1'b1;

    always @* begin
        if (cfg_e || ~prim_e) begin
            inpad = 1'b0;
            opin = 1'b0;
            oe = 1'b0;
        end else if (prim_mode == MODE_INPUT) begin
            inpad = ipin;
            opin = 1'b0;
            oe = 1'b0;
        end else if (prim_mode == MODE_OUTPUT) begin
            inpad = 1'b0;
            opin = outpad;
            oe = 1'b1;
        end
    end

endmodule
