module hours_counter (
	clk,
	rst,
	en,
	hour
);
	input wire clk;
	input wire rst;
	input wire en;
	output reg [4:0] hour;
	always @(posedge clk or posedge rst)
		if (rst)
			hour <= 0;
		else if (en) begin
			if (hour == 23)
				hour <= 0;
			else
				hour <= hour + 1;
		end
endmodule
