

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_loop_1'
================================================================
* Date:           Wed Feb  2 17:59:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4124|     4124|  20.620 us|  20.620 us|  4124|  4124|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     4121|     4121|        27|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    207|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    562|    725|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     88|    -|
|Register         |        -|   -|    593|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|   1155|   1148|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      3|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U2    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  562|  725|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_204_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_2_fu_220_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_3_fu_225_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_fu_199_p2                 |         +|   0|  0|  32|          32|          32|
    |cpt_2_fu_155_p2                    |         +|   0|  0|  14|          13|           1|
    |icmp_ln13_fu_149_p2                |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln20_fu_251_p2                |      icmp|   0|  0|  11|           9|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter8  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |        or|   0|  0|   2|           1|           1|
    |tmp1_d0                            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 207|         170|         182|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26  |   9|          2|    1|          2|
    |bus_A_blk_n_AR            |   9|          2|    1|          2|
    |bus_A_blk_n_R             |   9|          2|    1|          2|
    |bus_B_blk_n_AR            |   9|          2|    1|          2|
    |bus_B_blk_n_R             |   9|          2|    1|          2|
    |cpt_fu_76                 |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         19|   20|         43|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_0_data_reg              |  32|   0|   32|          0|
    |A_0_vld_reg               |   0|   0|    1|          1|
    |B_0_data_reg              |  32|   0|   32|          0|
    |B_0_vld_reg               |   0|   0|    1|          1|
    |add_reg_389               |  32|   0|   32|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |bus_A_addr_read_reg_352   |  32|   0|   32|          0|
    |bus_B_addr_read_reg_357   |  32|   0|   32|          0|
    |cpt_fu_76                 |  13|   0|   13|          0|
    |empty_22_reg_384          |  32|   0|   32|          0|
    |icmp_ln20_reg_335         |   1|   0|    1|          0|
    |j_reg_320                 |   4|   0|    4|          0|
    |p_reg_378                 |  32|   0|   32|          0|
    |tmp1_addr_reg_372         |   4|   0|    4|          0|
    |trunc_ln19_1_reg_330      |  30|   0|   30|          0|
    |trunc_ln1_reg_325         |  30|   0|   30|          0|
    |icmp_ln20_reg_335         |  64|  32|    1|          0|
    |j_reg_320                 |  64|  32|    4|          0|
    |p_reg_378                 |  64|  32|   32|          0|
    |tmp1_addr_reg_372         |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 593| 128|  380|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|A                     |   in|   32|     ap_none|                              A|        scalar|
|m_axi_bus_A_AWVALID   |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWREADY   |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWADDR    |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWID      |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWLEN     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWSIZE    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWBURST   |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWLOCK    |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWCACHE   |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWPROT    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWQOS     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWREGION  |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWUSER    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WVALID    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WREADY    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WDATA     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WSTRB     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WLAST     |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WID       |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WUSER     |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARVALID   |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARREADY   |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARADDR    |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARID      |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARLEN     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARSIZE    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARBURST   |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARLOCK    |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARCACHE   |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARPROT    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARQOS     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARREGION  |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARUSER    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RVALID    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RREADY    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RDATA     |   in|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RLAST     |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RID       |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RUSER     |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RRESP     |   in|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BVALID    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BREADY    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BRESP     |   in|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BID       |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BUSER     |   in|    1|       m_axi|                          bus_A|       pointer|
|B                     |   in|   32|     ap_none|                              B|        scalar|
|m_axi_bus_B_AWVALID   |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWREADY   |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWADDR    |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWID      |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWLEN     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWSIZE    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWBURST   |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWLOCK    |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWCACHE   |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWPROT    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWQOS     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWREGION  |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWUSER    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WVALID    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WREADY    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WDATA     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WSTRB     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WLAST     |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WID       |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WUSER     |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARVALID   |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARREADY   |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARADDR    |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARID      |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARLEN     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARSIZE    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARBURST   |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARLOCK    |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARCACHE   |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARPROT    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARQOS     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARREGION  |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARUSER    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RVALID    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RREADY    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RDATA     |   in|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RLAST     |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RID       |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RUSER     |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RRESP     |   in|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BVALID    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BREADY    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BRESP     |   in|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BID       |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BUSER     |   in|    1|       m_axi|                          bus_B|       pointer|
|tmp1_address0         |  out|    4|   ap_memory|                           tmp1|         array|
|tmp1_ce0              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_we0              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_d0               |  out|   32|   ap_memory|                           tmp1|         array|
|tmp1_address1         |  out|    4|   ap_memory|                           tmp1|         array|
|tmp1_ce1              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_q1               |   in|   32|   ap_memory|                           tmp1|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

