--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab1.twx lab1.ncd -o lab1.twr lab1.pcf -ucf nexys3.ucf

Design file:              lab1.ncd
Physical constraint file: lab1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.529ns.
--------------------------------------------------------------------------------

Paths for end point clk_count_28 (SLICE_X15Y35.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_30 (FF)
  Destination:          clk_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_30 to clk_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.391   clk_count<30>
                                                       clk_count_30
    SLICE_X13Y35.B4      net (fanout=2)        0.519   clk_count<30>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y32.A2      net (fanout=2)        0.925   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.B1      net (fanout=16)       0.873   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_28_rstpot
                                                       clk_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.177ns logic, 2.317ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_31 (FF)
  Destination:          clk_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.248 - 0.266)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_31 to clk_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.391   clk_count<31>
                                                       clk_count_31
    SLICE_X13Y35.B1      net (fanout=2)        0.427   clk_count<31>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y32.A2      net (fanout=2)        0.925   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.B1      net (fanout=16)       0.873   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_28_rstpot
                                                       clk_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.177ns logic, 2.225ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_4 (FF)
  Destination:          clk_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_4 to clk_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.391   clk_count<7>
                                                       clk_count_4
    SLICE_X12Y31.D2      net (fanout=2)        0.866   clk_count<4>
    SLICE_X12Y31.D       Tilo                  0.205   clk
                                                       clk_count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X12Y32.A3      net (fanout=2)        0.495   clk_count[31]_GND_1_o_equal_2_o<31>
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.B1      net (fanout=16)       0.873   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_28_rstpot
                                                       clk_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.123ns logic, 2.234ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_count_30 (SLICE_X15Y35.D3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_30 (FF)
  Destination:          clk_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_30 to clk_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.391   clk_count<30>
                                                       clk_count_30
    SLICE_X13Y35.B4      net (fanout=2)        0.519   clk_count<30>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y32.A2      net (fanout=2)        0.925   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.D3      net (fanout=16)       0.769   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_30_rstpot
                                                       clk_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.177ns logic, 2.213ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_31 (FF)
  Destination:          clk_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.248 - 0.266)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_31 to clk_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.391   clk_count<31>
                                                       clk_count_31
    SLICE_X13Y35.B1      net (fanout=2)        0.427   clk_count<31>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y32.A2      net (fanout=2)        0.925   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.D3      net (fanout=16)       0.769   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_30_rstpot
                                                       clk_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.177ns logic, 2.121ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_4 (FF)
  Destination:          clk_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_4 to clk_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.391   clk_count<7>
                                                       clk_count_4
    SLICE_X12Y31.D2      net (fanout=2)        0.866   clk_count<4>
    SLICE_X12Y31.D       Tilo                  0.205   clk
                                                       clk_count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X12Y32.A3      net (fanout=2)        0.495   clk_count[31]_GND_1_o_equal_2_o<31>
    SLICE_X12Y32.A       Tilo                  0.205   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X15Y35.D3      net (fanout=16)       0.769   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y35.CLK     Tas                   0.322   clk_count<30>
                                                       clk_count_30_rstpot
                                                       clk_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.123ns logic, 2.130ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_count_6 (SLICE_X15Y29.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_30 (FF)
  Destination:          clk_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.427 - 0.449)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_30 to clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.391   clk_count<30>
                                                       clk_count_30
    SLICE_X13Y35.B4      net (fanout=2)        0.519   clk_count<30>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y31.B3      net (fanout=2)        0.895   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y31.B       Tilo                  0.205   clk
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y29.C4      net (fanout=17)       0.770   clk_count[31]_GND_1_o_equal_2_o
    SLICE_X15Y29.CLK     Tas                   0.322   clk_count<7>
                                                       clk_count_6_rstpot
                                                       clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.177ns logic, 2.184ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_19 (FF)
  Destination:          clk_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.427 - 0.456)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_19 to clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.391   clk_count<22>
                                                       clk_count_19
    SLICE_X13Y32.A2      net (fanout=2)        0.774   clk_count<19>
    SLICE_X13Y32.A       Tilo                  0.259   clk_count[31]_GND_1_o_equal_2_o<31>3
                                                       clk_count[31]_GND_1_o_equal_2_o<31>4
    SLICE_X12Y31.B5      net (fanout=2)        0.611   clk_count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X12Y31.B       Tilo                  0.205   clk
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y29.C4      net (fanout=17)       0.770   clk_count[31]_GND_1_o_equal_2_o
    SLICE_X15Y29.CLK     Tas                   0.322   clk_count<7>
                                                       clk_count_6_rstpot
                                                       clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.177ns logic, 2.155ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_count_31 (FF)
  Destination:          clk_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.427 - 0.453)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_count_31 to clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.391   clk_count<31>
                                                       clk_count_31
    SLICE_X13Y35.B1      net (fanout=2)        0.427   clk_count<31>
    SLICE_X13Y35.B       Tilo                  0.259   clk_count<31>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>6
    SLICE_X12Y31.B3      net (fanout=2)        0.895   clk_count[31]_GND_1_o_equal_2_o<31>5
    SLICE_X12Y31.B       Tilo                  0.205   clk
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X15Y29.C4      net (fanout=17)       0.770   clk_count[31]_GND_1_o_equal_2_o
    SLICE_X15Y29.CLK     Tas                   0.322   clk_count<7>
                                                       clk_count_6_rstpot
                                                       clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.177ns logic, 2.092ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X12Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.200   clk
                                                       clk
    SLICE_X12Y31.A6      net (fanout=2)        0.025   clk
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.190   clk
                                                       clk_rstpot
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_count_16 (SLICE_X12Y32.B6), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_23 (FF)
  Destination:          clk_count_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.090 - 0.080)
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_23 to clk_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.198   clk_count<26>
                                                       clk_count_23
    SLICE_X13Y32.A6      net (fanout=2)        0.157   clk_count<23>
    SLICE_X13Y32.A       Tilo                  0.156   clk_count[31]_GND_1_o_equal_2_o<31>3
                                                       clk_count[31]_GND_1_o_equal_2_o<31>4
    SLICE_X12Y32.A6      net (fanout=2)        0.018   clk_count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X12Y32.A       Tilo                  0.142   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X12Y32.B6      net (fanout=16)       0.043   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   clk_count<18>
                                                       clk_count_16_rstpot
                                                       clk_count_16
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.686ns logic, 0.218ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_18 (FF)
  Destination:          clk_count_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_18 to clk_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.200   clk_count<18>
                                                       clk_count_18
    SLICE_X13Y32.A3      net (fanout=2)        0.161   clk_count<18>
    SLICE_X13Y32.A       Tilo                  0.156   clk_count[31]_GND_1_o_equal_2_o<31>3
                                                       clk_count[31]_GND_1_o_equal_2_o<31>4
    SLICE_X12Y32.A6      net (fanout=2)        0.018   clk_count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X12Y32.A       Tilo                  0.142   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X12Y32.B6      net (fanout=16)       0.043   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   clk_count<18>
                                                       clk_count_16_rstpot
                                                       clk_count_16
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.688ns logic, 0.222ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_22 (FF)
  Destination:          clk_count_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_22 to clk_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.DQ      Tcko                  0.198   clk_count<22>
                                                       clk_count_22
    SLICE_X13Y32.A5      net (fanout=2)        0.174   clk_count<22>
    SLICE_X13Y32.A       Tilo                  0.156   clk_count[31]_GND_1_o_equal_2_o<31>3
                                                       clk_count[31]_GND_1_o_equal_2_o<31>4
    SLICE_X12Y32.A6      net (fanout=2)        0.018   clk_count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X12Y32.A       Tilo                  0.142   clk_count<18>
                                                       clk_count[31]_GND_1_o_equal_2_o<31>7_1
    SLICE_X12Y32.B6      net (fanout=16)       0.043   clk_count[31]_GND_1_o_equal_2_o<31>7
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   clk_count<18>
                                                       clk_count_16_rstpot
                                                       clk_count_16
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.686ns logic, 0.235ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_count_29 (SLICE_X15Y35.C1), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_28 (FF)
  Destination:          clk_count_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_28 to clk_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.198   clk_count<30>
                                                       clk_count_28
    SLICE_X14Y35.A5      net (fanout=2)        0.074   clk_count<28>
    SLICE_X14Y35.BMUX    Topab                 0.272   Result<31>
                                                       clk_count<28>_rt
                                                       Mcount_clk_count_xor<31>
    SLICE_X15Y35.C1      net (fanout=1)        0.246   Result<29>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   clk_count<30>
                                                       clk_count_29_rstpot
                                                       clk_count_29
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.685ns logic, 0.320ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_29 (FF)
  Destination:          clk_count_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_29 to clk_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.198   clk_count<30>
                                                       clk_count_29
    SLICE_X14Y35.B4      net (fanout=2)        0.117   clk_count<29>
    SLICE_X14Y35.BMUX    Topbb                 0.244   Result<31>
                                                       clk_count<29>_rt
                                                       Mcount_clk_count_xor<31>
    SLICE_X15Y35.C1      net (fanout=1)        0.246   Result<29>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   clk_count<30>
                                                       clk_count_29_rstpot
                                                       clk_count_29
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.657ns logic, 0.363ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_count_27 (FF)
  Destination:          clk_count_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_count_27 to clk_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.198   clk_count<30>
                                                       clk_count_27
    SLICE_X14Y34.D5      net (fanout=2)        0.176   clk_count<27>
    SLICE_X14Y34.COUT    Topcyd                0.187   Mcount_clk_count_cy<27>
                                                       clk_count<27>_rt
                                                       Mcount_clk_count_cy<27>
    SLICE_X14Y35.CIN     net (fanout=1)        0.001   Mcount_clk_count_cy<27>
    SLICE_X14Y35.BMUX    Tcinb                 0.153   Result<31>
                                                       Mcount_clk_count_xor<31>
    SLICE_X15Y35.C1      net (fanout=1)        0.246   Result<29>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   clk_count<30>
                                                       clk_count_29_rstpot
                                                       clk_count_29
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.753ns logic, 0.423ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk/CLK
  Logical resource: clk/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_count<18>/CLK
  Logical resource: clk_count_16/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 160 connections

Design statistics:
   Minimum period:   3.529ns{1}   (Maximum frequency: 283.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 12 17:56:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



