*$
* TPSM82902
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPSM82902
* Date: 17MAR2022
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: TPSM82902EVM
* EVM Users Guide: SNVU796-MARCH 2022
* Datasheet: SLVSG64 â€“ MARCH 2021 
* Topologies Supported: Buck
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features have been modelled
*	1. 	Output Voltage Setting
*	2. 	Internal Fixed Soft-Start and External Adjustable Soft-start
*	3. 	Frequency and Operation Mode Selection
*	4. 	High-side FET Current Limit
*	5.  Low-side FET Current Limit
*	6.	Low-side FET Sink Current Limit
*	7. 	Power Good
*	8.  Output Voltage Discharge
*	9.  UVLO Protection
*
* B. Features have not been modelled
*	1. Operating Quiescent Current
*   2. Shutdown Current 
*   3. Temperature dependent characteristics
*   4. Ground pins have been tied to 0V internally.  Therefore, this model cannot 
*      be used for inverting topologies.
*
*****************************************************************************
.SUBCKT TPSM82902_TRANS EN FB_VSET GND MODE_SCONF PG SS_TR SW_NC VIN_0 VIN_1
+  VOUT_0 VOUT_1  
R_R4         VIN_0 VIN  1m  
R_R6         VOUT_0 VOUT  1m  
R_R7         VOUT_1 VOUT  1m  
X_U1_U7_U8         U1_HS_ON U1_U7_N02069 one_shot PARAMS:  T=25  
V_U1_U7_V1         U1_U7_N00268 0 -1m
X_U1_U7_U7         U1_ILSMEAS U1_U7_LS_CURR_LIM U1_U7_N00937 COMP_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U4         U1_U7_LS_NEG_CURR_LIM U1_ILSMEAS U1_U7_N00506 COMP_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U24         U1_U7_N08989 U1_U7_N08959 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U1_U7_U26         U1_U7_N01167 N03691 U1_U7_N06570 U1_HS_ON
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1.8 VSS=0
X_U1_U7_U18         U1_U7_N00506 U1_U7_N02923 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=20n
X_U1_U7_U12         U1_U7_N01171 U1_U7_N01167 U1_ILIM_LSD OR2_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
V_U1_U7_V4         U1_U7_LS_NEG_CURR_LIM 0 -1.7
V_U1_U7_V3         U1_U7_LS_CURR_LIM 0 3.3
X_U1_U7_U23         U1_LS_ON U1_U7_N08989 one_shot PARAMS:  T=45  
V_U1_U7_V2         U1_U7_HS_CURR_LIM 0 3.5
X_U1_U7_U19         U1_U7_N00937 U1_U7_N02994 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=20n
X_U1_U7_U5         U1_U7_N02923 U1_FPWM U1_EN_GRDV U1_ILIM_NEG AND3_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U20         U1_U7_N01284 U1_U7_N03063 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=20n
X_U1_U7_U6         U1_IZERO U1_ILIM_NEG U1_ILIM_NEG_ZERO OR2_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U25         U1_U7_N03063 U1_EN_GRDV U1_HS_ON U1_U7_N01421 U1_ILIM_HSD
+  AND4_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U2         U1_U7_N00333 U1_EN_GRDV U1_U7_N00362 U1_IZERO AND3_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U9         U1_U7_N02994 U1_EN_GRDV U1_U7_N01171 AND2_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U7_U13         U1_IHSMEAS U1_U7_HS_CURR_LIM U1_U7_N01284 COMP_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U7_ABM1         U1_U7_N06570 0 VALUE { IF(V(U1_U7_N08989)<0.5 &
+  V(U1_U7_N08959)>0.5,1,0)    }
X_U1_U7_U1         U1_U7_N00268 U1_ILSMEAS U1_U7_N00333 COMP_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
E_U1_U7_E1         U1_U7_N19405 0 U1_U7_N02069 0 1.8
X_U1_U7_U16         U1_U7_N19405 U1_U7_N01421 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U7_U3         U1_FPWM U1_U7_N00362 INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
X_U1_U1_U637         EN U1_U1_N16533590 U1_U1_N004593 U1_U1_EN_TH
+  COMPHYS_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9
X_U1_U1_U679         U1_U1_N16534579 U1_U1_R2D_SD1 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=10u VTHRESH=0.9 FALLING_EDGE_DELAY=10u VDD=1.8 VSS=0
V_U1_U1_V5         U1_U1_N16536877 0 230m
X_U1_U1_U680         U1_U1_N16534732 U1_U1_R2D_VD1 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=10u VTHRESH=0.9 FALLING_EDGE_DELAY=10u VDD=1.8 VSS=0
X_U1_U1_U651         U1_U1_L_H U1_VSET U1_U1_S AND2_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U1_U685         U1_U1_N16534150 U1_U1_N_POR asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=300U VTHRESH=0.9 FALLING_EDGE_DELAY=1U VDD=1.8 VSS=0
X_U1_U1_U670         U1_U1_RESETB U1_U1_RESET INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
R_U1_U1_R1         0 U1_U1_N16533640  500K TC=0,0 
X_U1_U1_U635         VIN U1_U1_N16533501 U1_U1_N16536877 U1_U1_N16534024
+  COMPHYS_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U1_U683         U1_R2D_DONE_V U1_U1_N16569078 one_shot PARAMS:  T=20K  
V_U1_U1_V9         U1_U1_L_H 0 1.8
X_U1_U1_U639         U1_U1_N_POR U1_U1_N16534035 U1_U1_EN_TH U1_U1_RESETB
+  AND3_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U1_U655         U1_EN_R2D_S N16537427 U1_U1_RESETB U1_U1_L_H U1_U1_R2D_SD1
+  0 dffsr_rhpbasic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U1_U636         VIN U1_U1_N16533586 U1_U1_N003813 U1_U1_N16534035
+  COMPHYS_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9
X_U1_U1_U650         U1_U1_N16534994 U1_U1_N16535001 U1_U1_N16537598
+  OR2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
V_U1_U1_V8         U1_U1_N004893 0 100m
X_U1_U1_U654         U1_U1_N16534035 U1_UVLO INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
V_U1_U1_V4         U1_U1_N16533594 0 600m
X_U1_U1_U678         U1_U1_R2D_SD1 U1_U1_R2D_SD2 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=10u VTHRESH=0.9 FALLING_EDGE_DELAY=10u VDD=1.8 VSS=0
V_U1_U1_V7         U1_U1_N004593 0 100m
V_U1_U1_V3         U1_U1_N16533590 0 1
X_U1_U1_U682         U1_R2D_DONE_S U1_U1_N16559843 one_shot PARAMS:  T=20K  
X_U1_U1_U675         U1_EN_CONV N16543750 U1_U1_N16537598 U1_U1_L_H U1_U1_RESET
+  0 dffsr_rhpbasic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U1_ABM2         U1_U1_N16534732 0 VALUE { {V(U1_U1_N16569078) * 1.8}    }
V_U1_U1_V2         U1_U1_N16533586 0 2.925
X_U1_U1_U669         U1_VSET U1_U1_N16538557 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U1_U681         U1_U1_R2D_VD1 U1_U1_R2D_VD2 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=10u VTHRESH=0.9 FALLING_EDGE_DELAY=10u VDD=1.8 VSS=0
X_U1_U1_U648         U1_U1_R2D_SD2 U1_U1_N16538557 U1_U1_N16534994
+  AND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
V_U1_U1_V1         U1_U1_N16533501 0 1.8
X_U1_U1_U656         U1_EN_R2D_V N16537423 U1_U1_R2D_SD2 U1_U1_S U1_U1_R2D_VD1
+  0 dffsr_rhpbasic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U1_U638         EN U1_U1_N16533594 U1_U1_N004893 U1_U1_EN_PDN
+  COMPHYS_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9
V_U1_U1_V6         U1_U1_N003813 0 150m
X_U1_U1_U686         U1_U1_N16534024 U1_U1_N16534150 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9 DELAY=200U
X_U1_U1_U647         U1_U1_R2D_VD2 U1_VSET U1_U1_N16535001 AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U1_S1    U1_U1_EN_PDN 0 EN U1_U1_N16533640 LV_POWER_ON_U1_U1_S1 
X_U1_U1_U653         U1_U1_N16534150 U1_POR INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
E_U1_U1_ABM1         U1_U1_N16534579 0 VALUE { {V(U1_U1_N16559843) * 1.8}    }
E_U1_E3         U1_SWI 0 SW_NC GND 1
X_U1_U8_U82         U1_U8_N05875 U1_U8_N05882 U1_EN_GRDV OR2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U9         U1_HC_COMP U1_U8_N00817 INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U18         U1_U8_LSD_ON_AFTEROFF_ON U1_U8_N01744 U1_U8_N01783
+  U1_U8_N01858 NAND3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U108         U1_U8_HSD_ON_AFTERTON_ON U1_U8_N04835 U1_U8_LSONTO_NS
+  AND2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U117         U1_U8_LSONTOCL_NS U1_U8_LSONTOCL_NR
+  U1_U8_LSD_ON_TOFF_CLIM_ON N02666 srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
V_U1_U8_V1         U1_U8_HS_ON 0 1
X_U1_U8_U61         U1_ILIM_LSD U1_U8_N04173 INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U72         U1_U8_N05076 U1_U8_LSD_ON_TOFF_ON INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1 DELAY=2p
X_U1_U8_U113         U1_U8_HSONA_NS U1_U8_HSONA_NR U1_U8_HSD_ON_AFTERTON_ON
+  N03724 srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U20         U1_HC_COMP U1_FORCED_PWM U1_U8_N01556 OR2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U22         U1_U8_N01744 U1_U8_N01783 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=3n
X_U1_U8_U107         U1_ILIM_LSD U1_U8_N34577 INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U1         U1_U8_MIN_PAUSE_ON U1_U8_N00277 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=30n VTHRESH=0.9 FALLING_EDGE_DELAY=2p VDD=1.8 VSS=0
X_U1_U8_U88         U1_U8_HSD_ON_TON_ON U1_U8_N06322 INV_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U38         U1_U8_PAUSE_EXTENDED_ON U1_U8_EN_CONV_B U1_U8_N03111
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U116         U1_U8_N33999 U1_U8_HSD_ON_TON_ON U1_U8_OFF_ON N03377
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U8_E1         U1_U8_N05583 0 U1_U8_N05581 0 1.8
X_U1_U8_U112         U1_U8_HSON_NS U1_U8_HSON_NR U1_U8_HSD_ON_TON_ON N33001
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U21         U1_HC_COMP U1_EN_CONV U1_U8_N01744 AND2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U92         U1_POR U1_U8_OFF_ON U1_U8_MIN_PAUSE_ON U1_U8_HSD_ON_TON_ON
+  U1_U8_LSONTOAF_NR OR4_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U96         U1_ILIM_HSD U1_U8_N10344 INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U77         U1_U8_N05577 U1_U8_N05588 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=10u
X_U1_U8_U44         0 U1_MODE100 U1_U8_N03073 OR2_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U85         U1_FORCED_PWM U1_U8_N06065 INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U16         U1_U8_PAUSE_EXTENDED_ON U1_EN_CONV U1_U8_N01556
+  U1_U8_N01851 NAND3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U115         U1_U8_MP_NS U1_U8_MP_NR U1_U8_MIN_PAUSE_ON N01136
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U100         U1_POR U1_U8_HSD_ON_AFTERTON_ON U1_U8_LSD_ON_TOFF_CLIM_ON
+  U1_U8_HSON_NR OR3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U90         U1_EN_CONV U1_U8_EN_CONV_B INV_BASIC_GEN_NoDelay PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U39         U1_U8_N03073 U1_U8_EN_CONV_B U1_U8_N03123 NAND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U28         U1_U8_HSD_ON_TON_ON U1_ILIM_HSD U1_U8_N02391
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U97         U1_U8_MIN_PAUSE_ON U1_U8_N00277 U1_U8_PE_NS
+  AND2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U8         U1_U8_LSD_ON_AFTEROFF_ON U1_ILIM_NEG_ZERO U1_EN_CONV
+  U1_U8_N00817 U1_U8_MP_NS AND4_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U114         U1_U8_PE_NS U1_U8_PE_NR U1_U8_PAUSE_EXTENDED_ON N00635
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U80         U1_U8_HSD_ON_TON_ON U1_U8_HSD_ON_AFTERTON_ON
+  U1_U8_LSD_ON_TOFF_CLIM_ON U1_U8_N05875 OR3_BASIC_GEN_NoDelay PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U8_U103         U1_U8_N03104 U1_U8_N03111 U1_U8_N03123 U1_U8_N33999
+  NAND3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U95         U1_TON_COMP U1_U8_HSD_ON_TON_ON U1_U8_N10344 U1_U8_HSONA_NS
+  AND3_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U29         U1_U8_HSD_ON_AFTERTON_ON U1_ILIM_HSD U1_U8_N02379
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U120         U1_U8_N05588 U1_U8_N05583 U1_MODE100 U1_U8_MODE100_Z
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U74         U1_U8_HS_ON U1_EN_CONV U1_U8_N05477 AND2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U109         U1_POR U1_U8_LSD_ON_AFTEROFF_ON U1_U8_LSONTO_NR
+  OR2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U106         U1_U8_N04212 U1_U8_N04221 U1_U8_LSONTOAF_NS
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U86         U1_U8_MIN_PAUSE_ON U1_U8_PAUSE_EXTENDED_ON
+  U1_U8_HSD_ON_TON_ON U1_U8_HSD_ON_AFTERTON_ON U1_GATE_IN OR4_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U105         U1_U8_N02391 U1_U8_N02379 U1_U8_LSONTOCL_NS
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U83         U1_U8_MIN_PAUSE_ON U1_U8_PAUSE_EXTENDED_ON U1_U8_N06072
+  OR2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U17         U1_HC_COMP U1_U8_OFF_ON U1_EN_CONV U1_U8_N01865
+  NAND3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U93         U1_POR U1_U8_LSD_ON_TOFF_ON U1_U8_LSD_ON_TOFF_CLIM_ON
+  U1_U8_HSONA_NR OR3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U57         U1_U8_LSD_ON_TOFF_CLIM_ON U1_U8_N04173 U1_U8_N04212
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U119         U1_U8_LSONTO_NS U1_U8_LSONTO_NR N12741 U1_U8_N05076
+  srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U81         U1_U8_LSD_ON_TOFF_ON U1_U8_LSD_ON_AFTEROFF_ON U1_FORCED_PWM
+  U1_U8_N05882 OR3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U3         U1_POR U1_U8_OFF_ON U1_U8_HSD_ON_TON_ON U1_U8_PE_NR
+  OR3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U101         U1_POR U1_U8_PAUSE_EXTENDED_ON U1_U8_MP_NR OR2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U110         U1_U8_N05477 U1_U8_N05581 one_shot PARAMS:  T=10  
X_U1_U8_U104         U1_U8_N01851 U1_U8_N01865 U1_U8_N01858 U1_U8_HSON_NS
+  NAND3_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U75         U1_U8_N05477 U1_U8_MODE100_Z U1_U8_N05577
+  AND2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U118         U1_U8_LSONTOAF_NS U1_U8_LSONTOAF_NR
+  U1_U8_LSD_ON_AFTEROFF_ON N04508 srlatchrhp_basic_gen PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
X_U1_U8_U58         U1_U8_LSD_ON_TOFF_ON U1_U8_N34577 U1_U8_N04221
+  NAND2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U102         U1_POR U1_U8_LSD_ON_AFTEROFF_ON U1_U8_LSONTOCL_NR
+  OR2_BASIC_GEN_NoDelay PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U87         U1_U8_OFF_ON U1_U8_N06322 U1_RESET_TON OR2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U41         U1_POR U1_U8_N03104 INV_BASIC_GEN_NoDelay PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U8_U68         U1_HC_COMP U1_ILIM_HSD U1_U8_N04835 NOR2_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U84         U1_U8_N06072 U1_U8_N06065 U1_PAUSE AND2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U8_U52         U1_FPWM U1_MODE100 U1_FORCED_PWM OR2_BASIC_GEN_NoDelay
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
D_U1_U6_D71         0 U1_U6_VSW_BD D_Dideal 
D_U1_U6_D74         U1_U6_VREF_INNER U1_U6_N16673392 D_Dideal 
X_U1_U6_U27         U1_U6_N16673837 U1_U6_N16678952 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=10n
R_U1_U6_R6         U1_U6_N00409 U1_U6_N16671662  353.89K TC=0,0 
D_U1_U6_D73         U1_U6_VFB_RMP_AC U1_U6_N16683240 D_Dideal 
V_U1_U6_V5         U1_U6_N16674303 0 30m
C_U1_U6_C13         0 U1_U6_VREF_INNER  9p  TC=0,0 
V_U1_U6_V1         U1_U6_VCM_BIAS 0 520m
R_U1_U6_R14         U1_VFB U1_U6_VB_FILT  54K TC=0,0 
X_U1_U6_U23         U1_U6_VREF_INNER U1_U6_VFB_RMP_AC U1_U6_N16673837
+  COMP_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U6_S5    U1_U6_ENCONVB 0 U1_U6_VREF_INNER 0 LV_MODULATOR_U1_U6_S5 
R_U1_U6_R20         U1_U6_HS_ONB U1_U6_N16674889  10K TC=0,0 
V_U1_U6_V2         U1_U6_N16683240 0 1.6
G_U1_U6_G1         U1_U6_VREF_INNER 0 U1_U6_VR_FILT U1_U6_VB_FILT -1.7u
X_U1_U6_S2    U1_PAUSE 0 U1_U6_VFB_RMP_AC U1_U6_N16673726 LV_MODULATOR_U1_U6_S2
+  
C_U1_U6_C5         0 U1_U6_VSW_BD  85f  TC=0,0 
C_U1_U6_C1         U1_U6_VSW_BD U1_U6_N00385  6.1f  TC=0,0 
R_U1_U6_R11         U1_U6_VCM_BIAS U1_U6_VFB_RMP_AC  5.5Meg TC=0,0 
C_U1_U6_C6         0 U1_U6_N16671669  55f  TC=0,0 
R_U1_U6_R2         U1_U6_N00385 U1_U6_N00389  99K TC=0,0 
R_U1_U6_R19         U1_U6_VREF_INNER U1_U6_N16673726  160K TC=0,0 
R_U1_U6_R12         U1_U6_N16672415 U1_U6_VREF_INNER  160K TC=0,0 
C_U1_U6_C11         0 U1_U6_VB_FILT  500f  TC=0,0 
C_U1_U6_C8         U1_U6_N16671891 U1_U6_VFB_RMP  6p  TC=0,0 
C_U1_U6_C2         U1_U6_VSW_BD U1_U6_N00389  6.1f  TC=0,0 
C_U1_U6_C7         0 U1_U6_N16671673  55f  TC=0,0 
R_U1_U6_R3         U1_U6_N00389 U1_U6_VSW_BD  50.5K TC=0,0 
C_U1_U6_C14         U1_U6_N16674889 0  1p  TC=0,0 
X_U1_U6_S6    U1_HS_ON 0 U1_U6_N16674522 0 LV_MODULATOR_U1_U6_S6 
C_U1_U6_C12         0 U1_U6_VR_FILT  500f  TC=0,0 
R_U1_U6_R7         U1_U6_N16671669 U1_U6_N16671662  455k TC=0,0 
C_U1_U6_C3         U1_U6_VSW_BD U1_U6_N00409  43f  TC=0,0 
D_U1_U6_D72         U1_U6_VCLAMP2 U1_U6_N16672415 D_D_0p2 
R_U1_U6_R18         U1_U6_VCLAMP1 U1_U6_N16673392  200K TC=0,0 
R_U1_U6_R4         U1_U6_VSW_BD U1_U6_N00405  353.89K TC=0,0 
R_U1_U6_R16         U1_U6_N16673156 U1_U6_N16673152  1.2Meg TC=0,0 
X_U1_U6_S3    U1_U6_HS_ONB 0 U1_U6_N16674303 U1_U6_N16674522
+  LV_MODULATOR_U1_U6_S3 
R_U1_U6_R10         U1_VOSI U1_U6_N16671891  10K TC=0,0 
R_U1_U6_R8         U1_U6_N16671673 U1_U6_N16671669  890k TC=0,0 
C_U1_U6_C4         U1_U6_VSW_BD U1_U6_N00405  43f  TC=0,0 
X_U1_U6_U24         U1_U6_N16678952 U1_EN_CONV U1_HC_COMP AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
R_U1_U6_R5         U1_U6_N00405 U1_U6_N00409  692.22K TC=0,0 
X_U1_U6_U25         U1_EN_CONV U1_U6_ENCONVB INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
R_U1_U6_R15         0 U1_U6_VREF_INNER  12G TC=0,0 
V_U1_U6_V4         U1_U6_VCLAMP1 0 1
C_U1_U6_C10         U1_U6_VFB_RMP U1_U6_VFB_RMP_AC  4.3p  TC=0,0 
E_U1_U6_E1         U1_U6_VCLAMP2 0 U1_U6_VCM_BIAS 0 1
X_U1_U6_S1    U1_HS_ON 0 U1_U6_N16673152 0 LV_MODULATOR_U1_U6_S1 
C_U1_U6_C15         0 U1_U6_N16674522  20f  TC=0,0 
R_U1_U6_R9         U1_U6_VFB_RMP U1_U6_N16671673  455k TC=0,0 
R_U1_U6_R1         U1_SWI U1_U6_N00385  50.5K TC=0,0 
V_U1_U6_V3         U1_U6_N16673156 0 1.8
R_U1_U6_R13         U1_VREF U1_U6_VR_FILT  54K TC=0,0 
C_U1_U6_C9         0 U1_U6_N16671891  1p  TC=0,0 
X_U1_U6_U26         U1_HS_ON U1_U6_HS_ONB INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
E_U1_E2         U1_VOSI 0 VOUT GND 1
X_U1_U5_U20         U1_U5_N16744841 U1_U5_N16744847 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=0.9 DELAY=32u
V_U1_U5_V2         U1_U5_N16771229 0 6
V_U1_U5_V1         U1_U5_N16770931 0 6
X_U1_U5_U88         U1_U5_N16746220 U1_U5_N16746109 U1_U5_PASS_VOS_D2
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U5_D2         U1_U5_SS_REF U1_U5_N16770609 D_D1 
C_U1_U5_C4         U1_VFB U1_U5_N16739026  2.8p IC=0 TC=0,0 
X_U1_U5_U9         U1_U5_SS_BUFF U1_U5_N16740852 U1_U5_SS_DONE COMP_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U5_U89         U1_U5_N16746450 U1_U5_VOS_SET U1_U5_N16746454
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U5_ABM10         U1_U5_N16750941 0 VALUE {
+  if(V(U1_U5_VOS_SET)<0.5,0.4,if(V(U1_U5_VOS_SET)<0.7,0.6,if(V(U1_U5_VOS_SET)<0.9,0.4,if(V(U1_U5_VOS_SET)<1.05,0.5,
+   
+
+  if(V(U1_U5_VOS_SET)<1.15,0.55,if(V(U1_U5_VOS_SET)<1.25,0.6,if(V(U1_U5_VOS_SET)<1.325,0.65,if(V(U1_U5_VOS_SET)<1.575,0.675,
+   
+
+  if(V(U1_U5_VOS_SET)<1.85,0.45,if(V(U1_U5_VOS_SET)<2.2,0.475,if(V(U1_U5_VOS_SET)<2.9,0.625,if(V(U1_U5_VOS_SET)<3.55,0.4125,
+   
+
+  if(V(U1_U5_VOS_SET)<4.4,0.475,if(V(U1_U5_VOS_SET)<5.05,0.625,if(V(U1_U5_VOS_SET)<5.3,0.6375,0.6875)))))))))))))))
+  }
E_U1_U5_ABM9         U1_U5_N16743464 0 VALUE {
+  IF(V(U1_U5_VSET_SAMPLE)<9.75m,1.2,IF(V(U1_U5_VSET_SAMPLE)<20.8m,0.4,IF(V(U1_U5_VSET_SAMPLE)<26m,0.6,IF(V(U1_U5_VSET_SAMPLE)<32m,0.8,
+   
+
+  IF(V(U1_U5_VSET_SAMPLE)<39.75m,1,IF(V(U1_U5_VSET_SAMPLE)<49.4m,1.1,IF(V(U1_U5_VSET_SAMPLE)<61.2m,1.3,IF(V(U1_U5_VSET_SAMPLE)<75.6m,1.35,
+   
+
+  IF(V(U1_U5_VSET_SAMPLE)<94m,1.8,IF(V(U1_U5_VSET_SAMPLE)<132m,1.9,IF(V(U1_U5_VSET_SAMPLE)<204m,2.5,IF(V(U1_U5_VSET_SAMPLE)<276m,3.8,
+   
+
+  IF(V(U1_U5_VSET_SAMPLE)<344m,5,IF(V(U1_U5_VSET_SAMPLE)<428m,5.1,IF(V(U1_U5_VSET_SAMPLE)<728m,5.5,3.3)))))))))))))))
+  }
X_U1_U5_U91         U1_U5_N16746573 U1_U5_N16746220 U1_U5_N16746454
+  U1_U5_PASS_VOS_D4 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U5_U62         U1_U5_DR U1_U5_N16739794 U1_R2D_DONE_V AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U5_E22         U1_U5_VREF_03 0 U1_VREF 0 0.03
X_U1_U5_U1         U1_EN_CONV U1_U5_SHUT INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
X_U1_U5_S49    U1_U5_SHUT 0 U1_U5_SS_REF 0 LV_VREF_FB_GEN_U1_U5_S49 
X_U1_U5_U21         U1_EXT_FB U1_U5_N16740546 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
E_U1_U5_E21         U1_U5_VREF_96 0 U1_VREF 0 0.945
X_U1_U5_S2    U1_EXT_FB 0 U1_U5_SS_BUFF U1_VREF LV_VREF_FB_GEN_U1_U5_S2 
R_U1_U5_R31         U1_U5_N16743464 U1_U5_VOS_SET  1 TC=0,0 
R_U1_U5_R4         U1_VOSI U1_U5_VOS_D2  6Meg TC=0,0 
X_U1_U5_U18         U1_O_DIS U1_U5_N16745085 U1_U5_N16745071 AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9
R_U1_U5_R33         U1_U5_N16770693 U1_U5_N16770895  1  
X_U1_U5_U61         U1_U5_ACQUIRE U1_U5_D30 U1_U5_N16740086 AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U5_S51    U1_U5_SHUT 0 U1_U5_SS_INT1 0 LV_VREF_FB_GEN_U1_U5_S51 
X_U1_U5_U93         U1_VFB U1_U5_VREF_96 U1_U5_VREF_03 U1_U5_N16744841
+  COMPHYS2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1 T=10
X_U1_U5_U19         U1_EN_CONV U1_U5_N16745085 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U5_U84         U1_U5_N16739948 U1_U5_ACQUIRE BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=100n
G_U1_U5_ABMII2         U1_U5_N16771229 U1_U5_SS_INT1 VALUE {
+  V(U1_U5_N16770693)*2.5u    }
X_U1_U5_S23    U1_U5_N16739372 0 U1_U5_FB U1_VFB LV_VREF_FB_GEN_U1_U5_S23 
G_U1_U5_ABMII1         U1_U5_N16770931 SS_TR VALUE { V(U1_U5_N16770693)*2.5u   
+  }
E_U1_U5_ABM3         U1_U5_N16740650 0 VALUE { IF(V(U1_U5_SAMPLE)>1,0,1)    }
G_U1_U5_ABMII3         U1_U5_N16770609 U1_U5_SS_REF VALUE {
+  V(U1_U5_N16770693)*2.5u    }
C_U1_U5_C27         0 U1_U5_N16740622  1.443n IC=0 TC=0,0 
E_U1_U5_E1         U1_U5_FB 0 FB_VSET GND 1
R_U1_U5_R1         U1_U5_N16747661 U1_U5_VOS_D8  1.5Meg TC=0,0 
X_U1_U5_S1    U1_U5_SAMPLE_EN 0 U1_U5_VSET_SAMPLE U1_U5_FB
+  LV_VREF_FB_GEN_U1_U5_S1 
V_U1_U5_V7         U1_U5_N16746450 0 2.9
C_U1_U5_C6         U1_U5_VOS_SET 0  1n  TC=0,0 
R_U1_U5_R28         U1_U5_N16740650 U1_U5_N16740622  100 TC=0,0 
X_U1_U5_U17         U1_U5_N16744847 U1_U5_SS_DONE U1_U5_PGB NAND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U5_ABM7         U1_U5_N16741012 0 VALUE { IF(V(U1_U5_ACQUIRE)>1 &
+  V(U1_U5_N16741024)>0.5,1.8,0)    }
E_U1_U5_E23         U1_U5_N16779174 0 SS_TR 0 1
X_U1_U5_U14         U1_U5_N16739372 U1_U5_N16739658 INV_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U5_S3    U1_U5_N16740546 0 U1_VREF U1_U5_SS_INT LV_VREF_FB_GEN_U1_U5_S3 
X_U1_U5_S46    U1_U5_PASS_VOS_D2 0 U1_U5_VOS_D2 U1_U5_N16739672
+  LV_VREF_FB_GEN_U1_U5_S46 
E_U1_U5_ABM12         U1_U5_SS_BUFF 0 VALUE { {(LIMIT(V(U1_U5_N16777264), 0,
+  0.8))*0.75}    }
V_U1_U5_V5         U1_U5_N16745621 0 0.7
R_U1_U5_R30         U1_U5_N16741112 U1_U5_N16741024  10 TC=0,0 
X_U1_U5_U87         U1_U5_PASS_VOS U1_U5_N16746220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U5_U13         U1_EXT_FB U1_U5_N16747745 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U5_U90         U1_U5_PASS_VOS_D2 U1_U5_N16746573 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U5_U4         U1_U5_N16740946 N16741018 U1_U5_N16741012 U1_U5_SAMPLE_EN
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=1 VDD=1.8 VSS=0
C_U1_U5_C26         U1_U5_SS_GAIN 0  1n  TC=0,0 
R_U1_U5_R8         U1_U5_VOS_D2 U1_U5_VOS_D4  3Meg TC=0,0 
D_U1_U5_D3         SS_TR U1_U5_N16770931 D_D1 
X_U1_U5_S44    U1_U5_N16745071 0 U1_VOSI 0 LV_VREF_FB_GEN_U1_U5_S44 
X_U1_U5_U12         U1_EN_CONV U1_U5_N16747745 U1_U5_N16747739 AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U5_S45    U1_U5_PASS_VOS 0 U1_VOSI U1_U5_N16739672
+  LV_VREF_FB_GEN_U1_U5_S45 
D_U1_U5_U10         U1_U5_SS_INT1 U1_U5_N16771229 D_D1
X_U1_U5_U86         U1_U5_N16745999 U1_U5_VOS_SET U1_U5_N16746109
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U5_S48    U1_U5_PASS_VOS_D4 0 U1_U5_VOS_D4 U1_U5_N16739672
+  LV_VREF_FB_GEN_U1_U5_S48 
X_U1_U5_U80         U1_U5_ACQUIRE U1_U5_N16738962 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U1_U5_R5         U1_VOSI U1_U5_N16739026  20K TC=0,0 
X_U1_U5_U83         U1_U5_N16740086 U1_U5_SAMPLE BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=100n
X_U1_U5_U3         U1_U5_N16740946 U1_U5_DR BUF_DELAY_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1 DELAY=100n
C_U1_U5_C2         0 U1_U5_VSET_SAMPLE  1n IC=0 TC=0,0 
X_U1_U5_U60         U1_U5_N16739794 U1_EN_R2D_V U1_U5_N16739948 XOR2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
C_U1_U5_C28         0 U1_U5_N16741024  1.443n IC=0 TC=0,0 
E_U1_U5_ABM11         U1_U5_N16777264 0 VALUE { IF (V(U1_U5_SS_REF) <
+  V(U1_U5_N16779174), V(U1_U5_SS_INT1), V(U1_U5_N16779174))    }
X_U1_U5_S24    U1_U5_N16739658 0 U1_VFB U1_U5_N16739672
+  LV_VREF_FB_GEN_U1_U5_S24 
X_U1_U5_U15         U1_EXT_FB U1_U5_N16739372 BUF_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
C_U1_U5_C29         0 U1_U5_N16770693  1n  
E_U1_U5_ABM8         U1_U5_SS_INT 0 VALUE {
+  V(U1_U5_SS_BUFF)*V(U1_U5_SS_GAIN)/0.6    }
X_U1_U5_U94         U1_U5_PASS_VOS U1_U5_PASS_VOS_D2 U1_U5_PASS_VOS_D4
+  U1_U5_PASS_VOS_D8 NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U5_R32         U1_U5_N16750941 U1_U5_SS_GAIN  1 TC=0,0 
E_U1_U5_ABM5         U1_U5_SAMPLE_EN 0 VALUE { IF(V(U1_U5_SAMPLE)>1 &
+  V(U1_U5_N16740622)>0.5 & v(U1_U5_ACQUIRE)>1,1.8,0)    }
X_U1_U5_S43    U1_U5_PGB 0 PG 0 LV_VREF_FB_GEN_U1_U5_S43 
X_U1_U5_U81         U1_EN_R2D_V U1_U5_N16739794 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=70u VTHRESH=0.9 FALLING_EDGE_DELAY=0.1n VDD=1.8 VSS=0
V_U1_U5_V3         U1_U5_N16770609 0 6
V_U1_U5_V6         U1_U5_N16745999 0 1.575
C_U1_U5_C8         U1_U5_SS_REF 0  680p IC=0 
X_U1_U5_S47    U1_U5_PASS_VOS_D8 0 U1_U5_VOS_D8 U1_U5_N16739672
+  LV_VREF_FB_GEN_U1_U5_S47 
E_U1_U5_ABM1         U1_U5_N16770895 0 VALUE { IF(V(U1_EN_CONV) < 0.5,0,1)    }
C_U1_U5_C7         U1_U5_SS_INT1 0  468.75p IC=0 
V_U1_U5_V4         U1_U5_N16740852 0 590m
G_U1_U5_G1         0 FB_VSET U1_U5_N16738962 0 4u
X_U1_U5_U82         U1_EN_R2D_V U1_U5_D30 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.9 FALLING_EDGE_DELAY=0.1n VDD=1.8 VSS=0
R_U1_U5_R9         U1_U5_VOS_D8 U1_U5_VOS_D4  1.5Meg TC=0,0 
X_U1_U5_U85         U1_U5_N16745621 U1_U5_VOS_SET U1_U5_PASS_VOS COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U5_S50    U1_U5_SHUT 0 SS_TR 0 LV_VREF_FB_GEN_U1_U5_S50 
X_U1_U5_S22    U1_U5_N16747739 0 U1_U5_N16747661 0 LV_VREF_FB_GEN_U1_U5_S22 
E_U1_U5_ABM6         U1_U5_N16741112 0 VALUE { IF(V(U1_U5_ACQUIRE)>1,0,1)    }
X_U1_U2_U11         U1_U2_N16536542 U1_TON_COMP BUF_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
C_U1_U2_C2         0 U1_U2_N16534485  6.5p  TC=0,0 
X_U1_U2_U9         U1_U2_N16536401 U1_EN_CONV U1_U2_N16536471 U1_U2_N16536542
+  AND3_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U2_F2    U1_U2_N16533803 U1_U2_N16533835 0 U1_U2_V_TON_CAP
+  LV_MINTON_U1_U2_F2 
X_U1_U2_S8    U1_U2_CF_MODE 0 U1_U2_N16535770 U1_U2_V_TON_REF
+  LV_MINTON_U1_U2_S8 
X_U1_U2_U6         U1_U2_AEE_MODE U1_U2_CF_MODE INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U2_S3    U1_FSW 0 U1_U2_V_TON_CAP U1_U2_N16534427 LV_MINTON_U1_U2_S3 
X_U1_U2_S6    U1_U2_AEE_MODE 0 U1_U2_N16535022 0 LV_MINTON_U1_U2_S6 
R_U1_U2_R1         U1_U2_N16533535 U1_VOSI  440K TC=0,0 
X_U1_U2_U7         U1_U2_V_TON_CAP U1_U2_V_TON_REF U1_U2_N16536401
+  COMP_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
V_U1_U2_V1         U1_U2_N16536339 0 2
X_U1_U2_U2         U1_FORCED_PWM U1_U2_FPWM_B INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U2_S1    U1_U2_AEE_MODE 0 U1_U2_N16533575 0 LV_MINTON_U1_U2_S1 
X_U1_U2_F3    U1_U2_N16534963 U1_U2_N16535022 0 U1_U2_V_TON_CAP
+  LV_MINTON_U1_U2_F3 
X_U1_U2_U5         U1_AUTO_AEE U1_U2_FPWM_B U1_FSW U1_EN_CONV U1_U2_AEE_MODE
+  AND4_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U2_S5    U1_RESET_TON 0 U1_U2_V_TON_CAP 0 LV_MINTON_U1_U2_S5 
X_U1_U2_S7    U1_U2_AEE_MODE 0 U1_U2_N16535766 U1_U2_V_TON_REF
+  LV_MINTON_U1_U2_S7 
X_U1_U2_U10         U1_RESET_TON U1_U2_N16536471 INV_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
E_U1_U2_E1         U1_U2_N16535766 0 VIN 0 50m
X_U1_U2_S2    U1_EN_CONV 0 U1_U2_N16533835 0 LV_MINTON_U1_U2_S2 
X_U1_U2_F1    U1_U2_N16533535 U1_U2_N16533575 U1_U2_V_TON_CAP 0
+  LV_MINTON_U1_U2_F1 
R_U1_U2_R3         U1_U2_N16534963 VIN  440K TC=0,0 
X_U1_U2_U4         U1_FSW U1_U2_FSW_B INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
D_U1_U2_D72         U1_U2_V_TON_CAP U1_U2_N16536339 D_Dideal 
X_U1_U2_S4    U1_U2_FSW_B 0 U1_U2_V_TON_CAP U1_U2_N16534485 LV_MINTON_U1_U2_S4 
R_U1_U2_R2         U1_U2_N16533803 VIN  440K TC=0,0 
E_U1_U2_E2         U1_U2_N16535770 0 U1_VOSI 0 100m
C_U1_U2_C1         0 U1_U2_N16534427  2.6p  TC=0,0 
E_U1_U3_E4         U1_U3_N16534017 0 U1_U3_VGHS SW_NC 1
C_U1_U3_C28         0 U1_U3_VGL_SEN  1.443n IC=0 TC=0,0 
X_U1_U3_H2    U1_U3_N16534643 GND U1_ILSMEAS 0 LV_PWR_STG_U1_U3_H2 
C_U1_U3_MULTI_LEVEL_DRIVER1_C3         0 U1_U3_MULTI_LEVEL_DRIVER1_N16674018 
+  1.443n  TC=0,0 
E_U1_U3_MULTI_LEVEL_DRIVER1_ABM3         U1_U3_MULTI_LEVEL_DRIVER1_N16674028 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER1_N16674018)>0.5,1,0)    }
C_U1_U3_MULTI_LEVEL_DRIVER1_C2         U1_U3_MULTI_LEVEL_DRIVER1_N16674038 0
+  1.443n
E_U1_U3_MULTI_LEVEL_DRIVER1_ABM5         U1_U3_MULTI_LEVEL_DRIVER1_OUT_DELAY 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER1_N16674038)>0.5,5,0)    }
X_U1_U3_MULTI_LEVEL_DRIVER1_S1    U1_U3_MULTI_LEVEL_DRIVER1_OUT_DELAY 0
+  U1_U3_5V U1_U3_VGLS MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S1 
E_U1_U3_MULTI_LEVEL_DRIVER1_ABM2         U1_U3_MULTI_LEVEL_DRIVER1_HYS_VAL 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER1_COMP_OUT_INT)>0.5,{-HYSTWD/2},
+ {HYSTWD/2})    }
R_U1_U3_MULTI_LEVEL_DRIVER1_R4         U1_U3_MULTI_LEVEL_DRIVER1_COMP_OUT_INT
+  U1_U3_MULTI_LEVEL_DRIVER1_N16674018  {FALL_DELAY*1e9} TC=0,0 
X_U1_U3_MULTI_LEVEL_DRIVER1_S2    U1_U3_MULTI_LEVEL_DRIVER1_OUT_DELAY 0
+  U1_U3_VGLS 0 MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S2 
D_U1_U3_MULTI_LEVEL_DRIVER1_D3         U1_U3_MULTI_LEVEL_DRIVER1_COMP_OUT_INT
+  U1_U3_MULTI_LEVEL_DRIVER1_N16674018 D_Dideal 
E_U1_U3_MULTI_LEVEL_DRIVER1_E1         U1_U3_MULTI_LEVEL_DRIVER1_N16674138 0
+  U1_LS_ON 0 1
R_U1_U3_MULTI_LEVEL_DRIVER1_R2         U1_U3_MULTI_LEVEL_DRIVER1_N16674028
+  U1_U3_MULTI_LEVEL_DRIVER1_N16674038 {RISE_DELAY*1e9}
D_U1_U3_MULTI_LEVEL_DRIVER1_D2         U1_U3_MULTI_LEVEL_DRIVER1_N16674038
+  U1_U3_MULTI_LEVEL_DRIVER1_N16674028 D_Dideal 
E_U1_U3_MULTI_LEVEL_DRIVER1_ABM4         U1_U3_MULTI_LEVEL_DRIVER1_COMP_OUT_INT
+  0 VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER1_N16674138)>
+ {Threshold}+V(U1_U3_MULTI_LEVEL_DRIVER1_HYS_VAL),1,0)    }
R_U1_U3_R5         U1_U3_N16534017 U1_U3_VGH_SEN  5 TC=0,0 
X_U1_U3_U5         U1_U3_N16534340 U1_U3_N16534217 U1_U3_N16534192 U1_HS_ON
+  AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_U1_U3_R3         U1_U3_N16556622 U1_U3_5V  1k TC=0,0 
X_U1_U3_U3         U1_EN_GRDV U1_U3_N16534340 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=1
X_U1_U3_U8         U1_U3_N16534217 U1_U3_N16534259 INV_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
D_U1_U3_D70         U1_U3_N16534643 SW_NC D_body 
X_U1_U3_H1    VIN U1_U3_N16534756 U1_IHSMEAS 0 LV_PWR_STG_U1_U3_H1 
C_U1_U3_C27         0 U1_U3_VGH_SEN  1.443n IC=0 TC=0,0 
X_U1_U3_U4         U1_GATE_IN U1_U3_N16534217 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=1
X_U1_U3_U6         U1_U3_N16534340 U1_U3_N16534259 U1_U3_N16534384 U1_LS_ON
+  AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_U1_U3_E1         U1_U3_5V_HS U1_U3_N16533771 U1_U3_5V 0 1
C_U1_U3_C3         0 U1_U3_5V  1n IC=0 TC=0,0 
X_U1_U3_S4    U1_U3_VGLS 0 SW_NC U1_U3_N16534643 LV_PWR_STG_U1_U3_S4 
R_U1_U3_R4         U1_U3_N16555135 U1_U3_VGL_SEN  5 TC=0,0 
X_U1_U3_U9         U1_U3_VGH_SEN U1_U3_N16534384 INV_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_U1_U3_U7         U1_U3_VGL_SEN U1_U3_N16534192 INV_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
E_U1_U3_E2         U1_U3_N16533771 0 SW_NC 0 1
E_U1_U3_ABM1         U1_U3_N16556622 0 VALUE { MIN(V(VIN),5)    }
E_U1_U3_E3         U1_U3_N16555135 0 U1_U3_VGLS 0 1
C_U1_U3_MULTI_LEVEL_DRIVER_C3         0 U1_U3_MULTI_LEVEL_DRIVER_N16674018 
+  1.443n  TC=0,0 
E_U1_U3_MULTI_LEVEL_DRIVER_ABM3         U1_U3_MULTI_LEVEL_DRIVER_N16674028 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER_N16674018)>0.5,1,0)    }
C_U1_U3_MULTI_LEVEL_DRIVER_C2         U1_U3_MULTI_LEVEL_DRIVER_N16674038 0
+  1.443n
E_U1_U3_MULTI_LEVEL_DRIVER_ABM5         U1_U3_MULTI_LEVEL_DRIVER_OUT_DELAY 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER_N16674038)>0.5,5,0)    }
X_U1_U3_MULTI_LEVEL_DRIVER_S1    U1_U3_MULTI_LEVEL_DRIVER_OUT_DELAY 0
+  U1_U3_5V_HS U1_U3_VGHS MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S1 
E_U1_U3_MULTI_LEVEL_DRIVER_ABM2         U1_U3_MULTI_LEVEL_DRIVER_HYS_VAL 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER_COMP_OUT_INT)>0.5,{-HYSTWD/2},
+ {HYSTWD/2})    }
R_U1_U3_MULTI_LEVEL_DRIVER_R4         U1_U3_MULTI_LEVEL_DRIVER_COMP_OUT_INT
+  U1_U3_MULTI_LEVEL_DRIVER_N16674018  {FALL_DELAY*1e9} TC=0,0 
X_U1_U3_MULTI_LEVEL_DRIVER_S2    U1_U3_MULTI_LEVEL_DRIVER_OUT_DELAY 0
+  U1_U3_VGHS SW_NC MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S2 
D_U1_U3_MULTI_LEVEL_DRIVER_D3         U1_U3_MULTI_LEVEL_DRIVER_COMP_OUT_INT
+  U1_U3_MULTI_LEVEL_DRIVER_N16674018 D_Dideal 
E_U1_U3_MULTI_LEVEL_DRIVER_E1         U1_U3_MULTI_LEVEL_DRIVER_N16674138 0
+  U1_HS_ON 0 1
R_U1_U3_MULTI_LEVEL_DRIVER_R2         U1_U3_MULTI_LEVEL_DRIVER_N16674028
+  U1_U3_MULTI_LEVEL_DRIVER_N16674038 {RISE_DELAY*1e9}
D_U1_U3_MULTI_LEVEL_DRIVER_D2         U1_U3_MULTI_LEVEL_DRIVER_N16674038
+  U1_U3_MULTI_LEVEL_DRIVER_N16674028 D_Dideal 
E_U1_U3_MULTI_LEVEL_DRIVER_ABM4         U1_U3_MULTI_LEVEL_DRIVER_COMP_OUT_INT 0
+  VALUE { if(V(U1_U3_MULTI_LEVEL_DRIVER_N16674138)>
+ {Threshold}+V(U1_U3_MULTI_LEVEL_DRIVER_HYS_VAL),1,0)    }
D_U1_U3_D71         SW_NC U1_U3_N16534756 D_body 
X_U1_U3_S3    U1_U3_VGHS SW_NC U1_U3_N16534756 SW_NC LV_PWR_STG_U1_U3_S3 
X_U1_U4_U102         U1_U4_DYN_MODE 0 U1_U4_ACQUIRE_B U1_U4_DYN_M_H 0 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1.8 VSS=0 VTHRESH=0.9
E_U1_U4_ABM15         U1_U4_N16592891 0 VALUE { IF(V(U1_U4_SCONF_0) >
+  0.9,1.8,0)    }
E_U1_U4_ABM5         U1_U4_SAMPLE_EN 0 VALUE { IF(V(U1_U4_SAMPLE)>1 &
+  V(U1_U4_N16578502)>0.5 & v(U1_U4_ACQUIRE)>1,1.8,0)    }
X_U1_U4_U98         U1_U4_N16598971 U1_U4_ACQUIRE_B INV_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1
X_U1_U4_U92         U1_AUTO U1_FPWM INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
X_U1_U4_U8         U1_U4_ACQUIRE U1_U4_N16598971 one_shot PARAMS:  T=60k  
R_U1_U4_R9         U1_U4_N16581275 U1_EXT_FB  1 TC=0,0 
V_U1_U4_V1         U1_U4_N165848053 0 1m
X_U1_U4_U88         U1_U4_N16578106 U1_EN_R2D_S U1_U4_N16578176 XOR2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U4_U86         U1_U4_DR U1_U4_N16578106 U1_R2D_DONE_S AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
C_U1_U4_C9         0 U1_U4_N16578714  1.443n IC=0 TC=0,0 
V_U1_U4_V2         U1_U4_N16585009 0 1
E_U1_U4_ABM3         U1_U4_N16578530 0 VALUE { IF(V(U1_U4_SAMPLE)>1,0,1)    }
C_U1_U4_C5         0 U1_FSW  1n  TC=0,0 
E_U1_U4_ABM13         U1_U4_SCONF_0 0 VALUE { IF(V(MODE_SCONF) < 0.01,1.8,0)   
+  }
R_U1_U4_R12         U1_U4_N16592835 U1_AUTO  1 TC=0,0 
X_U1_U4_U89         U1_U4_N16578370 U1_U4_SAMPLE BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=100n
C_U1_U4_C6         0 U1_O_DIS  1n  TC=0,0 
R_U1_U4_R3         U1_U4_N16578768 U1_U4_N16578714  10 TC=0,0 
R_U1_U4_R11         U1_U4_N16581377 U1_O_DIS  1 TC=0,0 
E_U1_U4_ABM14         U1_U4_N16592835 0 VALUE {
+  if(V(U1_U4_DYN_MODE)>1,V(U1_U4_N16592891),V(U1_U4_N16592831))    }
E_U1_U4_ABM7         U1_U4_N16578702 0 VALUE { IF(V(U1_U4_ACQUIRE)>1 &
+  V(U1_U4_N16578714)>0.5,1.8,0)    }
C_U1_U4_C4         0 U1_EXT_FB  1n  TC=0,0 
E_U1_U4_ABM8         U1_U4_N16581275 0 VALUE { IF(V(U1_U4_DYN_MODE) > 1 |
+  V(U1_U4_SCONF_SAMPLE)<9.7m | V(U1_U4_SCONF_SAMPLE)>1 | (V(U1_U4_SCONF_SAMPLE)>
+  0.027 & V(U1_U4_SCONF_SAMPLE) < 0.090),1.8,0)    }
X_U1_U4_U3         U1_U4_N16578662 U1_U4_DR BUF_DELAY_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1 DELAY=100n
X_U1_U4_S1    U1_U4_SAMPLE_EN 0 U1_U4_SCONF_SAMPLE U1_U4_N16577838
+  LV_SCONF_R2D_U1_U4_S1 
X_U1_U4_U93         U1_FSW U1_AUTO U1_AUTO_AEE AND2_BASIC_GEN PARAMS: VDD=1.8
+  VSS=0 VTHRESH=1
X_U1_U4_U90         U1_EN_R2D_S U1_U4_D30 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.9 FALLING_EDGE_DELAY=0.1n VDD=1.8 VSS=0
R_U1_U4_R8         U1_U4_N16578530 U1_U4_N16578502  100 TC=0,0 
X_U1_U4_U39         U1_EXT_FB U1_VSET INV_BASIC_GEN PARAMS: VDD=1.8 VSS=0
+  VTHRESH=1
E_U1_U4_ABM9         U1_U4_N16581471 0 VALUE { IF(V(U1_U4_DYN_MODE)>1 |
+  V(U1_U4_SCONF_SAMPLE)<9.7m | V(U1_U4_SCONF_SAMPLE)>1 | (V(U1_U4_SCONF_SAMPLE)>
+  0.027 & V(U1_U4_SCONF_SAMPLE) < 0.041) | (V(U1_U4_SCONF_SAMPLE)> 0.090 &
+  V(U1_U4_SCONF_SAMPLE) < 0.224),1.8,0)    }
X_U1_U4_U80         U1_U4_ACQUIRE U1_U4_N16577770 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U1_U4_ABM10         U1_U4_N16581377 0 VALUE { IF(V(U1_U4_DYN_MODE)>1 |
+  V(U1_U4_SCONF_SAMPLE)<9.7m | V(U1_U4_SCONF_SAMPLE)>1 | (V(U1_U4_SCONF_SAMPLE)>
+  0.041 & V(U1_U4_SCONF_SAMPLE) < 0.060) | (V(U1_U4_SCONF_SAMPLE)> 0.090 &
+  V(U1_U4_SCONF_SAMPLE) < 0.144) | (V(U1_U4_SCONF_SAMPLE)> 0.224 &
+  V(U1_U4_SCONF_SAMPLE) < 0.344),1.8,0)    }
E_U1_U4_E1         U1_U4_N16577838 0 MODE_SCONF 0 1
R_U1_U4_R10         U1_U4_N16581471 U1_FSW  1 TC=0,0 
C_U1_U4_C2         0 U1_U4_SCONF_SAMPLE  1n IC=0 TC=0,0 
E_U1_U4_ABM6         U1_U4_N16578768 0 VALUE { IF(V(U1_U4_ACQUIRE)>1,0,1)    }
X_U1_U4_U4         U1_U4_N16578662 N16578708 U1_U4_N16578702 U1_U4_SAMPLE_EN
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=1 VDD=1.8 VSS=0
C_U1_U4_C8         0 U1_U4_N16578502  1.443n IC=0 TC=0,0 
C_U1_U4_C7         0 U1_AUTO  1n  TC=0,0 
X_U1_U4_U91         U1_U4_ACQUIRE U1_U4_D30 U1_U4_N16578370 AND2_BASIC_GEN
+  PARAMS: VDD=1.8 VSS=0 VTHRESH=1
E_U1_U4_ABM11         U1_U4_N16592831 0 VALUE { IF( V(U1_U4_SCONF_SAMPLE)<9.7m
+  | (V(U1_U4_SCONF_SAMPLE)> 0.027 & V(U1_U4_SCONF_SAMPLE) < 0.033) |
+  (V(U1_U4_SCONF_SAMPLE)> 0.041 & V(U1_U4_SCONF_SAMPLE) < 0.049) |
+  (V(U1_U4_SCONF_SAMPLE)> 0.060 & V(U1_U4_SCONF_SAMPLE) < 0.076)  
+ | (V(U1_U4_SCONF_SAMPLE)> 0.09 & V(U1_U4_SCONF_SAMPLE) < 0.116) |
+  (V(U1_U4_SCONF_SAMPLE)> 0.144 & V(U1_U4_SCONF_SAMPLE) < 0.180) |
+  (V(U1_U4_SCONF_SAMPLE)> 0.224 & V(U1_U4_SCONF_SAMPLE) < 0.276) |
+  (V(U1_U4_SCONF_SAMPLE)> 0.344 & V(U1_U4_SCONF_SAMPLE) < 0.430),1.8,0)   }
G_U1_U4_G1         0 MODE_SCONF U1_U4_N16577770 0 4u
X_U1_U4_U87         U1_U4_N16578176 U1_U4_ACQUIRE BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1.8 VSS=0 VTHRESH=1 DELAY=100n
X_U1_U4_U85         U1_EN_R2D_S U1_U4_N16578106 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=70u VTHRESH=0.9 FALLING_EDGE_DELAY=0.1n VDD=1.8 VSS=0
X_U1_U4_U101         U1_U4_AUTO_PFM_PWM U1_U4_SCONF_0 U1_U4_DYN_M_H
+  OR2_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_U1_U4_U94         MODE_SCONF U1_U4_N16585009 U1_U4_N165848053
+  U1_U4_AUTO_PFM_PWM COMPHYS_BASIC_GEN PARAMS: VDD=1.8 VSS=0 VTHRESH=1
X_L1         SW_NC VOUT LDCR PARAMS: L=1u DCR=40m
R_R5         VIN_1 VIN  1m  
.ENDS TPSM82902_TRANS
*$
.PARAM  hs1_v1_l2=0.5 hs_r2_l2=0.5 ls_v1_l2=0.5 ls_r2_l2=0.5 hs_rdson_l2=100m
+  hs_isat_l2=2 hs_rsat_l2=10e6 ls_rdson_l2=100m fall_delay=1n threshold=1
+  ls_rsat_l2=10e6 hystwd=0.1 ls_isat_l2=2 rise_delay=1n
*$
.subckt LV_POWER_ON_U1_U1_S1 1 2 3 4  
S_U1_U1_S1         3 4 1 2 _U1_U1_S1
RS_U1_U1_S1         1 2 1G
.MODEL         _U1_U1_S1 VSWITCH Roff=1e9 Ron=1 Voff=1.95 Von=2.05
.ends LV_POWER_ON_U1_U1_S1
*$
.subckt LV_MODULATOR_U1_U6_S5 1 2 3 4  
S_U1_U6_S5         3 4 1 2 _U1_U6_S5
RS_U1_U6_S5         1 2 1G
.MODEL         _U1_U6_S5 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_MODULATOR_U1_U6_S5
*$
.subckt LV_MODULATOR_U1_U6_S2 1 2 3 4  
S_U1_U6_S2         3 4 1 2 _U1_U6_S2
RS_U1_U6_S2         1 2 1G
.MODEL         _U1_U6_S2 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_MODULATOR_U1_U6_S2
*$
.subckt LV_MODULATOR_U1_U6_S6 1 2 3 4  
S_U1_U6_S6         3 4 1 2 _U1_U6_S6
RS_U1_U6_S6         1 2 1G
.MODEL         _U1_U6_S6 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_MODULATOR_U1_U6_S6
*$
.subckt LV_MODULATOR_U1_U6_S3 1 2 3 4  
S_U1_U6_S3         3 4 1 2 _U1_U6_S3
RS_U1_U6_S3         1 2 1G
.MODEL         _U1_U6_S3 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_MODULATOR_U1_U6_S3
*$
.subckt LV_MODULATOR_U1_U6_S1 1 2 3 4  
S_U1_U6_S1         3 4 1 2 _U1_U6_S1
RS_U1_U6_S1         1 2 1G
.MODEL         _U1_U6_S1 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_MODULATOR_U1_U6_S1
*$
.subckt LV_VREF_FB_GEN_U1_U5_S49 1 2 3 4  
S_U1_U5_S49         3 4 1 2 _U1_U5_S49
RS_U1_U5_S49         1 2 1G
.MODEL         _U1_U5_S49 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends LV_VREF_FB_GEN_U1_U5_S49
*$
.subckt LV_VREF_FB_GEN_U1_U5_S2 1 2 3 4  
S_U1_U5_S2         3 4 1 2 _U1_U5_S2
RS_U1_U5_S2         1 2 1G
.MODEL         _U1_U5_S2 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S2
*$
.subckt LV_VREF_FB_GEN_U1_U5_S51 1 2 3 4  
S_U1_U5_S51         3 4 1 2 _U1_U5_S51
RS_U1_U5_S51         1 2 1G
.MODEL         _U1_U5_S51 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends LV_VREF_FB_GEN_U1_U5_S51
*$
.subckt LV_VREF_FB_GEN_U1_U5_S23 1 2 3 4  
S_U1_U5_S23         3 4 1 2 _U1_U5_S23
RS_U1_U5_S23         1 2 1G
.MODEL         _U1_U5_S23 VSWITCH Roff=100e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S23
*$
.subckt LV_VREF_FB_GEN_U1_U5_S1 1 2 3 4  
S_U1_U5_S1         3 4 1 2 _U1_U5_S1
RS_U1_U5_S1         1 2 1G
.MODEL         _U1_U5_S1 VSWITCH Roff=100G Ron=1.0 Voff=0.9 Von=1.0V
.ends LV_VREF_FB_GEN_U1_U5_S1
*$
.subckt LV_VREF_FB_GEN_U1_U5_S3 1 2 3 4  
S_U1_U5_S3         3 4 1 2 _U1_U5_S3
RS_U1_U5_S3         1 2 1G
.MODEL         _U1_U5_S3 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S3
*$
.subckt LV_VREF_FB_GEN_U1_U5_S46 1 2 3 4  
S_U1_U5_S46         3 4 1 2 _U1_U5_S46
RS_U1_U5_S46         1 2 1G
.MODEL         _U1_U5_S46 VSWITCH Roff=100e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S46
*$
.subckt LV_VREF_FB_GEN_U1_U5_S44 1 2 3 4  
S_U1_U5_S44         3 4 1 2 _U1_U5_S44
RS_U1_U5_S44         1 2 1G
.MODEL         _U1_U5_S44 VSWITCH Roff=100e9 Ron=7.5 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S44
*$
.subckt LV_VREF_FB_GEN_U1_U5_S45 1 2 3 4  
S_U1_U5_S45         3 4 1 2 _U1_U5_S45
RS_U1_U5_S45         1 2 1G
.MODEL         _U1_U5_S45 VSWITCH Roff=100e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S45
*$
.subckt LV_VREF_FB_GEN_U1_U5_S48 1 2 3 4  
S_U1_U5_S48         3 4 1 2 _U1_U5_S48
RS_U1_U5_S48         1 2 1G
.MODEL         _U1_U5_S48 VSWITCH Roff=100e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S48
*$
.subckt LV_VREF_FB_GEN_U1_U5_S24 1 2 3 4  
S_U1_U5_S24         3 4 1 2 _U1_U5_S24
RS_U1_U5_S24         1 2 1G
.MODEL         _U1_U5_S24 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S24
*$
.subckt LV_VREF_FB_GEN_U1_U5_S43 1 2 3 4  
S_U1_U5_S43         3 4 1 2 _U1_U5_S43
RS_U1_U5_S43         1 2 1G
.MODEL         _U1_U5_S43 VSWITCH Roff=100e9 Ron=100 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S43
*$
.subckt LV_VREF_FB_GEN_U1_U5_S47 1 2 3 4  
S_U1_U5_S47         3 4 1 2 _U1_U5_S47
RS_U1_U5_S47         1 2 1G
.MODEL         _U1_U5_S47 VSWITCH Roff=100e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S47
*$
.subckt LV_VREF_FB_GEN_U1_U5_S50 1 2 3 4  
S_U1_U5_S50         3 4 1 2 _U1_U5_S50
RS_U1_U5_S50         1 2 1G
.MODEL         _U1_U5_S50 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends LV_VREF_FB_GEN_U1_U5_S50
*$
.subckt LV_VREF_FB_GEN_U1_U5_S22 1 2 3 4  
S_U1_U5_S22         3 4 1 2 _U1_U5_S22
RS_U1_U5_S22         1 2 1G
.MODEL         _U1_U5_S22 VSWITCH Roff=1e9 Ron=1 Voff=0.95 Von=1.05
.ends LV_VREF_FB_GEN_U1_U5_S22
*$
.subckt LV_MINTON_U1_U2_F2 1 2 3 4  
F_U1_U2_F2         3 4 VF_U1_U2_F2 300m
VF_U1_U2_F2         1 2 0V
.ends LV_MINTON_U1_U2_F2
*$
.subckt LV_MINTON_U1_U2_S8 1 2 3 4  
S_U1_U2_S8         3 4 1 2 _U1_U2_S8
RS_U1_U2_S8         1 2 1G
.MODEL         _U1_U2_S8 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S8
*$
.subckt LV_MINTON_U1_U2_S3 1 2 3 4  
S_U1_U2_S3         3 4 1 2 _U1_U2_S3
RS_U1_U2_S3         1 2 1G
.MODEL         _U1_U2_S3 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S3
*$
.subckt LV_MINTON_U1_U2_S6 1 2 3 4  
S_U1_U2_S6         3 4 1 2 _U1_U2_S6
RS_U1_U2_S6         1 2 1G
.MODEL         _U1_U2_S6 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S6
*$
.subckt LV_MINTON_U1_U2_S1 1 2 3 4  
S_U1_U2_S1         3 4 1 2 _U1_U2_S1
RS_U1_U2_S1         1 2 1G
.MODEL         _U1_U2_S1 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S1
*$
.subckt LV_MINTON_U1_U2_F3 1 2 3 4  
F_U1_U2_F3         3 4 VF_U1_U2_F3 300m
VF_U1_U2_F3         1 2 0V
.ends LV_MINTON_U1_U2_F3
*$
.subckt LV_MINTON_U1_U2_S5 1 2 3 4  
S_U1_U2_S5         3 4 1 2 _U1_U2_S5
RS_U1_U2_S5         1 2 1G
.MODEL         _U1_U2_S5 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S5
*$
.subckt LV_MINTON_U1_U2_S7 1 2 3 4  
S_U1_U2_S7         3 4 1 2 _U1_U2_S7
RS_U1_U2_S7         1 2 1G
.MODEL         _U1_U2_S7 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S7
*$
.subckt LV_MINTON_U1_U2_S2 1 2 3 4  
S_U1_U2_S2         3 4 1 2 _U1_U2_S2
RS_U1_U2_S2         1 2 1G
.MODEL         _U1_U2_S2 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S2
*$
.subckt LV_MINTON_U1_U2_F1 1 2 3 4  
F_U1_U2_F1         3 4 VF_U1_U2_F1 600m
VF_U1_U2_F1         1 2 0V
.ends LV_MINTON_U1_U2_F1
*$
.subckt LV_MINTON_U1_U2_S4 1 2 3 4  
S_U1_U2_S4         3 4 1 2 _U1_U2_S4
RS_U1_U2_S4         1 2 1G
.MODEL         _U1_U2_S4 VSWITCH Roff=1e12 Ron=100m Voff=0.95 Von=1.05
.ends LV_MINTON_U1_U2_S4
*$
.subckt LV_PWR_STG_U1_U3_H2 1 2 3 4  
H_U1_U3_H2         3 4 VH_U1_U3_H2 -1
VH_U1_U3_H2         1 2 0V
.ends LV_PWR_STG_U1_U3_H2
*$
.subckt MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S1 1 2 3 4  
S_U1_U3_MULTI_LEVEL_DRIVER1_S1         3 4 1 2 _U1_U3_MULTI_LEVEL_DRIVER1_S1
RS_U1_U3_MULTI_LEVEL_DRIVER1_S1         1 2 1G
.MODEL         _U1_U3_MULTI_LEVEL_DRIVER1_S1 VSWITCH Roff=1e9 Ron=1 Voff=1.45
+  Von=1.55
.ends MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S1
*$
.subckt MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S2 1 2 3 4  
S_U1_U3_MULTI_LEVEL_DRIVER1_S2         3 4 1 2 _U1_U3_MULTI_LEVEL_DRIVER1_S2
RS_U1_U3_MULTI_LEVEL_DRIVER1_S2         1 2 1G
.MODEL         _U1_U3_MULTI_LEVEL_DRIVER1_S2 VSWITCH Roff=1e9 Ron=1 Voff=1.55
+  Von=1.45
.ends MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER1_S2
*$
.subckt LV_PWR_STG_U1_U3_H1 1 2 3 4  
H_U1_U3_H1         3 4 VH_U1_U3_H1 1
VH_U1_U3_H1         1 2 0V
.ends LV_PWR_STG_U1_U3_H1
*$
.subckt LV_PWR_STG_U1_U3_S4 1 2 3 4  
S_U1_U3_S4         3 4 1 2 _U1_U3_S4
RS_U1_U3_S4         1 2 1G
.MODEL         _U1_U3_S4 VSWITCH Roff=1e8 Ron=0.022 Voff=0.75 Von=0.85
.ends LV_PWR_STG_U1_U3_S4
*$
.subckt MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S1 1 2 3 4  
S_U1_U3_MULTI_LEVEL_DRIVER_S1         3 4 1 2 _U1_U3_MULTI_LEVEL_DRIVER_S1
RS_U1_U3_MULTI_LEVEL_DRIVER_S1         1 2 1G
.MODEL         _U1_U3_MULTI_LEVEL_DRIVER_S1 VSWITCH Roff=1e9 Ron=1 Voff=1.45
+  Von=1.55
.ends MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S1
*$
.subckt MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S2 1 2 3 4  
S_U1_U3_MULTI_LEVEL_DRIVER_S2         3 4 1 2 _U1_U3_MULTI_LEVEL_DRIVER_S2
RS_U1_U3_MULTI_LEVEL_DRIVER_S2         1 2 1G
.MODEL         _U1_U3_MULTI_LEVEL_DRIVER_S2 VSWITCH Roff=1e9 Ron=1 Voff=1.55
+  Von=1.45
.ends MULTI_LEVEL_DRIVER_U1_U3_MULTI_LEVEL_DRIVER_S2
*$
.subckt LV_PWR_STG_U1_U3_S3 1 2 3 4  
S_U1_U3_S3         3 4 1 2 _U1_U3_S3
RS_U1_U3_S3         1 2 1G
.MODEL         _U1_U3_S3 VSWITCH Roff=1e8 Ron=0.062 Voff=0.75 Von=0.85
.ends LV_PWR_STG_U1_U3_S3
*$
.subckt LV_SCONF_R2D_U1_U4_S1 1 2 3 4  
S_U1_U4_S1         3 4 1 2 _U1_U4_S1
RS_U1_U4_S1         1 2 1G
.MODEL         _U1_U4_S1 VSWITCH Roff=100G Ron=1.0 Voff=0.9 Von=1.0V
.ends LV_SCONF_R2D_U1_U4_S1
*$
.subckt one_shot in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+09
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 15n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 20n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.01
.ends dffsr_rhpbasic_gen
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.model D_Dideal d
+ is=1e-15
+ tt=1e-11
+ rs=0.01
+ n=0.01
*$
.model D_D_0p2 d
+ is=1e-15
+ tt=1e-11
+ rs=0.01
+ n=0.3
*$
.model D_D1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.01
+ n=0.01
*$
.model D_body d
+ is=1e-15
+ tt=1e-11
+ rs=0.02294
+ n=0.93857
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 10p
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR4_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 10p
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 10p
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_NEW Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  1n IC={IC} 
C_C2         0 QB  1n  
E_ABM5         N00055 0 VALUE { if(v(R) >{THRESH},{VSS},if(v(S)>{THRESH},{VDD},
+  V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHRHP_BASIC_NEW
*$
.SUBCKT SRLATCHSHP_BASIC_NEW Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  1n IC={IC} 
C_C2         0 QB  1n  
E_ABM5         N00055 0 VALUE { if(v(S) >{THRESH},{VDD},if(v(R)>{THRESH},{VSS},
+  V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHSHP_BASIC_NEW
*$
.SUBCKT SRLATCHNOP_BASIC_NEW  Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  10p IC={IC} 
C_C2         0 QB 10p  
E_ABM5         N00055 0 VALUE { if(v(R) >{THRESH}& v(S)<{THRESH},{VSS},
+ if(v(S)>{THRESH} & v(R)<{THRESH},{VDD},V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHNOP_BASIC_NEW 
*$
.subckt ONE_SHOT_TRANS_S26 1 2 3 4  
S_S26         3 4 1 2 _S26
RS_S26         1 2 1G
.MODEL         _S26 VSWITCH Roff=10e9 Ron=10u Voff=0.4 Von=0.6
.ends ONE_SHOT_TRANS_S26
*$
.SUBCKT Rising_Falling_edge_delay Falling_edge_delay Input_signal
+  Rising_edge_delay PARAMS: Rising_Edge_Delay=0 Falling_Edge_Delay=0
X_U20         INPUT_SIGNAL N00998 d_d1_REFE
R_R2         INPUT_SIGNAL N00998  1.443  
X_U16         N00150 Rising_edge_delay BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_C2         0 N00998  {Falling_Edge_Delay}  
X_U17         N00998 Falling_edge_delay BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U19         N00150 INPUT_SIGNAL d_d1_REFE
R_R1         INPUT_SIGNAL N00150  1.443  
C_C1         0 N00150  {Rising_Edge_Delay}  
.ENDS Rising_Falling_edge_delay
*$
.subckt d_d1_REFE 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends d_d1_REFE
*$
.SUBCKT NAND3_BASIC_GEN_NoDelay A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NAND3_BASIC_GEN_NoDelay
*$
.SUBCKT OR2_BASIC_GEN_NoDelay A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR2_BASIC_GEN_NoDelay
*$
.SUBCKT AND2_BASIC_GEN_NoDelay A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND2_BASIC_GEN_NoDelay
*$
.SUBCKT OR3_BASIC_GEN_NoDelay A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR3_BASIC_GEN_NoDelay
*$
.SUBCKT INV_BASIC_GEN_NoDelay A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS INV_BASIC_GEN_NoDelay
*$
.SUBCKT AND3_BASIC_GEN_NoDelay A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND3_BASIC_GEN_NoDelay
*$
.SUBCKT AND4_BASIC_GEN_NoDelay A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS AND4_BASIC_GEN_NoDelay
*$
.SUBCKT NAND2_BASIC_GEN_NoDelay A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS NAND2_BASIC_GEN_NoDelay
*$
.SUBCKT OR4_BASIC_GEN_NoDelay A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 10p
.ENDS OR4_BASIC_GEN_NoDelay
*$
.SUBCKT CESR IN OUT
+ PARAMS:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L             IN 1  {L} IC={IC} 
RDCR	1 OUT {DCR}
.ENDS LDCR
*$