// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _batch_align2D_HH_
#define _batch_align2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_inverse_hess_3.h"
#include "compute_inverse_hess_2.h"
#include "compute_inverse_hess_1.h"
#include "compute_inverse_hess.h"
#include "batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.h"
#include "batch_align2D_sitofp_32ns_32_3_1.h"
#include "batch_align2D_mux_366_32_1_1.h"
#include "batch_align2D_pyr_data.h"
#include "batch_align2D_ctrl_s_axi.h"
#include "batch_align2D_param_s_axi.h"
#include "batch_align2D_pyr_m_axi.h"
#include "batch_align2D_patches_m_axi.h"
#include "batch_align2D_pos_r_m_axi.h"
#include "batch_align2D_debug_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_PYR_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PYR_ID_WIDTH = 1,
         unsigned int C_M_AXI_PYR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PYR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PATCHES_ID_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PATCHES_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_POS_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_POS_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_DEBUG_ID_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DEBUG_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_PARAM_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_PARAM_DATA_WIDTH = 32>
struct batch_align2D : public sc_module {
    // Port declarations 217
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_pyr_AWVALID;
    sc_in< sc_logic > m_axi_pyr_AWREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_AWADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_AWID;
    sc_out< sc_lv<8> > m_axi_pyr_AWLEN;
    sc_out< sc_lv<3> > m_axi_pyr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_AWBURST;
    sc_out< sc_lv<2> > m_axi_pyr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_AWPROT;
    sc_out< sc_lv<4> > m_axi_pyr_AWQOS;
    sc_out< sc_lv<4> > m_axi_pyr_AWREGION;
    sc_out< sc_uint<C_M_AXI_PYR_AWUSER_WIDTH> > m_axi_pyr_AWUSER;
    sc_out< sc_logic > m_axi_pyr_WVALID;
    sc_in< sc_logic > m_axi_pyr_WREADY;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_WDATA;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH/8> > m_axi_pyr_WSTRB;
    sc_out< sc_logic > m_axi_pyr_WLAST;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_WID;
    sc_out< sc_uint<C_M_AXI_PYR_WUSER_WIDTH> > m_axi_pyr_WUSER;
    sc_out< sc_logic > m_axi_pyr_ARVALID;
    sc_in< sc_logic > m_axi_pyr_ARREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_ARADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_ARID;
    sc_out< sc_lv<8> > m_axi_pyr_ARLEN;
    sc_out< sc_lv<3> > m_axi_pyr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_ARBURST;
    sc_out< sc_lv<2> > m_axi_pyr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_ARPROT;
    sc_out< sc_lv<4> > m_axi_pyr_ARQOS;
    sc_out< sc_lv<4> > m_axi_pyr_ARREGION;
    sc_out< sc_uint<C_M_AXI_PYR_ARUSER_WIDTH> > m_axi_pyr_ARUSER;
    sc_in< sc_logic > m_axi_pyr_RVALID;
    sc_out< sc_logic > m_axi_pyr_RREADY;
    sc_in< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_RDATA;
    sc_in< sc_logic > m_axi_pyr_RLAST;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_RID;
    sc_in< sc_uint<C_M_AXI_PYR_RUSER_WIDTH> > m_axi_pyr_RUSER;
    sc_in< sc_lv<2> > m_axi_pyr_RRESP;
    sc_in< sc_logic > m_axi_pyr_BVALID;
    sc_out< sc_logic > m_axi_pyr_BREADY;
    sc_in< sc_lv<2> > m_axi_pyr_BRESP;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_BID;
    sc_in< sc_uint<C_M_AXI_PYR_BUSER_WIDTH> > m_axi_pyr_BUSER;
    sc_out< sc_logic > m_axi_patches_AWVALID;
    sc_in< sc_logic > m_axi_patches_AWREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_AWADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_AWID;
    sc_out< sc_lv<8> > m_axi_patches_AWLEN;
    sc_out< sc_lv<3> > m_axi_patches_AWSIZE;
    sc_out< sc_lv<2> > m_axi_patches_AWBURST;
    sc_out< sc_lv<2> > m_axi_patches_AWLOCK;
    sc_out< sc_lv<4> > m_axi_patches_AWCACHE;
    sc_out< sc_lv<3> > m_axi_patches_AWPROT;
    sc_out< sc_lv<4> > m_axi_patches_AWQOS;
    sc_out< sc_lv<4> > m_axi_patches_AWREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_AWUSER_WIDTH> > m_axi_patches_AWUSER;
    sc_out< sc_logic > m_axi_patches_WVALID;
    sc_in< sc_logic > m_axi_patches_WREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_WDATA;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH/8> > m_axi_patches_WSTRB;
    sc_out< sc_logic > m_axi_patches_WLAST;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_WID;
    sc_out< sc_uint<C_M_AXI_PATCHES_WUSER_WIDTH> > m_axi_patches_WUSER;
    sc_out< sc_logic > m_axi_patches_ARVALID;
    sc_in< sc_logic > m_axi_patches_ARREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_ARADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_ARID;
    sc_out< sc_lv<8> > m_axi_patches_ARLEN;
    sc_out< sc_lv<3> > m_axi_patches_ARSIZE;
    sc_out< sc_lv<2> > m_axi_patches_ARBURST;
    sc_out< sc_lv<2> > m_axi_patches_ARLOCK;
    sc_out< sc_lv<4> > m_axi_patches_ARCACHE;
    sc_out< sc_lv<3> > m_axi_patches_ARPROT;
    sc_out< sc_lv<4> > m_axi_patches_ARQOS;
    sc_out< sc_lv<4> > m_axi_patches_ARREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_ARUSER_WIDTH> > m_axi_patches_ARUSER;
    sc_in< sc_logic > m_axi_patches_RVALID;
    sc_out< sc_logic > m_axi_patches_RREADY;
    sc_in< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_RDATA;
    sc_in< sc_logic > m_axi_patches_RLAST;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_RID;
    sc_in< sc_uint<C_M_AXI_PATCHES_RUSER_WIDTH> > m_axi_patches_RUSER;
    sc_in< sc_lv<2> > m_axi_patches_RRESP;
    sc_in< sc_logic > m_axi_patches_BVALID;
    sc_out< sc_logic > m_axi_patches_BREADY;
    sc_in< sc_lv<2> > m_axi_patches_BRESP;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_BID;
    sc_in< sc_uint<C_M_AXI_PATCHES_BUSER_WIDTH> > m_axi_patches_BUSER;
    sc_out< sc_logic > m_axi_pos_r_AWVALID;
    sc_in< sc_logic > m_axi_pos_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_AWID;
    sc_out< sc_lv<8> > m_axi_pos_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_AWUSER_WIDTH> > m_axi_pos_r_AWUSER;
    sc_out< sc_logic > m_axi_pos_r_WVALID;
    sc_in< sc_logic > m_axi_pos_r_WREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_WDATA;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH/8> > m_axi_pos_r_WSTRB;
    sc_out< sc_logic > m_axi_pos_r_WLAST;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_WID;
    sc_out< sc_uint<C_M_AXI_POS_R_WUSER_WIDTH> > m_axi_pos_r_WUSER;
    sc_out< sc_logic > m_axi_pos_r_ARVALID;
    sc_in< sc_logic > m_axi_pos_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_ARID;
    sc_out< sc_lv<8> > m_axi_pos_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_ARUSER_WIDTH> > m_axi_pos_r_ARUSER;
    sc_in< sc_logic > m_axi_pos_r_RVALID;
    sc_out< sc_logic > m_axi_pos_r_RREADY;
    sc_in< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_RDATA;
    sc_in< sc_logic > m_axi_pos_r_RLAST;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_RID;
    sc_in< sc_uint<C_M_AXI_POS_R_RUSER_WIDTH> > m_axi_pos_r_RUSER;
    sc_in< sc_lv<2> > m_axi_pos_r_RRESP;
    sc_in< sc_logic > m_axi_pos_r_BVALID;
    sc_out< sc_logic > m_axi_pos_r_BREADY;
    sc_in< sc_lv<2> > m_axi_pos_r_BRESP;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_BID;
    sc_in< sc_uint<C_M_AXI_POS_R_BUSER_WIDTH> > m_axi_pos_r_BUSER;
    sc_out< sc_logic > m_axi_debug_AWVALID;
    sc_in< sc_logic > m_axi_debug_AWREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_AWADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_AWID;
    sc_out< sc_lv<8> > m_axi_debug_AWLEN;
    sc_out< sc_lv<3> > m_axi_debug_AWSIZE;
    sc_out< sc_lv<2> > m_axi_debug_AWBURST;
    sc_out< sc_lv<2> > m_axi_debug_AWLOCK;
    sc_out< sc_lv<4> > m_axi_debug_AWCACHE;
    sc_out< sc_lv<3> > m_axi_debug_AWPROT;
    sc_out< sc_lv<4> > m_axi_debug_AWQOS;
    sc_out< sc_lv<4> > m_axi_debug_AWREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_AWUSER_WIDTH> > m_axi_debug_AWUSER;
    sc_out< sc_logic > m_axi_debug_WVALID;
    sc_in< sc_logic > m_axi_debug_WREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_WDATA;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH/8> > m_axi_debug_WSTRB;
    sc_out< sc_logic > m_axi_debug_WLAST;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_WID;
    sc_out< sc_uint<C_M_AXI_DEBUG_WUSER_WIDTH> > m_axi_debug_WUSER;
    sc_out< sc_logic > m_axi_debug_ARVALID;
    sc_in< sc_logic > m_axi_debug_ARREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_ARADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_ARID;
    sc_out< sc_lv<8> > m_axi_debug_ARLEN;
    sc_out< sc_lv<3> > m_axi_debug_ARSIZE;
    sc_out< sc_lv<2> > m_axi_debug_ARBURST;
    sc_out< sc_lv<2> > m_axi_debug_ARLOCK;
    sc_out< sc_lv<4> > m_axi_debug_ARCACHE;
    sc_out< sc_lv<3> > m_axi_debug_ARPROT;
    sc_out< sc_lv<4> > m_axi_debug_ARQOS;
    sc_out< sc_lv<4> > m_axi_debug_ARREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_ARUSER_WIDTH> > m_axi_debug_ARUSER;
    sc_in< sc_logic > m_axi_debug_RVALID;
    sc_out< sc_logic > m_axi_debug_RREADY;
    sc_in< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_RDATA;
    sc_in< sc_logic > m_axi_debug_RLAST;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_RID;
    sc_in< sc_uint<C_M_AXI_DEBUG_RUSER_WIDTH> > m_axi_debug_RUSER;
    sc_in< sc_lv<2> > m_axi_debug_RRESP;
    sc_in< sc_logic > m_axi_debug_BVALID;
    sc_out< sc_logic > m_axi_debug_BREADY;
    sc_in< sc_lv<2> > m_axi_debug_BRESP;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_BID;
    sc_in< sc_uint<C_M_AXI_DEBUG_BUSER_WIDTH> > m_axi_debug_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_param_AWVALID;
    sc_out< sc_logic > s_axi_param_AWREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_AWADDR;
    sc_in< sc_logic > s_axi_param_WVALID;
    sc_out< sc_logic > s_axi_param_WREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_WDATA;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH/8> > s_axi_param_WSTRB;
    sc_in< sc_logic > s_axi_param_ARVALID;
    sc_out< sc_logic > s_axi_param_ARREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_ARADDR;
    sc_out< sc_logic > s_axi_param_RVALID;
    sc_in< sc_logic > s_axi_param_RREADY;
    sc_out< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_RDATA;
    sc_out< sc_lv<2> > s_axi_param_RRESP;
    sc_out< sc_logic > s_axi_param_BVALID;
    sc_in< sc_logic > s_axi_param_BREADY;
    sc_out< sc_lv<2> > s_axi_param_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const13;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<4> > ap_var_for_const12;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    batch_align2D(sc_module_name name);
    SC_HAS_PROCESS(batch_align2D);

    ~batch_align2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    batch_align2D_pyr_data* pyr_data_U;
    batch_align2D_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* batch_align2D_ctrl_s_axi_U;
    batch_align2D_param_s_axi<C_S_AXI_PARAM_ADDR_WIDTH,C_S_AXI_PARAM_DATA_WIDTH>* batch_align2D_param_s_axi_U;
    batch_align2D_pyr_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PYR_ID_WIDTH,C_M_AXI_PYR_ADDR_WIDTH,C_M_AXI_PYR_DATA_WIDTH,C_M_AXI_PYR_AWUSER_WIDTH,C_M_AXI_PYR_ARUSER_WIDTH,C_M_AXI_PYR_WUSER_WIDTH,C_M_AXI_PYR_RUSER_WIDTH,C_M_AXI_PYR_BUSER_WIDTH,C_M_AXI_PYR_USER_VALUE,C_M_AXI_PYR_PROT_VALUE,C_M_AXI_PYR_CACHE_VALUE>* batch_align2D_pyr_m_axi_U;
    batch_align2D_patches_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PATCHES_ID_WIDTH,C_M_AXI_PATCHES_ADDR_WIDTH,C_M_AXI_PATCHES_DATA_WIDTH,C_M_AXI_PATCHES_AWUSER_WIDTH,C_M_AXI_PATCHES_ARUSER_WIDTH,C_M_AXI_PATCHES_WUSER_WIDTH,C_M_AXI_PATCHES_RUSER_WIDTH,C_M_AXI_PATCHES_BUSER_WIDTH,C_M_AXI_PATCHES_USER_VALUE,C_M_AXI_PATCHES_PROT_VALUE,C_M_AXI_PATCHES_CACHE_VALUE>* batch_align2D_patches_m_axi_U;
    batch_align2D_pos_r_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_POS_R_ID_WIDTH,C_M_AXI_POS_R_ADDR_WIDTH,C_M_AXI_POS_R_DATA_WIDTH,C_M_AXI_POS_R_AWUSER_WIDTH,C_M_AXI_POS_R_ARUSER_WIDTH,C_M_AXI_POS_R_WUSER_WIDTH,C_M_AXI_POS_R_RUSER_WIDTH,C_M_AXI_POS_R_BUSER_WIDTH,C_M_AXI_POS_R_USER_VALUE,C_M_AXI_POS_R_PROT_VALUE,C_M_AXI_POS_R_CACHE_VALUE>* batch_align2D_pos_r_m_axi_U;
    batch_align2D_debug_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_DEBUG_ID_WIDTH,C_M_AXI_DEBUG_ADDR_WIDTH,C_M_AXI_DEBUG_DATA_WIDTH,C_M_AXI_DEBUG_AWUSER_WIDTH,C_M_AXI_DEBUG_ARUSER_WIDTH,C_M_AXI_DEBUG_WUSER_WIDTH,C_M_AXI_DEBUG_RUSER_WIDTH,C_M_AXI_DEBUG_BUSER_WIDTH,C_M_AXI_DEBUG_USER_VALUE,C_M_AXI_DEBUG_PROT_VALUE,C_M_AXI_DEBUG_CACHE_VALUE>* batch_align2D_debug_m_axi_U;
    compute_inverse_hess_3* grp_compute_inverse_hess_3_fu_4698;
    compute_inverse_hess_2* grp_compute_inverse_hess_2_fu_4802;
    compute_inverse_hess_1* grp_compute_inverse_hess_1_fu_4906;
    compute_inverse_hess* grp_compute_inverse_hess_fu_5010;
    batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495;
    batch_align2D_sitofp_32ns_32_3_1<1,3,32,32>* batch_align2D_sitofp_32ns_32_3_1_U496;
    batch_align2D_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* batch_align2D_mux_366_32_1_1_U497;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<55> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > pyr_data_ptr;
    sc_signal< sc_lv<16> > img_w;
    sc_signal< sc_lv<16> > img_h;
    sc_signal< sc_lv<64> > ref_patch_with_border_ptr;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr;
    sc_signal< sc_lv<128> > levels;
    sc_signal< sc_logic > converged_ap_vld;
    sc_signal< sc_lv<32> > n_iter;
    sc_signal< sc_lv<1> > transfer_pyr;
    sc_signal< sc_lv<64> > inv_out;
    sc_signal< sc_lv<19> > pyr_data_address0;
    sc_signal< sc_logic > pyr_data_ce0;
    sc_signal< sc_logic > pyr_data_we0;
    sc_signal< sc_lv<8> > pyr_data_q0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_399;
    sc_signal< sc_lv<8> > ref_patch_with_borde_400;
    sc_signal< sc_lv<8> > ref_patch_with_borde_411;
    sc_signal< sc_lv<8> > ref_patch_with_borde_422;
    sc_signal< sc_lv<8> > ref_patch_with_borde_433;
    sc_signal< sc_lv<8> > ref_patch_with_borde_444;
    sc_signal< sc_lv<8> > ref_patch_with_borde_455;
    sc_signal< sc_lv<8> > ref_patch_with_borde_466;
    sc_signal< sc_lv<8> > ref_patch_with_borde_477;
    sc_signal< sc_lv<8> > ref_patch_with_borde_488;
    sc_signal< sc_lv<8> > ref_patch_with_borde_401;
    sc_signal< sc_lv<8> > ref_patch_with_borde_402;
    sc_signal< sc_lv<8> > ref_patch_with_borde_403;
    sc_signal< sc_lv<8> > ref_patch_with_borde_404;
    sc_signal< sc_lv<8> > ref_patch_with_borde_405;
    sc_signal< sc_lv<8> > ref_patch_with_borde_406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_407;
    sc_signal< sc_lv<8> > ref_patch_with_borde_408;
    sc_signal< sc_lv<8> > ref_patch_with_borde_409;
    sc_signal< sc_lv<8> > ref_patch_with_borde_410;
    sc_signal< sc_lv<8> > ref_patch_with_borde_412;
    sc_signal< sc_lv<8> > ref_patch_with_borde_413;
    sc_signal< sc_lv<8> > ref_patch_with_borde_414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_415;
    sc_signal< sc_lv<8> > ref_patch_with_borde_416;
    sc_signal< sc_lv<8> > ref_patch_with_borde_417;
    sc_signal< sc_lv<8> > ref_patch_with_borde_418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_419;
    sc_signal< sc_lv<8> > ref_patch_with_borde_420;
    sc_signal< sc_lv<8> > ref_patch_with_borde_421;
    sc_signal< sc_lv<8> > ref_patch_with_borde_423;
    sc_signal< sc_lv<8> > ref_patch_with_borde_424;
    sc_signal< sc_lv<8> > ref_patch_with_borde_425;
    sc_signal< sc_lv<8> > ref_patch_with_borde_426;
    sc_signal< sc_lv<8> > ref_patch_with_borde_427;
    sc_signal< sc_lv<8> > ref_patch_with_borde_428;
    sc_signal< sc_lv<8> > ref_patch_with_borde_429;
    sc_signal< sc_lv<8> > ref_patch_with_borde_430;
    sc_signal< sc_lv<8> > ref_patch_with_borde_431;
    sc_signal< sc_lv<8> > ref_patch_with_borde_432;
    sc_signal< sc_lv<8> > ref_patch_with_borde_434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_435;
    sc_signal< sc_lv<8> > ref_patch_with_borde_436;
    sc_signal< sc_lv<8> > ref_patch_with_borde_437;
    sc_signal< sc_lv<8> > ref_patch_with_borde_438;
    sc_signal< sc_lv<8> > ref_patch_with_borde_439;
    sc_signal< sc_lv<8> > ref_patch_with_borde_440;
    sc_signal< sc_lv<8> > ref_patch_with_borde_441;
    sc_signal< sc_lv<8> > ref_patch_with_borde_442;
    sc_signal< sc_lv<8> > ref_patch_with_borde_443;
    sc_signal< sc_lv<8> > ref_patch_with_borde_445;
    sc_signal< sc_lv<8> > ref_patch_with_borde_446;
    sc_signal< sc_lv<8> > ref_patch_with_borde_447;
    sc_signal< sc_lv<8> > ref_patch_with_borde_448;
    sc_signal< sc_lv<8> > ref_patch_with_borde_449;
    sc_signal< sc_lv<8> > ref_patch_with_borde_450;
    sc_signal< sc_lv<8> > ref_patch_with_borde_451;
    sc_signal< sc_lv<8> > ref_patch_with_borde_452;
    sc_signal< sc_lv<8> > ref_patch_with_borde_453;
    sc_signal< sc_lv<8> > ref_patch_with_borde_454;
    sc_signal< sc_lv<8> > ref_patch_with_borde_456;
    sc_signal< sc_lv<8> > ref_patch_with_borde_457;
    sc_signal< sc_lv<8> > ref_patch_with_borde_458;
    sc_signal< sc_lv<8> > ref_patch_with_borde_459;
    sc_signal< sc_lv<8> > ref_patch_with_borde_460;
    sc_signal< sc_lv<8> > ref_patch_with_borde_461;
    sc_signal< sc_lv<8> > ref_patch_with_borde_462;
    sc_signal< sc_lv<8> > ref_patch_with_borde_463;
    sc_signal< sc_lv<8> > ref_patch_with_borde_464;
    sc_signal< sc_lv<8> > ref_patch_with_borde_465;
    sc_signal< sc_lv<8> > ref_patch_with_borde_467;
    sc_signal< sc_lv<8> > ref_patch_with_borde_468;
    sc_signal< sc_lv<8> > ref_patch_with_borde_469;
    sc_signal< sc_lv<8> > ref_patch_with_borde_470;
    sc_signal< sc_lv<8> > ref_patch_with_borde_471;
    sc_signal< sc_lv<8> > ref_patch_with_borde_472;
    sc_signal< sc_lv<8> > ref_patch_with_borde_473;
    sc_signal< sc_lv<8> > ref_patch_with_borde_474;
    sc_signal< sc_lv<8> > ref_patch_with_borde_475;
    sc_signal< sc_lv<8> > ref_patch_with_borde_476;
    sc_signal< sc_lv<8> > ref_patch_with_borde_478;
    sc_signal< sc_lv<8> > ref_patch_with_borde_479;
    sc_signal< sc_lv<8> > ref_patch_with_borde_480;
    sc_signal< sc_lv<8> > ref_patch_with_borde_481;
    sc_signal< sc_lv<8> > ref_patch_with_borde_482;
    sc_signal< sc_lv<8> > ref_patch_with_borde_483;
    sc_signal< sc_lv<8> > ref_patch_with_borde_484;
    sc_signal< sc_lv<8> > ref_patch_with_borde_485;
    sc_signal< sc_lv<8> > ref_patch_with_borde_486;
    sc_signal< sc_lv<8> > ref_patch_with_borde_487;
    sc_signal< sc_lv<8> > ref_patch_with_borde_489;
    sc_signal< sc_lv<8> > ref_patch_with_borde_490;
    sc_signal< sc_lv<8> > ref_patch_with_borde_491;
    sc_signal< sc_lv<8> > ref_patch_with_borde_492;
    sc_signal< sc_lv<8> > ref_patch_with_borde_493;
    sc_signal< sc_lv<8> > ref_patch_with_borde_494;
    sc_signal< sc_lv<8> > ref_patch_with_borde_495;
    sc_signal< sc_lv<8> > ref_patch_with_borde_496;
    sc_signal< sc_lv<8> > ref_patch_with_borde_497;
    sc_signal< sc_lv<8> > ref_patch_with_borde_498;
    sc_signal< sc_lv<8> > ref_patch_with_borde_499;
    sc_signal< sc_lv<8> > ref_patch_with_borde_500;
    sc_signal< sc_lv<8> > ref_patch_with_borde_511;
    sc_signal< sc_lv<8> > ref_patch_with_borde_522;
    sc_signal< sc_lv<8> > ref_patch_with_borde_533;
    sc_signal< sc_lv<8> > ref_patch_with_borde_544;
    sc_signal< sc_lv<8> > ref_patch_with_borde_555;
    sc_signal< sc_lv<8> > ref_patch_with_borde_566;
    sc_signal< sc_lv<8> > ref_patch_with_borde_577;
    sc_signal< sc_lv<8> > ref_patch_with_borde_588;
    sc_signal< sc_lv<8> > ref_patch_with_borde_501;
    sc_signal< sc_lv<8> > ref_patch_with_borde_502;
    sc_signal< sc_lv<8> > ref_patch_with_borde_503;
    sc_signal< sc_lv<8> > ref_patch_with_borde_504;
    sc_signal< sc_lv<8> > ref_patch_with_borde_505;
    sc_signal< sc_lv<8> > ref_patch_with_borde_506;
    sc_signal< sc_lv<8> > ref_patch_with_borde_507;
    sc_signal< sc_lv<8> > ref_patch_with_borde_508;
    sc_signal< sc_lv<8> > ref_patch_with_borde_509;
    sc_signal< sc_lv<8> > ref_patch_with_borde_510;
    sc_signal< sc_lv<8> > ref_patch_with_borde_512;
    sc_signal< sc_lv<8> > ref_patch_with_borde_513;
    sc_signal< sc_lv<8> > ref_patch_with_borde_514;
    sc_signal< sc_lv<8> > ref_patch_with_borde_515;
    sc_signal< sc_lv<8> > ref_patch_with_borde_516;
    sc_signal< sc_lv<8> > ref_patch_with_borde_517;
    sc_signal< sc_lv<8> > ref_patch_with_borde_518;
    sc_signal< sc_lv<8> > ref_patch_with_borde_519;
    sc_signal< sc_lv<8> > ref_patch_with_borde_520;
    sc_signal< sc_lv<8> > ref_patch_with_borde_521;
    sc_signal< sc_lv<8> > ref_patch_with_borde_523;
    sc_signal< sc_lv<8> > ref_patch_with_borde_524;
    sc_signal< sc_lv<8> > ref_patch_with_borde_525;
    sc_signal< sc_lv<8> > ref_patch_with_borde_526;
    sc_signal< sc_lv<8> > ref_patch_with_borde_527;
    sc_signal< sc_lv<8> > ref_patch_with_borde_528;
    sc_signal< sc_lv<8> > ref_patch_with_borde_529;
    sc_signal< sc_lv<8> > ref_patch_with_borde_530;
    sc_signal< sc_lv<8> > ref_patch_with_borde_531;
    sc_signal< sc_lv<8> > ref_patch_with_borde_532;
    sc_signal< sc_lv<8> > ref_patch_with_borde_534;
    sc_signal< sc_lv<8> > ref_patch_with_borde_535;
    sc_signal< sc_lv<8> > ref_patch_with_borde_536;
    sc_signal< sc_lv<8> > ref_patch_with_borde_537;
    sc_signal< sc_lv<8> > ref_patch_with_borde_538;
    sc_signal< sc_lv<8> > ref_patch_with_borde_539;
    sc_signal< sc_lv<8> > ref_patch_with_borde_540;
    sc_signal< sc_lv<8> > ref_patch_with_borde_541;
    sc_signal< sc_lv<8> > ref_patch_with_borde_542;
    sc_signal< sc_lv<8> > ref_patch_with_borde_543;
    sc_signal< sc_lv<8> > ref_patch_with_borde_545;
    sc_signal< sc_lv<8> > ref_patch_with_borde_546;
    sc_signal< sc_lv<8> > ref_patch_with_borde_547;
    sc_signal< sc_lv<8> > ref_patch_with_borde_548;
    sc_signal< sc_lv<8> > ref_patch_with_borde_549;
    sc_signal< sc_lv<8> > ref_patch_with_borde_550;
    sc_signal< sc_lv<8> > ref_patch_with_borde_551;
    sc_signal< sc_lv<8> > ref_patch_with_borde_552;
    sc_signal< sc_lv<8> > ref_patch_with_borde_553;
    sc_signal< sc_lv<8> > ref_patch_with_borde_554;
    sc_signal< sc_lv<8> > ref_patch_with_borde_556;
    sc_signal< sc_lv<8> > ref_patch_with_borde_557;
    sc_signal< sc_lv<8> > ref_patch_with_borde_558;
    sc_signal< sc_lv<8> > ref_patch_with_borde_559;
    sc_signal< sc_lv<8> > ref_patch_with_borde_560;
    sc_signal< sc_lv<8> > ref_patch_with_borde_561;
    sc_signal< sc_lv<8> > ref_patch_with_borde_562;
    sc_signal< sc_lv<8> > ref_patch_with_borde_563;
    sc_signal< sc_lv<8> > ref_patch_with_borde_564;
    sc_signal< sc_lv<8> > ref_patch_with_borde_565;
    sc_signal< sc_lv<8> > ref_patch_with_borde_567;
    sc_signal< sc_lv<8> > ref_patch_with_borde_568;
    sc_signal< sc_lv<8> > ref_patch_with_borde_569;
    sc_signal< sc_lv<8> > ref_patch_with_borde_570;
    sc_signal< sc_lv<8> > ref_patch_with_borde_571;
    sc_signal< sc_lv<8> > ref_patch_with_borde_572;
    sc_signal< sc_lv<8> > ref_patch_with_borde_573;
    sc_signal< sc_lv<8> > ref_patch_with_borde_574;
    sc_signal< sc_lv<8> > ref_patch_with_borde_575;
    sc_signal< sc_lv<8> > ref_patch_with_borde_576;
    sc_signal< sc_lv<8> > ref_patch_with_borde_578;
    sc_signal< sc_lv<8> > ref_patch_with_borde_579;
    sc_signal< sc_lv<8> > ref_patch_with_borde_580;
    sc_signal< sc_lv<8> > ref_patch_with_borde_581;
    sc_signal< sc_lv<8> > ref_patch_with_borde_582;
    sc_signal< sc_lv<8> > ref_patch_with_borde_583;
    sc_signal< sc_lv<8> > ref_patch_with_borde_584;
    sc_signal< sc_lv<8> > ref_patch_with_borde_585;
    sc_signal< sc_lv<8> > ref_patch_with_borde_586;
    sc_signal< sc_lv<8> > ref_patch_with_borde_587;
    sc_signal< sc_lv<8> > ref_patch_with_borde_589;
    sc_signal< sc_lv<8> > ref_patch_with_borde_590;
    sc_signal< sc_lv<8> > ref_patch_with_borde_591;
    sc_signal< sc_lv<8> > ref_patch_with_borde_592;
    sc_signal< sc_lv<8> > ref_patch_with_borde_593;
    sc_signal< sc_lv<8> > ref_patch_with_borde_594;
    sc_signal< sc_lv<8> > ref_patch_with_borde_595;
    sc_signal< sc_lv<8> > ref_patch_with_borde_596;
    sc_signal< sc_lv<8> > ref_patch_with_borde_597;
    sc_signal< sc_lv<8> > ref_patch_with_borde_598;
    sc_signal< sc_lv<8> > ref_patch_with_borde_599;
    sc_signal< sc_lv<8> > ref_patch_with_borde_600;
    sc_signal< sc_lv<8> > ref_patch_with_borde_611;
    sc_signal< sc_lv<8> > ref_patch_with_borde_622;
    sc_signal< sc_lv<8> > ref_patch_with_borde_633;
    sc_signal< sc_lv<8> > ref_patch_with_borde_644;
    sc_signal< sc_lv<8> > ref_patch_with_borde_655;
    sc_signal< sc_lv<8> > ref_patch_with_borde_666;
    sc_signal< sc_lv<8> > ref_patch_with_borde_677;
    sc_signal< sc_lv<8> > ref_patch_with_borde_688;
    sc_signal< sc_lv<8> > ref_patch_with_borde_601;
    sc_signal< sc_lv<8> > ref_patch_with_borde_602;
    sc_signal< sc_lv<8> > ref_patch_with_borde_603;
    sc_signal< sc_lv<8> > ref_patch_with_borde_604;
    sc_signal< sc_lv<8> > ref_patch_with_borde_605;
    sc_signal< sc_lv<8> > ref_patch_with_borde_606;
    sc_signal< sc_lv<8> > ref_patch_with_borde_607;
    sc_signal< sc_lv<8> > ref_patch_with_borde_608;
    sc_signal< sc_lv<8> > ref_patch_with_borde_609;
    sc_signal< sc_lv<8> > ref_patch_with_borde_610;
    sc_signal< sc_lv<8> > ref_patch_with_borde_612;
    sc_signal< sc_lv<8> > ref_patch_with_borde_613;
    sc_signal< sc_lv<8> > ref_patch_with_borde_614;
    sc_signal< sc_lv<8> > ref_patch_with_borde_615;
    sc_signal< sc_lv<8> > ref_patch_with_borde_616;
    sc_signal< sc_lv<8> > ref_patch_with_borde_617;
    sc_signal< sc_lv<8> > ref_patch_with_borde_618;
    sc_signal< sc_lv<8> > ref_patch_with_borde_619;
    sc_signal< sc_lv<8> > ref_patch_with_borde_620;
    sc_signal< sc_lv<8> > ref_patch_with_borde_621;
    sc_signal< sc_lv<8> > ref_patch_with_borde_623;
    sc_signal< sc_lv<8> > ref_patch_with_borde_624;
    sc_signal< sc_lv<8> > ref_patch_with_borde_625;
    sc_signal< sc_lv<8> > ref_patch_with_borde_626;
    sc_signal< sc_lv<8> > ref_patch_with_borde_627;
    sc_signal< sc_lv<8> > ref_patch_with_borde_628;
    sc_signal< sc_lv<8> > ref_patch_with_borde_629;
    sc_signal< sc_lv<8> > ref_patch_with_borde_630;
    sc_signal< sc_lv<8> > ref_patch_with_borde_631;
    sc_signal< sc_lv<8> > ref_patch_with_borde_632;
    sc_signal< sc_lv<8> > ref_patch_with_borde_634;
    sc_signal< sc_lv<8> > ref_patch_with_borde_635;
    sc_signal< sc_lv<8> > ref_patch_with_borde_636;
    sc_signal< sc_lv<8> > ref_patch_with_borde_637;
    sc_signal< sc_lv<8> > ref_patch_with_borde_638;
    sc_signal< sc_lv<8> > ref_patch_with_borde_639;
    sc_signal< sc_lv<8> > ref_patch_with_borde_640;
    sc_signal< sc_lv<8> > ref_patch_with_borde_641;
    sc_signal< sc_lv<8> > ref_patch_with_borde_642;
    sc_signal< sc_lv<8> > ref_patch_with_borde_643;
    sc_signal< sc_lv<8> > ref_patch_with_borde_645;
    sc_signal< sc_lv<8> > ref_patch_with_borde_646;
    sc_signal< sc_lv<8> > ref_patch_with_borde_647;
    sc_signal< sc_lv<8> > ref_patch_with_borde_648;
    sc_signal< sc_lv<8> > ref_patch_with_borde_649;
    sc_signal< sc_lv<8> > ref_patch_with_borde_650;
    sc_signal< sc_lv<8> > ref_patch_with_borde_651;
    sc_signal< sc_lv<8> > ref_patch_with_borde_652;
    sc_signal< sc_lv<8> > ref_patch_with_borde_653;
    sc_signal< sc_lv<8> > ref_patch_with_borde_654;
    sc_signal< sc_lv<8> > ref_patch_with_borde_656;
    sc_signal< sc_lv<8> > ref_patch_with_borde_657;
    sc_signal< sc_lv<8> > ref_patch_with_borde_658;
    sc_signal< sc_lv<8> > ref_patch_with_borde_659;
    sc_signal< sc_lv<8> > ref_patch_with_borde_660;
    sc_signal< sc_lv<8> > ref_patch_with_borde_661;
    sc_signal< sc_lv<8> > ref_patch_with_borde_662;
    sc_signal< sc_lv<8> > ref_patch_with_borde_663;
    sc_signal< sc_lv<8> > ref_patch_with_borde_664;
    sc_signal< sc_lv<8> > ref_patch_with_borde_665;
    sc_signal< sc_lv<8> > ref_patch_with_borde_667;
    sc_signal< sc_lv<8> > ref_patch_with_borde_668;
    sc_signal< sc_lv<8> > ref_patch_with_borde_669;
    sc_signal< sc_lv<8> > ref_patch_with_borde_670;
    sc_signal< sc_lv<8> > ref_patch_with_borde_671;
    sc_signal< sc_lv<8> > ref_patch_with_borde_672;
    sc_signal< sc_lv<8> > ref_patch_with_borde_673;
    sc_signal< sc_lv<8> > ref_patch_with_borde_674;
    sc_signal< sc_lv<8> > ref_patch_with_borde_675;
    sc_signal< sc_lv<8> > ref_patch_with_borde_676;
    sc_signal< sc_lv<8> > ref_patch_with_borde_678;
    sc_signal< sc_lv<8> > ref_patch_with_borde_679;
    sc_signal< sc_lv<8> > ref_patch_with_borde_680;
    sc_signal< sc_lv<8> > ref_patch_with_borde_681;
    sc_signal< sc_lv<8> > ref_patch_with_borde_682;
    sc_signal< sc_lv<8> > ref_patch_with_borde_683;
    sc_signal< sc_lv<8> > ref_patch_with_borde_684;
    sc_signal< sc_lv<8> > ref_patch_with_borde_685;
    sc_signal< sc_lv<8> > ref_patch_with_borde_686;
    sc_signal< sc_lv<8> > ref_patch_with_borde_687;
    sc_signal< sc_lv<8> > ref_patch_with_borde_689;
    sc_signal< sc_lv<8> > ref_patch_with_borde_690;
    sc_signal< sc_lv<8> > ref_patch_with_borde_691;
    sc_signal< sc_lv<8> > ref_patch_with_borde_692;
    sc_signal< sc_lv<8> > ref_patch_with_borde_693;
    sc_signal< sc_lv<8> > ref_patch_with_borde_694;
    sc_signal< sc_lv<8> > ref_patch_with_borde_695;
    sc_signal< sc_lv<8> > ref_patch_with_borde_696;
    sc_signal< sc_lv<8> > ref_patch_with_borde_697;
    sc_signal< sc_lv<8> > ref_patch_with_borde_698;
    sc_signal< sc_lv<8> > ref_patch_with_borde_99;
    sc_signal< sc_lv<8> > ref_patch_with_borde_98;
    sc_signal< sc_lv<8> > ref_patch_with_borde_87;
    sc_signal< sc_lv<8> > ref_patch_with_borde_76;
    sc_signal< sc_lv<8> > ref_patch_with_borde_65;
    sc_signal< sc_lv<8> > ref_patch_with_borde_54;
    sc_signal< sc_lv<8> > ref_patch_with_borde_43;
    sc_signal< sc_lv<8> > ref_patch_with_borde_32;
    sc_signal< sc_lv<8> > ref_patch_with_borde_21;
    sc_signal< sc_lv<8> > ref_patch_with_borde_10;
    sc_signal< sc_lv<8> > ref_patch_with_borde_97;
    sc_signal< sc_lv<8> > ref_patch_with_borde_96;
    sc_signal< sc_lv<8> > ref_patch_with_borde_95;
    sc_signal< sc_lv<8> > ref_patch_with_borde_94;
    sc_signal< sc_lv<8> > ref_patch_with_borde_93;
    sc_signal< sc_lv<8> > ref_patch_with_borde_92;
    sc_signal< sc_lv<8> > ref_patch_with_borde_91;
    sc_signal< sc_lv<8> > ref_patch_with_borde_90;
    sc_signal< sc_lv<8> > ref_patch_with_borde_89;
    sc_signal< sc_lv<8> > ref_patch_with_borde_88;
    sc_signal< sc_lv<8> > ref_patch_with_borde_86;
    sc_signal< sc_lv<8> > ref_patch_with_borde_85;
    sc_signal< sc_lv<8> > ref_patch_with_borde_84;
    sc_signal< sc_lv<8> > ref_patch_with_borde_83;
    sc_signal< sc_lv<8> > ref_patch_with_borde_82;
    sc_signal< sc_lv<8> > ref_patch_with_borde_81;
    sc_signal< sc_lv<8> > ref_patch_with_borde_80;
    sc_signal< sc_lv<8> > ref_patch_with_borde_79;
    sc_signal< sc_lv<8> > ref_patch_with_borde_78;
    sc_signal< sc_lv<8> > ref_patch_with_borde_77;
    sc_signal< sc_lv<8> > ref_patch_with_borde_75;
    sc_signal< sc_lv<8> > ref_patch_with_borde_74;
    sc_signal< sc_lv<8> > ref_patch_with_borde_73;
    sc_signal< sc_lv<8> > ref_patch_with_borde_72;
    sc_signal< sc_lv<8> > ref_patch_with_borde_71;
    sc_signal< sc_lv<8> > ref_patch_with_borde_70;
    sc_signal< sc_lv<8> > ref_patch_with_borde_69;
    sc_signal< sc_lv<8> > ref_patch_with_borde_68;
    sc_signal< sc_lv<8> > ref_patch_with_borde_67;
    sc_signal< sc_lv<8> > ref_patch_with_borde_66;
    sc_signal< sc_lv<8> > ref_patch_with_borde_64;
    sc_signal< sc_lv<8> > ref_patch_with_borde_63;
    sc_signal< sc_lv<8> > ref_patch_with_borde_62;
    sc_signal< sc_lv<8> > ref_patch_with_borde_61;
    sc_signal< sc_lv<8> > ref_patch_with_borde_60;
    sc_signal< sc_lv<8> > ref_patch_with_borde_59;
    sc_signal< sc_lv<8> > ref_patch_with_borde_58;
    sc_signal< sc_lv<8> > ref_patch_with_borde_57;
    sc_signal< sc_lv<8> > ref_patch_with_borde_56;
    sc_signal< sc_lv<8> > ref_patch_with_borde_55;
    sc_signal< sc_lv<8> > ref_patch_with_borde_53;
    sc_signal< sc_lv<8> > ref_patch_with_borde_52;
    sc_signal< sc_lv<8> > ref_patch_with_borde_51;
    sc_signal< sc_lv<8> > ref_patch_with_borde_50;
    sc_signal< sc_lv<8> > ref_patch_with_borde_49;
    sc_signal< sc_lv<8> > ref_patch_with_borde_48;
    sc_signal< sc_lv<8> > ref_patch_with_borde_47;
    sc_signal< sc_lv<8> > ref_patch_with_borde_46;
    sc_signal< sc_lv<8> > ref_patch_with_borde_45;
    sc_signal< sc_lv<8> > ref_patch_with_borde_44;
    sc_signal< sc_lv<8> > ref_patch_with_borde_42;
    sc_signal< sc_lv<8> > ref_patch_with_borde_41;
    sc_signal< sc_lv<8> > ref_patch_with_borde_40;
    sc_signal< sc_lv<8> > ref_patch_with_borde_39;
    sc_signal< sc_lv<8> > ref_patch_with_borde_38;
    sc_signal< sc_lv<8> > ref_patch_with_borde_37;
    sc_signal< sc_lv<8> > ref_patch_with_borde_36;
    sc_signal< sc_lv<8> > ref_patch_with_borde_35;
    sc_signal< sc_lv<8> > ref_patch_with_borde_34;
    sc_signal< sc_lv<8> > ref_patch_with_borde_33;
    sc_signal< sc_lv<8> > ref_patch_with_borde_31;
    sc_signal< sc_lv<8> > ref_patch_with_borde_30;
    sc_signal< sc_lv<8> > ref_patch_with_borde_29;
    sc_signal< sc_lv<8> > ref_patch_with_borde_28;
    sc_signal< sc_lv<8> > ref_patch_with_borde_27;
    sc_signal< sc_lv<8> > ref_patch_with_borde_26;
    sc_signal< sc_lv<8> > ref_patch_with_borde_25;
    sc_signal< sc_lv<8> > ref_patch_with_borde_24;
    sc_signal< sc_lv<8> > ref_patch_with_borde_23;
    sc_signal< sc_lv<8> > ref_patch_with_borde_22;
    sc_signal< sc_lv<8> > ref_patch_with_borde_20;
    sc_signal< sc_lv<8> > ref_patch_with_borde_19;
    sc_signal< sc_lv<8> > ref_patch_with_borde_18;
    sc_signal< sc_lv<8> > ref_patch_with_borde_17;
    sc_signal< sc_lv<8> > ref_patch_with_borde_16;
    sc_signal< sc_lv<8> > ref_patch_with_borde_15;
    sc_signal< sc_lv<8> > ref_patch_with_borde_14;
    sc_signal< sc_lv<8> > ref_patch_with_borde_13;
    sc_signal< sc_lv<8> > ref_patch_with_borde_12;
    sc_signal< sc_lv<8> > ref_patch_with_borde_11;
    sc_signal< sc_lv<8> > ref_patch_with_borde_9;
    sc_signal< sc_lv<8> > ref_patch_with_borde_8;
    sc_signal< sc_lv<8> > ref_patch_with_borde_7;
    sc_signal< sc_lv<8> > ref_patch_with_borde_6;
    sc_signal< sc_lv<8> > ref_patch_with_borde_5;
    sc_signal< sc_lv<8> > ref_patch_with_borde_4;
    sc_signal< sc_lv<8> > ref_patch_with_borde_3;
    sc_signal< sc_lv<8> > ref_patch_with_borde_2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1;
    sc_signal< sc_lv<8> > ref_patch_with_borde;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0;
    sc_signal< sc_logic > pyr_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > pyr_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_19778;
    sc_signal< sc_logic > patches_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > patches_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_25392;
    sc_signal< sc_logic > pos_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > pos_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > pos_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > pos_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > pos_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > exitcond5_reg_28496;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > debug_blk_n_AW;
    sc_signal< sc_logic > debug_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > debug_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_28482;
    sc_signal< sc_logic > pyr_AWREADY;
    sc_signal< sc_logic > pyr_WREADY;
    sc_signal< sc_logic > pyr_ARVALID;
    sc_signal< sc_logic > pyr_ARREADY;
    sc_signal< sc_logic > pyr_RVALID;
    sc_signal< sc_logic > pyr_RREADY;
    sc_signal< sc_lv<8> > pyr_RDATA;
    sc_signal< sc_logic > pyr_RLAST;
    sc_signal< sc_lv<1> > pyr_RID;
    sc_signal< sc_lv<1> > pyr_RUSER;
    sc_signal< sc_lv<2> > pyr_RRESP;
    sc_signal< sc_logic > pyr_BVALID;
    sc_signal< sc_lv<2> > pyr_BRESP;
    sc_signal< sc_lv<1> > pyr_BID;
    sc_signal< sc_lv<1> > pyr_BUSER;
    sc_signal< sc_logic > patches_AWREADY;
    sc_signal< sc_logic > patches_WREADY;
    sc_signal< sc_logic > patches_ARVALID;
    sc_signal< sc_logic > patches_ARREADY;
    sc_signal< sc_logic > patches_RVALID;
    sc_signal< sc_logic > patches_RREADY;
    sc_signal< sc_lv<8> > patches_RDATA;
    sc_signal< sc_logic > patches_RLAST;
    sc_signal< sc_lv<1> > patches_RID;
    sc_signal< sc_lv<1> > patches_RUSER;
    sc_signal< sc_lv<2> > patches_RRESP;
    sc_signal< sc_logic > patches_BVALID;
    sc_signal< sc_lv<2> > patches_BRESP;
    sc_signal< sc_lv<1> > patches_BID;
    sc_signal< sc_lv<1> > patches_BUSER;
    sc_signal< sc_logic > pos_r_AWVALID;
    sc_signal< sc_logic > pos_r_AWREADY;
    sc_signal< sc_lv<64> > pos_r_AWADDR;
    sc_signal< sc_lv<32> > pos_r_AWLEN;
    sc_signal< sc_logic > pos_r_WVALID;
    sc_signal< sc_logic > pos_r_WREADY;
    sc_signal< sc_lv<32> > pos_r_WDATA;
    sc_signal< sc_logic > pos_r_ARVALID;
    sc_signal< sc_logic > pos_r_ARREADY;
    sc_signal< sc_logic > pos_r_RVALID;
    sc_signal< sc_logic > pos_r_RREADY;
    sc_signal< sc_lv<32> > pos_r_RDATA;
    sc_signal< sc_logic > pos_r_RLAST;
    sc_signal< sc_lv<1> > pos_r_RID;
    sc_signal< sc_lv<1> > pos_r_RUSER;
    sc_signal< sc_lv<2> > pos_r_RRESP;
    sc_signal< sc_logic > pos_r_BVALID;
    sc_signal< sc_logic > pos_r_BREADY;
    sc_signal< sc_lv<2> > pos_r_BRESP;
    sc_signal< sc_lv<1> > pos_r_BID;
    sc_signal< sc_lv<1> > pos_r_BUSER;
    sc_signal< sc_logic > debug_AWVALID;
    sc_signal< sc_logic > debug_AWREADY;
    sc_signal< sc_logic > debug_WVALID;
    sc_signal< sc_logic > debug_WREADY;
    sc_signal< sc_logic > debug_ARREADY;
    sc_signal< sc_logic > debug_RVALID;
    sc_signal< sc_lv<32> > debug_RDATA;
    sc_signal< sc_logic > debug_RLAST;
    sc_signal< sc_lv<1> > debug_RID;
    sc_signal< sc_lv<1> > debug_RUSER;
    sc_signal< sc_lv<2> > debug_RRESP;
    sc_signal< sc_logic > debug_BVALID;
    sc_signal< sc_logic > debug_BREADY;
    sc_signal< sc_lv<2> > debug_BRESP;
    sc_signal< sc_lv<1> > debug_BID;
    sc_signal< sc_lv<1> > debug_BUSER;
    sc_signal< sc_lv<19> > indvar_reg_4620;
    sc_signal< sc_lv<19> > indvar_reg_4620_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > indvar1_reg_4632;
    sc_signal< sc_lv<19> > phi_mul_reg_4643;
    sc_signal< sc_lv<9> > phi_urem_reg_4654;
    sc_signal< sc_lv<4> > indvar3_reg_4665;
    sc_signal< sc_lv<6> > indvar6_reg_4676;
    sc_signal< sc_lv<4> > indvar8_reg_4687;
    sc_signal< sc_lv<8> > reg_5121;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > grp_compute_inverse_hess_3_fu_4698_ap_ready;
    sc_signal< sc_logic > grp_compute_inverse_hess_3_fu_4698_ap_done;
    sc_signal< sc_logic > grp_compute_inverse_hess_2_fu_4802_ap_ready;
    sc_signal< sc_logic > grp_compute_inverse_hess_2_fu_4802_ap_done;
    sc_signal< sc_logic > grp_compute_inverse_hess_1_fu_4906_ap_ready;
    sc_signal< sc_logic > grp_compute_inverse_hess_1_fu_4906_ap_done;
    sc_signal< sc_logic > grp_compute_inverse_hess_fu_5010_ap_ready;
    sc_signal< sc_logic > grp_compute_inverse_hess_fu_5010_ap_done;
    sc_signal< bool > ap_block_state35_on_subcall_done;
    sc_signal< sc_lv<32> > grp_fu_5114_p2;
    sc_signal< sc_lv<32> > reg_5125;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_WREADY;
    sc_signal< bool > ap_block_state40_io;
    sc_signal< sc_lv<1> > transfer_pyr_read_read_fu_4452_p2;
    sc_signal< sc_lv<64> > debug_addr_reg_19745;
    sc_signal< sc_lv<63> > tmp_66_cast_fu_5167_p1;
    sc_signal< sc_lv<63> > tmp_66_cast_reg_19751;
    sc_signal< sc_lv<64> > pos_addr_reg_19758;
    sc_signal< sc_lv<64> > patches_addr_reg_19766;
    sc_signal< sc_lv<64> > pyr_addr_reg_19772;
    sc_signal< sc_lv<1> > exitcond3_fu_5189_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_19778_pp0_iter1_reg;
    sc_signal< sc_lv<19> > indvar_next_fu_5195_p2;
    sc_signal< sc_lv<19> > indvar_next_reg_19782;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > pyr_addr_read_reg_19787;
    sc_signal< sc_lv<1> > exitcond1_fu_10806_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > indvar_next1_fu_10812_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<19> > next_mul_fu_10818_p2;
    sc_signal< sc_lv<2> > div_t_reg_25406;
    sc_signal< sc_lv<2> > div_t_reg_25406_pp1_iter1_reg;
    sc_signal< sc_lv<7> > tmp_67_fu_10834_p1;
    sc_signal< sc_lv<7> > tmp_67_reg_25410;
    sc_signal< sc_lv<7> > tmp_67_reg_25410_pp1_iter1_reg;
    sc_signal< sc_lv<9> > idx_urem_fu_10850_p3;
    sc_signal< sc_lv<8> > patches_addr_read_reg_25419;
    sc_signal< sc_lv<1> > exitcond2_fu_14058_p2;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next2_fu_14064_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > p_t2_reg_26232;
    sc_signal< sc_lv<1> > tmp_68_fu_14080_p1;
    sc_signal< sc_lv<1> > tmp_68_reg_26236;
    sc_signal< sc_lv<32> > tmp_477_fu_14132_p1;
    sc_signal< sc_lv<32> > tmp_81_1_fu_15737_p1;
    sc_signal< sc_lv<32> > H_inv_0_0_reg_28250;
    sc_signal< sc_lv<32> > H_inv_0_1_reg_28256;
    sc_signal< sc_lv<32> > H_inv_0_2_reg_28261;
    sc_signal< sc_lv<32> > H_inv_0_3_reg_28266;
    sc_signal< sc_lv<32> > H_inv_0_4_reg_28271;
    sc_signal< sc_lv<32> > H_inv_0_5_reg_28276;
    sc_signal< sc_lv<32> > H_inv_0_6_reg_28281;
    sc_signal< sc_lv<32> > H_inv_0_7_reg_28286;
    sc_signal< sc_lv<32> > H_inv_0_8_reg_28291;
    sc_signal< sc_lv<32> > grp_fu_5118_p1;
    sc_signal< sc_lv<32> > tmp_478_reg_28296;
    sc_signal< sc_lv<32> > H_inv_1_0_reg_28301;
    sc_signal< sc_lv<32> > H_inv_1_1_reg_28307;
    sc_signal< sc_lv<32> > H_inv_1_2_reg_28312;
    sc_signal< sc_lv<32> > H_inv_1_3_reg_28317;
    sc_signal< sc_lv<32> > H_inv_1_4_reg_28322;
    sc_signal< sc_lv<32> > H_inv_1_5_reg_28327;
    sc_signal< sc_lv<32> > H_inv_1_6_reg_28332;
    sc_signal< sc_lv<32> > H_inv_1_7_reg_28337;
    sc_signal< sc_lv<32> > H_inv_1_8_reg_28342;
    sc_signal< sc_lv<32> > H_inv_2_0_reg_28347;
    sc_signal< sc_lv<32> > H_inv_2_1_reg_28353;
    sc_signal< sc_lv<32> > H_inv_2_2_reg_28358;
    sc_signal< sc_lv<32> > H_inv_2_3_reg_28363;
    sc_signal< sc_lv<32> > H_inv_2_4_reg_28368;
    sc_signal< sc_lv<32> > H_inv_2_5_reg_28373;
    sc_signal< sc_lv<32> > H_inv_2_6_reg_28378;
    sc_signal< sc_lv<32> > H_inv_2_7_reg_28383;
    sc_signal< sc_lv<32> > H_inv_2_8_reg_28388;
    sc_signal< sc_lv<32> > tmp_81_2_fu_15850_p1;
    sc_signal< sc_lv<32> > H_inv_3_0_reg_28398;
    sc_signal< sc_lv<32> > H_inv_3_1_reg_28404;
    sc_signal< sc_lv<32> > H_inv_3_2_reg_28409;
    sc_signal< sc_lv<32> > H_inv_3_3_reg_28414;
    sc_signal< sc_lv<32> > H_inv_3_4_reg_28419;
    sc_signal< sc_lv<32> > H_inv_3_5_reg_28424;
    sc_signal< sc_lv<32> > H_inv_3_6_reg_28429;
    sc_signal< sc_lv<32> > H_inv_3_7_reg_28434;
    sc_signal< sc_lv<32> > H_inv_3_8_reg_28439;
    sc_signal< sc_lv<32> > tmp_82_1_reg_28444;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<32> > tmp_81_3_fu_15891_p1;
    sc_signal< sc_lv<64> > pos_addr_1_reg_28454;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<32> > tmp_82_2_reg_28460;
    sc_signal< sc_lv<64> > pos_addr_2_reg_28465;
    sc_signal< sc_lv<32> > tmp_82_3_reg_28471;
    sc_signal< sc_lv<64> > pos_addr_3_reg_28476;
    sc_signal< sc_lv<1> > exitcond4_fu_19541_p2;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_state50_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next3_fu_19547_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > tmp_480_fu_19553_p38;
    sc_signal< sc_lv<32> > tmp_480_reg_28491;
    sc_signal< sc_lv<1> > exitcond5_fu_19595_p2;
    sc_signal< bool > ap_block_state56_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state57_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state57_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next4_fu_19601_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_fu_19733_p3;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_reg_28505;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state29;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state49;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state56;
    sc_signal< sc_logic > grp_compute_inverse_hess_3_fu_4698_ap_start;
    sc_signal< sc_logic > grp_compute_inverse_hess_3_fu_4698_ap_idle;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_4;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_5;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_6;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_7;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_3_fu_4698_ap_return_8;
    sc_signal< sc_logic > grp_compute_inverse_hess_2_fu_4802_ap_start;
    sc_signal< sc_logic > grp_compute_inverse_hess_2_fu_4802_ap_idle;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_4;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_5;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_6;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_7;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_2_fu_4802_ap_return_8;
    sc_signal< sc_logic > grp_compute_inverse_hess_1_fu_4906_ap_start;
    sc_signal< sc_logic > grp_compute_inverse_hess_1_fu_4906_ap_idle;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_4;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_5;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_6;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_7;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_1_fu_4906_ap_return_8;
    sc_signal< sc_logic > grp_compute_inverse_hess_fu_5010_ap_start;
    sc_signal< sc_logic > grp_compute_inverse_hess_fu_5010_ap_idle;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_4;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_5;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_6;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_7;
    sc_signal< sc_lv<32> > grp_compute_inverse_hess_fu_5010_ap_return_8;
    sc_signal< sc_lv<19> > ap_phi_mux_indvar_phi_fu_4624_p4;
    sc_signal< sc_logic > grp_compute_inverse_hess_3_fu_4698_ap_start_reg;
    sc_signal< sc_logic > grp_compute_inverse_hess_2_fu_4802_ap_start_reg;
    sc_signal< sc_logic > grp_compute_inverse_hess_1_fu_4906_ap_start_reg;
    sc_signal< sc_logic > grp_compute_inverse_hess_fu_5010_ap_start_reg;
    sc_signal< sc_lv<64> > indvar4_fu_5201_p1;
    sc_signal< sc_lv<64> > tmp_65_fu_5143_p1;
    sc_signal< sc_lv<64> > tmp_66_fu_5163_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_fu_15901_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_4_fu_15916_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_5_fu_15931_p1;
    sc_signal< sc_logic > ap_reg_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_debug_AWREADY;
    sc_signal< bool > ap_block_state31_io;
    sc_signal< sc_logic > ap_reg_ioackin_debug_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< sc_lv<8> > tmp_476_fu_1246;
    sc_signal< sc_lv<8> > tmp_475_fu_1250;
    sc_signal< sc_lv<8> > tmp_474_fu_1254;
    sc_signal< sc_lv<8> > tmp_473_fu_1258;
    sc_signal< sc_lv<8> > tmp_472_fu_1262;
    sc_signal< sc_lv<8> > tmp_471_fu_1266;
    sc_signal< sc_lv<8> > tmp_470_fu_1270;
    sc_signal< sc_lv<8> > tmp_469_fu_1274;
    sc_signal< sc_lv<8> > tmp_468_fu_1278;
    sc_signal< sc_lv<8> > tmp_467_fu_1282;
    sc_signal< sc_lv<8> > tmp_466_fu_1286;
    sc_signal< sc_lv<8> > tmp_465_fu_1290;
    sc_signal< sc_lv<8> > tmp_464_fu_1294;
    sc_signal< sc_lv<8> > tmp_463_fu_1298;
    sc_signal< sc_lv<8> > tmp_462_fu_1302;
    sc_signal< sc_lv<8> > tmp_461_fu_1306;
    sc_signal< sc_lv<8> > tmp_460_fu_1310;
    sc_signal< sc_lv<8> > tmp_459_fu_1314;
    sc_signal< sc_lv<8> > tmp_458_fu_1318;
    sc_signal< sc_lv<8> > tmp_457_fu_1322;
    sc_signal< sc_lv<8> > tmp_456_fu_1326;
    sc_signal< sc_lv<8> > tmp_455_fu_1330;
    sc_signal< sc_lv<8> > tmp_454_fu_1334;
    sc_signal< sc_lv<8> > tmp_453_fu_1338;
    sc_signal< sc_lv<8> > tmp_452_fu_1342;
    sc_signal< sc_lv<8> > tmp_451_fu_1346;
    sc_signal< sc_lv<8> > tmp_450_fu_1350;
    sc_signal< sc_lv<8> > tmp_449_fu_1354;
    sc_signal< sc_lv<8> > tmp_448_fu_1358;
    sc_signal< sc_lv<8> > tmp_447_fu_1362;
    sc_signal< sc_lv<8> > tmp_446_fu_1366;
    sc_signal< sc_lv<8> > tmp_445_fu_1370;
    sc_signal< sc_lv<8> > tmp_444_fu_1374;
    sc_signal< sc_lv<8> > tmp_443_fu_1378;
    sc_signal< sc_lv<8> > tmp_442_fu_1382;
    sc_signal< sc_lv<8> > tmp_441_fu_1386;
    sc_signal< sc_lv<8> > tmp_440_fu_1390;
    sc_signal< sc_lv<8> > tmp_439_fu_1394;
    sc_signal< sc_lv<8> > tmp_438_fu_1398;
    sc_signal< sc_lv<8> > tmp_437_fu_1402;
    sc_signal< sc_lv<8> > tmp_436_fu_1406;
    sc_signal< sc_lv<8> > tmp_435_fu_1410;
    sc_signal< sc_lv<8> > tmp_434_fu_1414;
    sc_signal< sc_lv<8> > tmp_433_fu_1418;
    sc_signal< sc_lv<8> > tmp_432_fu_1422;
    sc_signal< sc_lv<8> > tmp_431_fu_1426;
    sc_signal< sc_lv<8> > tmp_430_fu_1430;
    sc_signal< sc_lv<8> > tmp_429_fu_1434;
    sc_signal< sc_lv<8> > tmp_428_fu_1438;
    sc_signal< sc_lv<8> > tmp_427_fu_1442;
    sc_signal< sc_lv<8> > tmp_426_fu_1446;
    sc_signal< sc_lv<8> > tmp_425_fu_1450;
    sc_signal< sc_lv<8> > tmp_424_fu_1454;
    sc_signal< sc_lv<8> > tmp_423_fu_1458;
    sc_signal< sc_lv<8> > tmp_422_fu_1462;
    sc_signal< sc_lv<8> > tmp_421_fu_1466;
    sc_signal< sc_lv<8> > tmp_420_fu_1470;
    sc_signal< sc_lv<8> > tmp_419_fu_1474;
    sc_signal< sc_lv<8> > tmp_418_fu_1478;
    sc_signal< sc_lv<8> > tmp_417_fu_1482;
    sc_signal< sc_lv<8> > tmp_416_fu_1486;
    sc_signal< sc_lv<8> > tmp_415_fu_1490;
    sc_signal< sc_lv<8> > tmp_414_fu_1494;
    sc_signal< sc_lv<8> > tmp_413_fu_1498;
    sc_signal< sc_lv<8> > tmp_412_fu_1502;
    sc_signal< sc_lv<8> > tmp_411_fu_1506;
    sc_signal< sc_lv<8> > tmp_410_fu_1510;
    sc_signal< sc_lv<8> > tmp_409_fu_1514;
    sc_signal< sc_lv<8> > tmp_408_fu_1518;
    sc_signal< sc_lv<8> > tmp_407_fu_1522;
    sc_signal< sc_lv<8> > tmp_406_fu_1526;
    sc_signal< sc_lv<8> > tmp_405_fu_1530;
    sc_signal< sc_lv<8> > tmp_404_fu_1534;
    sc_signal< sc_lv<8> > tmp_403_fu_1538;
    sc_signal< sc_lv<8> > tmp_402_fu_1542;
    sc_signal< sc_lv<8> > tmp_401_fu_1546;
    sc_signal< sc_lv<8> > tmp_400_fu_1550;
    sc_signal< sc_lv<8> > tmp_399_fu_1554;
    sc_signal< sc_lv<8> > tmp_398_fu_1558;
    sc_signal< sc_lv<8> > tmp_397_fu_1562;
    sc_signal< sc_lv<8> > tmp_396_fu_1566;
    sc_signal< sc_lv<8> > tmp_395_fu_1570;
    sc_signal< sc_lv<8> > tmp_394_fu_1574;
    sc_signal< sc_lv<8> > tmp_393_fu_1578;
    sc_signal< sc_lv<8> > tmp_392_fu_1582;
    sc_signal< sc_lv<8> > tmp_391_fu_1586;
    sc_signal< sc_lv<8> > tmp_390_fu_1590;
    sc_signal< sc_lv<8> > tmp_389_fu_1594;
    sc_signal< sc_lv<8> > tmp_388_fu_1598;
    sc_signal< sc_lv<8> > tmp_387_fu_1602;
    sc_signal< sc_lv<8> > tmp_386_fu_1606;
    sc_signal< sc_lv<8> > tmp_385_fu_1610;
    sc_signal< sc_lv<8> > tmp_384_fu_1614;
    sc_signal< sc_lv<8> > tmp_383_fu_1618;
    sc_signal< sc_lv<8> > tmp_382_fu_1622;
    sc_signal< sc_lv<8> > tmp_381_fu_1626;
    sc_signal< sc_lv<8> > tmp_380_fu_1630;
    sc_signal< sc_lv<8> > tmp_379_fu_1634;
    sc_signal< sc_lv<8> > tmp_378_fu_1638;
    sc_signal< sc_lv<8> > tmp_377_fu_1642;
    sc_signal< sc_lv<8> > tmp_376_fu_1646;
    sc_signal< sc_lv<8> > tmp_375_fu_1650;
    sc_signal< sc_lv<8> > tmp_374_fu_1654;
    sc_signal< sc_lv<8> > tmp_373_fu_1658;
    sc_signal< sc_lv<8> > tmp_372_fu_1662;
    sc_signal< sc_lv<8> > tmp_371_fu_1666;
    sc_signal< sc_lv<8> > tmp_370_fu_1670;
    sc_signal< sc_lv<8> > tmp_369_fu_1674;
    sc_signal< sc_lv<8> > tmp_368_fu_1678;
    sc_signal< sc_lv<8> > tmp_367_fu_1682;
    sc_signal< sc_lv<8> > tmp_366_fu_1686;
    sc_signal< sc_lv<8> > tmp_365_fu_1690;
    sc_signal< sc_lv<8> > tmp_364_fu_1694;
    sc_signal< sc_lv<8> > tmp_363_fu_1698;
    sc_signal< sc_lv<8> > tmp_362_fu_1702;
    sc_signal< sc_lv<8> > tmp_361_fu_1706;
    sc_signal< sc_lv<8> > tmp_360_fu_1710;
    sc_signal< sc_lv<8> > tmp_359_fu_1714;
    sc_signal< sc_lv<8> > tmp_358_fu_1718;
    sc_signal< sc_lv<8> > tmp_357_fu_1722;
    sc_signal< sc_lv<8> > tmp_356_fu_1726;
    sc_signal< sc_lv<8> > tmp_355_fu_1730;
    sc_signal< sc_lv<8> > tmp_354_fu_1734;
    sc_signal< sc_lv<8> > tmp_353_fu_1738;
    sc_signal< sc_lv<8> > tmp_352_fu_1742;
    sc_signal< sc_lv<8> > tmp_351_fu_1746;
    sc_signal< sc_lv<8> > tmp_350_fu_1750;
    sc_signal< sc_lv<8> > tmp_349_fu_1754;
    sc_signal< sc_lv<8> > tmp_348_fu_1758;
    sc_signal< sc_lv<8> > tmp_347_fu_1762;
    sc_signal< sc_lv<8> > tmp_346_fu_1766;
    sc_signal< sc_lv<8> > tmp_345_fu_1770;
    sc_signal< sc_lv<8> > tmp_344_fu_1774;
    sc_signal< sc_lv<8> > tmp_343_fu_1778;
    sc_signal< sc_lv<8> > tmp_342_fu_1782;
    sc_signal< sc_lv<8> > tmp_341_fu_1786;
    sc_signal< sc_lv<8> > tmp_340_fu_1790;
    sc_signal< sc_lv<8> > tmp_339_fu_1794;
    sc_signal< sc_lv<8> > tmp_338_fu_1798;
    sc_signal< sc_lv<8> > tmp_337_fu_1802;
    sc_signal< sc_lv<8> > tmp_336_fu_1806;
    sc_signal< sc_lv<8> > tmp_335_fu_1810;
    sc_signal< sc_lv<8> > tmp_334_fu_1814;
    sc_signal< sc_lv<8> > tmp_333_fu_1818;
    sc_signal< sc_lv<8> > tmp_332_fu_1822;
    sc_signal< sc_lv<8> > tmp_331_fu_1826;
    sc_signal< sc_lv<8> > tmp_330_fu_1830;
    sc_signal< sc_lv<8> > tmp_329_fu_1834;
    sc_signal< sc_lv<8> > tmp_328_fu_1838;
    sc_signal< sc_lv<8> > tmp_327_fu_1842;
    sc_signal< sc_lv<8> > tmp_326_fu_1846;
    sc_signal< sc_lv<8> > tmp_325_fu_1850;
    sc_signal< sc_lv<8> > tmp_324_fu_1854;
    sc_signal< sc_lv<8> > tmp_323_fu_1858;
    sc_signal< sc_lv<8> > tmp_322_fu_1862;
    sc_signal< sc_lv<8> > tmp_321_fu_1866;
    sc_signal< sc_lv<8> > tmp_320_fu_1870;
    sc_signal< sc_lv<8> > tmp_319_fu_1874;
    sc_signal< sc_lv<8> > tmp_318_fu_1878;
    sc_signal< sc_lv<8> > tmp_317_fu_1882;
    sc_signal< sc_lv<8> > tmp_316_fu_1886;
    sc_signal< sc_lv<8> > tmp_315_fu_1890;
    sc_signal< sc_lv<8> > tmp_314_fu_1894;
    sc_signal< sc_lv<8> > tmp_313_fu_1898;
    sc_signal< sc_lv<8> > tmp_312_fu_1902;
    sc_signal< sc_lv<8> > tmp_311_fu_1906;
    sc_signal< sc_lv<8> > tmp_310_fu_1910;
    sc_signal< sc_lv<8> > tmp_309_fu_1914;
    sc_signal< sc_lv<8> > tmp_308_fu_1918;
    sc_signal< sc_lv<8> > tmp_307_fu_1922;
    sc_signal< sc_lv<8> > tmp_306_fu_1926;
    sc_signal< sc_lv<8> > tmp_305_fu_1930;
    sc_signal< sc_lv<8> > tmp_304_fu_1934;
    sc_signal< sc_lv<8> > tmp_303_fu_1938;
    sc_signal< sc_lv<8> > tmp_302_fu_1942;
    sc_signal< sc_lv<8> > tmp_301_fu_1946;
    sc_signal< sc_lv<8> > tmp_300_fu_1950;
    sc_signal< sc_lv<8> > tmp_299_fu_1954;
    sc_signal< sc_lv<8> > tmp_298_fu_1958;
    sc_signal< sc_lv<8> > tmp_297_fu_1962;
    sc_signal< sc_lv<8> > tmp_296_fu_1966;
    sc_signal< sc_lv<8> > tmp_295_fu_1970;
    sc_signal< sc_lv<8> > tmp_294_fu_1974;
    sc_signal< sc_lv<8> > tmp_293_fu_1978;
    sc_signal< sc_lv<8> > tmp_292_fu_1982;
    sc_signal< sc_lv<8> > tmp_291_fu_1986;
    sc_signal< sc_lv<8> > tmp_290_fu_1990;
    sc_signal< sc_lv<8> > tmp_289_fu_1994;
    sc_signal< sc_lv<8> > tmp_288_fu_1998;
    sc_signal< sc_lv<8> > tmp_287_fu_2002;
    sc_signal< sc_lv<8> > tmp_286_fu_2006;
    sc_signal< sc_lv<8> > tmp_285_fu_2010;
    sc_signal< sc_lv<8> > tmp_284_fu_2014;
    sc_signal< sc_lv<8> > tmp_283_fu_2018;
    sc_signal< sc_lv<8> > tmp_282_fu_2022;
    sc_signal< sc_lv<8> > tmp_281_fu_2026;
    sc_signal< sc_lv<8> > tmp_280_fu_2030;
    sc_signal< sc_lv<8> > tmp_279_fu_2034;
    sc_signal< sc_lv<8> > tmp_278_fu_2038;
    sc_signal< sc_lv<8> > tmp_277_fu_2042;
    sc_signal< sc_lv<8> > tmp_276_fu_2046;
    sc_signal< sc_lv<8> > tmp_275_fu_2050;
    sc_signal< sc_lv<8> > tmp_274_fu_2054;
    sc_signal< sc_lv<8> > tmp_273_fu_2058;
    sc_signal< sc_lv<8> > tmp_272_fu_2062;
    sc_signal< sc_lv<8> > tmp_271_fu_2066;
    sc_signal< sc_lv<8> > tmp_270_fu_2070;
    sc_signal< sc_lv<8> > tmp_269_fu_2074;
    sc_signal< sc_lv<8> > tmp_268_fu_2078;
    sc_signal< sc_lv<8> > tmp_267_fu_2082;
    sc_signal< sc_lv<8> > tmp_266_fu_2086;
    sc_signal< sc_lv<8> > tmp_265_fu_2090;
    sc_signal< sc_lv<8> > tmp_264_fu_2094;
    sc_signal< sc_lv<8> > tmp_263_fu_2098;
    sc_signal< sc_lv<8> > tmp_262_fu_2102;
    sc_signal< sc_lv<8> > tmp_261_fu_2106;
    sc_signal< sc_lv<8> > tmp_260_fu_2110;
    sc_signal< sc_lv<8> > tmp_259_fu_2114;
    sc_signal< sc_lv<8> > tmp_258_fu_2118;
    sc_signal< sc_lv<8> > tmp_257_fu_2122;
    sc_signal< sc_lv<8> > tmp_256_fu_2126;
    sc_signal< sc_lv<8> > tmp_255_fu_2130;
    sc_signal< sc_lv<8> > tmp_254_fu_2134;
    sc_signal< sc_lv<8> > tmp_253_fu_2138;
    sc_signal< sc_lv<8> > tmp_252_fu_2142;
    sc_signal< sc_lv<8> > tmp_251_fu_2146;
    sc_signal< sc_lv<8> > tmp_250_fu_2150;
    sc_signal< sc_lv<8> > tmp_249_fu_2154;
    sc_signal< sc_lv<8> > tmp_248_fu_2158;
    sc_signal< sc_lv<8> > tmp_247_fu_2162;
    sc_signal< sc_lv<8> > tmp_246_fu_2166;
    sc_signal< sc_lv<8> > tmp_245_fu_2170;
    sc_signal< sc_lv<8> > tmp_244_fu_2174;
    sc_signal< sc_lv<8> > tmp_243_fu_2178;
    sc_signal< sc_lv<8> > tmp_242_fu_2182;
    sc_signal< sc_lv<8> > tmp_241_fu_2186;
    sc_signal< sc_lv<8> > tmp_240_fu_2190;
    sc_signal< sc_lv<8> > tmp_239_fu_2194;
    sc_signal< sc_lv<8> > tmp_238_fu_2198;
    sc_signal< sc_lv<8> > tmp_237_fu_2202;
    sc_signal< sc_lv<8> > tmp_236_fu_2206;
    sc_signal< sc_lv<8> > tmp_235_fu_2210;
    sc_signal< sc_lv<8> > tmp_234_fu_2214;
    sc_signal< sc_lv<8> > tmp_233_fu_2218;
    sc_signal< sc_lv<8> > tmp_232_fu_2222;
    sc_signal< sc_lv<8> > tmp_231_fu_2226;
    sc_signal< sc_lv<8> > tmp_230_fu_2230;
    sc_signal< sc_lv<8> > tmp_229_fu_2234;
    sc_signal< sc_lv<8> > tmp_228_fu_2238;
    sc_signal< sc_lv<8> > tmp_227_fu_2242;
    sc_signal< sc_lv<8> > tmp_226_fu_2246;
    sc_signal< sc_lv<8> > tmp_225_fu_2250;
    sc_signal< sc_lv<8> > tmp_224_fu_2254;
    sc_signal< sc_lv<8> > tmp_223_fu_2258;
    sc_signal< sc_lv<8> > tmp_222_fu_2262;
    sc_signal< sc_lv<8> > tmp_221_fu_2266;
    sc_signal< sc_lv<8> > tmp_220_fu_2270;
    sc_signal< sc_lv<8> > tmp_219_fu_2274;
    sc_signal< sc_lv<8> > tmp_218_fu_2278;
    sc_signal< sc_lv<8> > tmp_217_fu_2282;
    sc_signal< sc_lv<8> > tmp_216_fu_2286;
    sc_signal< sc_lv<8> > tmp_215_fu_2290;
    sc_signal< sc_lv<8> > tmp_214_fu_2294;
    sc_signal< sc_lv<8> > tmp_213_fu_2298;
    sc_signal< sc_lv<8> > tmp_212_fu_2302;
    sc_signal< sc_lv<8> > tmp_211_fu_2306;
    sc_signal< sc_lv<8> > tmp_210_fu_2310;
    sc_signal< sc_lv<8> > tmp_209_fu_2314;
    sc_signal< sc_lv<8> > tmp_208_fu_2318;
    sc_signal< sc_lv<8> > tmp_207_fu_2322;
    sc_signal< sc_lv<8> > tmp_206_fu_2326;
    sc_signal< sc_lv<8> > tmp_205_fu_2330;
    sc_signal< sc_lv<8> > tmp_204_fu_2334;
    sc_signal< sc_lv<8> > tmp_203_fu_2338;
    sc_signal< sc_lv<8> > tmp_202_fu_2342;
    sc_signal< sc_lv<8> > tmp_201_fu_2346;
    sc_signal< sc_lv<8> > tmp_200_fu_2350;
    sc_signal< sc_lv<8> > tmp_199_fu_2354;
    sc_signal< sc_lv<8> > tmp_198_fu_2358;
    sc_signal< sc_lv<8> > tmp_197_fu_2362;
    sc_signal< sc_lv<8> > tmp_196_fu_2366;
    sc_signal< sc_lv<8> > tmp_195_fu_2370;
    sc_signal< sc_lv<8> > tmp_194_fu_2374;
    sc_signal< sc_lv<8> > tmp_193_fu_2378;
    sc_signal< sc_lv<8> > tmp_192_fu_2382;
    sc_signal< sc_lv<8> > tmp_191_fu_2386;
    sc_signal< sc_lv<8> > tmp_190_fu_2390;
    sc_signal< sc_lv<8> > tmp_189_fu_2394;
    sc_signal< sc_lv<8> > tmp_188_fu_2398;
    sc_signal< sc_lv<8> > tmp_187_fu_2402;
    sc_signal< sc_lv<8> > tmp_186_fu_2406;
    sc_signal< sc_lv<8> > tmp_185_fu_2410;
    sc_signal< sc_lv<8> > tmp_184_fu_2414;
    sc_signal< sc_lv<8> > tmp_183_fu_2418;
    sc_signal< sc_lv<8> > tmp_182_fu_2422;
    sc_signal< sc_lv<8> > tmp_181_fu_2426;
    sc_signal< sc_lv<8> > tmp_180_fu_2430;
    sc_signal< sc_lv<8> > tmp_179_fu_2434;
    sc_signal< sc_lv<8> > tmp_178_fu_2438;
    sc_signal< sc_lv<8> > tmp_177_fu_2442;
    sc_signal< sc_lv<8> > tmp_176_fu_2446;
    sc_signal< sc_lv<8> > tmp_175_fu_2450;
    sc_signal< sc_lv<8> > tmp_174_fu_2454;
    sc_signal< sc_lv<8> > tmp_173_fu_2458;
    sc_signal< sc_lv<8> > tmp_172_fu_2462;
    sc_signal< sc_lv<8> > tmp_171_fu_2466;
    sc_signal< sc_lv<8> > tmp_170_fu_2470;
    sc_signal< sc_lv<8> > tmp_169_fu_2474;
    sc_signal< sc_lv<8> > tmp_168_fu_2478;
    sc_signal< sc_lv<8> > tmp_167_fu_2482;
    sc_signal< sc_lv<8> > tmp_166_fu_2486;
    sc_signal< sc_lv<8> > tmp_165_fu_2490;
    sc_signal< sc_lv<8> > tmp_164_fu_2494;
    sc_signal< sc_lv<8> > tmp_163_fu_2498;
    sc_signal< sc_lv<8> > tmp_162_fu_2502;
    sc_signal< sc_lv<8> > tmp_161_fu_2506;
    sc_signal< sc_lv<8> > tmp_160_fu_2510;
    sc_signal< sc_lv<8> > tmp_159_fu_2514;
    sc_signal< sc_lv<8> > tmp_158_fu_2518;
    sc_signal< sc_lv<8> > tmp_157_fu_2522;
    sc_signal< sc_lv<8> > tmp_156_fu_2526;
    sc_signal< sc_lv<8> > tmp_155_fu_2530;
    sc_signal< sc_lv<8> > tmp_154_fu_2534;
    sc_signal< sc_lv<8> > tmp_153_fu_2538;
    sc_signal< sc_lv<8> > tmp_152_fu_2542;
    sc_signal< sc_lv<8> > tmp_151_fu_2546;
    sc_signal< sc_lv<8> > tmp_150_fu_2550;
    sc_signal< sc_lv<8> > tmp_149_fu_2554;
    sc_signal< sc_lv<8> > tmp_148_fu_2558;
    sc_signal< sc_lv<8> > tmp_147_fu_2562;
    sc_signal< sc_lv<8> > tmp_146_fu_2566;
    sc_signal< sc_lv<8> > tmp_145_fu_2570;
    sc_signal< sc_lv<8> > tmp_144_fu_2574;
    sc_signal< sc_lv<8> > tmp_143_fu_2578;
    sc_signal< sc_lv<8> > tmp_142_fu_2582;
    sc_signal< sc_lv<8> > tmp_141_fu_2586;
    sc_signal< sc_lv<8> > tmp_140_fu_2590;
    sc_signal< sc_lv<8> > tmp_139_fu_2594;
    sc_signal< sc_lv<8> > tmp_138_fu_2598;
    sc_signal< sc_lv<8> > tmp_137_fu_2602;
    sc_signal< sc_lv<8> > tmp_136_fu_2606;
    sc_signal< sc_lv<8> > tmp_135_fu_2610;
    sc_signal< sc_lv<8> > tmp_134_fu_2614;
    sc_signal< sc_lv<8> > tmp_133_fu_2618;
    sc_signal< sc_lv<8> > tmp_132_fu_2622;
    sc_signal< sc_lv<8> > tmp_131_fu_2626;
    sc_signal< sc_lv<8> > tmp_130_fu_2630;
    sc_signal< sc_lv<8> > tmp_129_fu_2634;
    sc_signal< sc_lv<8> > tmp_128_fu_2638;
    sc_signal< sc_lv<8> > tmp_127_fu_2642;
    sc_signal< sc_lv<8> > tmp_126_fu_2646;
    sc_signal< sc_lv<8> > tmp_125_fu_2650;
    sc_signal< sc_lv<8> > tmp_124_fu_2654;
    sc_signal< sc_lv<8> > tmp_123_fu_2658;
    sc_signal< sc_lv<8> > tmp_122_fu_2662;
    sc_signal< sc_lv<8> > tmp_121_fu_2666;
    sc_signal< sc_lv<8> > tmp_120_fu_2670;
    sc_signal< sc_lv<8> > tmp_119_fu_2674;
    sc_signal< sc_lv<8> > tmp_118_fu_2678;
    sc_signal< sc_lv<8> > tmp_117_fu_2682;
    sc_signal< sc_lv<8> > tmp_116_fu_2686;
    sc_signal< sc_lv<8> > tmp_115_fu_2690;
    sc_signal< sc_lv<8> > tmp_114_fu_2694;
    sc_signal< sc_lv<8> > tmp_113_fu_2698;
    sc_signal< sc_lv<8> > tmp_112_fu_2702;
    sc_signal< sc_lv<8> > tmp_111_fu_2706;
    sc_signal< sc_lv<8> > tmp_110_fu_2710;
    sc_signal< sc_lv<8> > tmp_109_fu_2714;
    sc_signal< sc_lv<8> > tmp_108_fu_2718;
    sc_signal< sc_lv<8> > tmp_107_fu_2722;
    sc_signal< sc_lv<8> > tmp_106_fu_2726;
    sc_signal< sc_lv<8> > tmp_105_fu_2730;
    sc_signal< sc_lv<8> > tmp_104_fu_2734;
    sc_signal< sc_lv<8> > tmp_103_fu_2738;
    sc_signal< sc_lv<8> > tmp_102_fu_2742;
    sc_signal< sc_lv<8> > tmp_101_fu_2746;
    sc_signal< sc_lv<8> > tmp_100_fu_2750;
    sc_signal< sc_lv<8> > tmp_99_fu_2754;
    sc_signal< sc_lv<8> > tmp_98_fu_2758;
    sc_signal< sc_lv<8> > tmp_97_fu_2762;
    sc_signal< sc_lv<8> > tmp_96_fu_2766;
    sc_signal< sc_lv<8> > tmp_95_fu_2770;
    sc_signal< sc_lv<8> > tmp_94_fu_2774;
    sc_signal< sc_lv<8> > tmp_93_fu_2778;
    sc_signal< sc_lv<8> > tmp_92_fu_2782;
    sc_signal< sc_lv<8> > tmp_91_fu_2786;
    sc_signal< sc_lv<8> > tmp_90_fu_2790;
    sc_signal< sc_lv<8> > tmp_89_fu_2794;
    sc_signal< sc_lv<8> > tmp_88_fu_2798;
    sc_signal< sc_lv<8> > tmp_87_fu_2802;
    sc_signal< sc_lv<8> > tmp_86_fu_2806;
    sc_signal< sc_lv<8> > tmp_85_fu_2810;
    sc_signal< sc_lv<8> > tmp_84_fu_2814;
    sc_signal< sc_lv<8> > tmp_83_fu_2818;
    sc_signal< sc_lv<8> > tmp_82_fu_2822;
    sc_signal< sc_lv<8> > tmp_81_fu_2826;
    sc_signal< sc_lv<8> > tmp_80_fu_2830;
    sc_signal< sc_lv<8> > tmp_79_fu_2834;
    sc_signal< sc_lv<8> > tmp_s_fu_2838;
    sc_signal< sc_lv<8> > tmp_fu_2842;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1199_fu_2846;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1198_fu_2850;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1197_fu_2854;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1196_fu_2858;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1195_fu_2862;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1194_fu_2866;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1193_fu_2870;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1192_fu_2874;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1191_fu_2878;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1190_fu_2882;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1189_fu_2886;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1188_fu_2890;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1187_fu_2894;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1186_fu_2898;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1185_fu_2902;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1184_fu_2906;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1183_fu_2910;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1182_fu_2914;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1181_fu_2918;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1180_fu_2922;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1179_fu_2926;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1178_fu_2930;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1177_fu_2934;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1176_fu_2938;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1175_fu_2942;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1174_fu_2946;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1173_fu_2950;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1172_fu_2954;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1171_fu_2958;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1170_fu_2962;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1169_fu_2966;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1168_fu_2970;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1167_fu_2974;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1166_fu_2978;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1165_fu_2982;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1164_fu_2986;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1163_fu_2990;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1162_fu_2994;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1161_fu_2998;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1160_fu_3002;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1159_fu_3006;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1158_fu_3010;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1157_fu_3014;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1156_fu_3018;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1155_fu_3022;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1154_fu_3026;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1153_fu_3030;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1152_fu_3034;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1151_fu_3038;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1150_fu_3042;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1149_fu_3046;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1148_fu_3050;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1147_fu_3054;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1146_fu_3058;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1145_fu_3062;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1144_fu_3066;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1143_fu_3070;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1142_fu_3074;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1141_fu_3078;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1140_fu_3082;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1139_fu_3086;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1138_fu_3090;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1137_fu_3094;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1136_fu_3098;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1135_fu_3102;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1134_fu_3106;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1133_fu_3110;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1132_fu_3114;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1131_fu_3118;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1130_fu_3122;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1129_fu_3126;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1128_fu_3130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1127_fu_3134;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1126_fu_3138;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1125_fu_3142;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1124_fu_3146;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1123_fu_3150;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1122_fu_3154;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1121_fu_3158;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1120_fu_3162;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1119_fu_3166;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1118_fu_3170;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1117_fu_3174;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1116_fu_3178;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1115_fu_3182;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1114_fu_3186;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1113_fu_3190;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1112_fu_3194;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1111_fu_3198;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1110_fu_3202;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1109_fu_3206;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1108_fu_3210;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1107_fu_3214;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1106_fu_3218;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1105_fu_3222;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1104_fu_3226;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1103_fu_3230;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1102_fu_3234;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1101_fu_3238;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1100_fu_3242;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1099_fu_3246;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1098_fu_3250;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1097_fu_3254;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1096_fu_3258;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1095_fu_3262;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1094_fu_3266;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1093_fu_3270;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1092_fu_3274;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1091_fu_3278;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1090_fu_3282;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1089_fu_3286;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1088_fu_3290;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1087_fu_3294;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1086_fu_3298;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1085_fu_3302;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1084_fu_3306;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1083_fu_3310;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1082_fu_3314;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1081_fu_3318;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1080_fu_3322;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1079_fu_3326;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1078_fu_3330;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1077_fu_3334;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1076_fu_3338;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1075_fu_3342;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1074_fu_3346;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1073_fu_3350;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1072_fu_3354;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1071_fu_3358;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1070_fu_3362;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1069_fu_3366;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1068_fu_3370;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1067_fu_3374;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1066_fu_3378;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1065_fu_3382;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1064_fu_3386;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1063_fu_3390;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1062_fu_3394;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1061_fu_3398;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1060_fu_3402;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1059_fu_3406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1058_fu_3410;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1057_fu_3414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1056_fu_3418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1055_fu_3422;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1054_fu_3426;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1053_fu_3430;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1052_fu_3434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1051_fu_3438;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1050_fu_3442;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1049_fu_3446;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1048_fu_3450;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1047_fu_3454;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1046_fu_3458;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1045_fu_3462;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1044_fu_3466;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1043_fu_3470;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1042_fu_3474;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1041_fu_3478;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1040_fu_3482;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1039_fu_3486;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1038_fu_3490;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1037_fu_3494;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1036_fu_3498;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1035_fu_3502;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1034_fu_3506;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1033_fu_3510;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1032_fu_3514;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1031_fu_3518;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1030_fu_3522;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1029_fu_3526;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1028_fu_3530;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1027_fu_3534;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1026_fu_3538;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1025_fu_3542;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1024_fu_3546;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1023_fu_3550;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1022_fu_3554;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1021_fu_3558;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1020_fu_3562;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1019_fu_3566;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1018_fu_3570;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1017_fu_3574;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1016_fu_3578;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1015_fu_3582;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1014_fu_3586;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1013_fu_3590;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1012_fu_3594;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1011_fu_3598;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1010_fu_3602;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1009_fu_3606;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1008_fu_3610;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1007_fu_3614;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1006_fu_3618;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1005_fu_3622;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1004_fu_3626;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1003_fu_3630;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1002_fu_3634;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1001_fu_3638;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1000_fu_3642;
    sc_signal< sc_lv<8> > ref_patch_with_borde_999_fu_3646;
    sc_signal< sc_lv<8> > ref_patch_with_borde_998_fu_3650;
    sc_signal< sc_lv<8> > ref_patch_with_borde_997_fu_3654;
    sc_signal< sc_lv<8> > ref_patch_with_borde_996_fu_3658;
    sc_signal< sc_lv<8> > ref_patch_with_borde_995_fu_3662;
    sc_signal< sc_lv<8> > ref_patch_with_borde_994_fu_3666;
    sc_signal< sc_lv<8> > ref_patch_with_borde_993_fu_3670;
    sc_signal< sc_lv<8> > ref_patch_with_borde_992_fu_3674;
    sc_signal< sc_lv<8> > ref_patch_with_borde_991_fu_3678;
    sc_signal< sc_lv<8> > ref_patch_with_borde_990_fu_3682;
    sc_signal< sc_lv<8> > ref_patch_with_borde_989_fu_3686;
    sc_signal< sc_lv<8> > ref_patch_with_borde_988_fu_3690;
    sc_signal< sc_lv<8> > ref_patch_with_borde_987_fu_3694;
    sc_signal< sc_lv<8> > ref_patch_with_borde_986_fu_3698;
    sc_signal< sc_lv<8> > ref_patch_with_borde_985_fu_3702;
    sc_signal< sc_lv<8> > ref_patch_with_borde_984_fu_3706;
    sc_signal< sc_lv<8> > ref_patch_with_borde_983_fu_3710;
    sc_signal< sc_lv<8> > ref_patch_with_borde_982_fu_3714;
    sc_signal< sc_lv<8> > ref_patch_with_borde_981_fu_3718;
    sc_signal< sc_lv<8> > ref_patch_with_borde_980_fu_3722;
    sc_signal< sc_lv<8> > ref_patch_with_borde_979_fu_3726;
    sc_signal< sc_lv<8> > ref_patch_with_borde_978_fu_3730;
    sc_signal< sc_lv<8> > ref_patch_with_borde_977_fu_3734;
    sc_signal< sc_lv<8> > ref_patch_with_borde_976_fu_3738;
    sc_signal< sc_lv<8> > ref_patch_with_borde_975_fu_3742;
    sc_signal< sc_lv<8> > ref_patch_with_borde_974_fu_3746;
    sc_signal< sc_lv<8> > ref_patch_with_borde_973_fu_3750;
    sc_signal< sc_lv<8> > ref_patch_with_borde_972_fu_3754;
    sc_signal< sc_lv<8> > ref_patch_with_borde_971_fu_3758;
    sc_signal< sc_lv<8> > ref_patch_with_borde_970_fu_3762;
    sc_signal< sc_lv<8> > ref_patch_with_borde_969_fu_3766;
    sc_signal< sc_lv<8> > ref_patch_with_borde_968_fu_3770;
    sc_signal< sc_lv<8> > ref_patch_with_borde_967_fu_3774;
    sc_signal< sc_lv<8> > ref_patch_with_borde_966_fu_3778;
    sc_signal< sc_lv<8> > ref_patch_with_borde_965_fu_3782;
    sc_signal< sc_lv<8> > ref_patch_with_borde_964_fu_3786;
    sc_signal< sc_lv<8> > ref_patch_with_borde_963_fu_3790;
    sc_signal< sc_lv<8> > ref_patch_with_borde_962_fu_3794;
    sc_signal< sc_lv<8> > ref_patch_with_borde_961_fu_3798;
    sc_signal< sc_lv<8> > ref_patch_with_borde_960_fu_3802;
    sc_signal< sc_lv<8> > ref_patch_with_borde_959_fu_3806;
    sc_signal< sc_lv<8> > ref_patch_with_borde_958_fu_3810;
    sc_signal< sc_lv<8> > ref_patch_with_borde_957_fu_3814;
    sc_signal< sc_lv<8> > ref_patch_with_borde_956_fu_3818;
    sc_signal< sc_lv<8> > ref_patch_with_borde_955_fu_3822;
    sc_signal< sc_lv<8> > ref_patch_with_borde_954_fu_3826;
    sc_signal< sc_lv<8> > ref_patch_with_borde_953_fu_3830;
    sc_signal< sc_lv<8> > ref_patch_with_borde_952_fu_3834;
    sc_signal< sc_lv<8> > ref_patch_with_borde_951_fu_3838;
    sc_signal< sc_lv<8> > ref_patch_with_borde_950_fu_3842;
    sc_signal< sc_lv<8> > ref_patch_with_borde_949_fu_3846;
    sc_signal< sc_lv<8> > ref_patch_with_borde_948_fu_3850;
    sc_signal< sc_lv<8> > ref_patch_with_borde_947_fu_3854;
    sc_signal< sc_lv<8> > ref_patch_with_borde_946_fu_3858;
    sc_signal< sc_lv<8> > ref_patch_with_borde_945_fu_3862;
    sc_signal< sc_lv<8> > ref_patch_with_borde_944_fu_3866;
    sc_signal< sc_lv<8> > ref_patch_with_borde_943_fu_3870;
    sc_signal< sc_lv<8> > ref_patch_with_borde_942_fu_3874;
    sc_signal< sc_lv<8> > ref_patch_with_borde_941_fu_3878;
    sc_signal< sc_lv<8> > ref_patch_with_borde_940_fu_3882;
    sc_signal< sc_lv<8> > ref_patch_with_borde_939_fu_3886;
    sc_signal< sc_lv<8> > ref_patch_with_borde_938_fu_3890;
    sc_signal< sc_lv<8> > ref_patch_with_borde_937_fu_3894;
    sc_signal< sc_lv<8> > ref_patch_with_borde_936_fu_3898;
    sc_signal< sc_lv<8> > ref_patch_with_borde_935_fu_3902;
    sc_signal< sc_lv<8> > ref_patch_with_borde_934_fu_3906;
    sc_signal< sc_lv<8> > ref_patch_with_borde_933_fu_3910;
    sc_signal< sc_lv<8> > ref_patch_with_borde_932_fu_3914;
    sc_signal< sc_lv<8> > ref_patch_with_borde_931_fu_3918;
    sc_signal< sc_lv<8> > ref_patch_with_borde_930_fu_3922;
    sc_signal< sc_lv<8> > ref_patch_with_borde_929_fu_3926;
    sc_signal< sc_lv<8> > ref_patch_with_borde_928_fu_3930;
    sc_signal< sc_lv<8> > ref_patch_with_borde_927_fu_3934;
    sc_signal< sc_lv<8> > ref_patch_with_borde_926_fu_3938;
    sc_signal< sc_lv<8> > ref_patch_with_borde_925_fu_3942;
    sc_signal< sc_lv<8> > ref_patch_with_borde_924_fu_3946;
    sc_signal< sc_lv<8> > ref_patch_with_borde_923_fu_3950;
    sc_signal< sc_lv<8> > ref_patch_with_borde_922_fu_3954;
    sc_signal< sc_lv<8> > ref_patch_with_borde_921_fu_3958;
    sc_signal< sc_lv<8> > ref_patch_with_borde_920_fu_3962;
    sc_signal< sc_lv<8> > ref_patch_with_borde_919_fu_3966;
    sc_signal< sc_lv<8> > ref_patch_with_borde_918_fu_3970;
    sc_signal< sc_lv<8> > ref_patch_with_borde_917_fu_3974;
    sc_signal< sc_lv<8> > ref_patch_with_borde_916_fu_3978;
    sc_signal< sc_lv<8> > ref_patch_with_borde_915_fu_3982;
    sc_signal< sc_lv<8> > ref_patch_with_borde_914_fu_3986;
    sc_signal< sc_lv<8> > ref_patch_with_borde_913_fu_3990;
    sc_signal< sc_lv<8> > ref_patch_with_borde_912_fu_3994;
    sc_signal< sc_lv<8> > ref_patch_with_borde_911_fu_3998;
    sc_signal< sc_lv<8> > ref_patch_with_borde_910_fu_4002;
    sc_signal< sc_lv<8> > ref_patch_with_borde_909_fu_4006;
    sc_signal< sc_lv<8> > ref_patch_with_borde_908_fu_4010;
    sc_signal< sc_lv<8> > ref_patch_with_borde_907_fu_4014;
    sc_signal< sc_lv<8> > ref_patch_with_borde_906_fu_4018;
    sc_signal< sc_lv<8> > ref_patch_with_borde_905_fu_4022;
    sc_signal< sc_lv<8> > ref_patch_with_borde_904_fu_4026;
    sc_signal< sc_lv<8> > ref_patch_with_borde_903_fu_4030;
    sc_signal< sc_lv<8> > ref_patch_with_borde_902_fu_4034;
    sc_signal< sc_lv<8> > ref_patch_with_borde_901_fu_4038;
    sc_signal< sc_lv<8> > ref_patch_with_borde_900_fu_4042;
    sc_signal< sc_lv<8> > ref_patch_with_borde_899_fu_4046;
    sc_signal< sc_lv<8> > ref_patch_with_borde_898_fu_4050;
    sc_signal< sc_lv<8> > ref_patch_with_borde_897_fu_4054;
    sc_signal< sc_lv<8> > ref_patch_with_borde_896_fu_4058;
    sc_signal< sc_lv<8> > ref_patch_with_borde_895_fu_4062;
    sc_signal< sc_lv<8> > ref_patch_with_borde_894_fu_4066;
    sc_signal< sc_lv<8> > ref_patch_with_borde_893_fu_4070;
    sc_signal< sc_lv<8> > ref_patch_with_borde_892_fu_4074;
    sc_signal< sc_lv<8> > ref_patch_with_borde_891_fu_4078;
    sc_signal< sc_lv<8> > ref_patch_with_borde_890_fu_4082;
    sc_signal< sc_lv<8> > ref_patch_with_borde_889_fu_4086;
    sc_signal< sc_lv<8> > ref_patch_with_borde_888_fu_4090;
    sc_signal< sc_lv<8> > ref_patch_with_borde_887_fu_4094;
    sc_signal< sc_lv<8> > ref_patch_with_borde_886_fu_4098;
    sc_signal< sc_lv<8> > ref_patch_with_borde_885_fu_4102;
    sc_signal< sc_lv<8> > ref_patch_with_borde_884_fu_4106;
    sc_signal< sc_lv<8> > ref_patch_with_borde_883_fu_4110;
    sc_signal< sc_lv<8> > ref_patch_with_borde_882_fu_4114;
    sc_signal< sc_lv<8> > ref_patch_with_borde_881_fu_4118;
    sc_signal< sc_lv<8> > ref_patch_with_borde_880_fu_4122;
    sc_signal< sc_lv<8> > ref_patch_with_borde_879_fu_4126;
    sc_signal< sc_lv<8> > ref_patch_with_borde_878_fu_4130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_877_fu_4134;
    sc_signal< sc_lv<8> > ref_patch_with_borde_876_fu_4138;
    sc_signal< sc_lv<8> > ref_patch_with_borde_875_fu_4142;
    sc_signal< sc_lv<8> > ref_patch_with_borde_874_fu_4146;
    sc_signal< sc_lv<8> > ref_patch_with_borde_873_fu_4150;
    sc_signal< sc_lv<8> > ref_patch_with_borde_872_fu_4154;
    sc_signal< sc_lv<8> > ref_patch_with_borde_871_fu_4158;
    sc_signal< sc_lv<8> > ref_patch_with_borde_870_fu_4162;
    sc_signal< sc_lv<8> > ref_patch_with_borde_869_fu_4166;
    sc_signal< sc_lv<8> > ref_patch_with_borde_868_fu_4170;
    sc_signal< sc_lv<8> > ref_patch_with_borde_867_fu_4174;
    sc_signal< sc_lv<8> > ref_patch_with_borde_866_fu_4178;
    sc_signal< sc_lv<8> > ref_patch_with_borde_865_fu_4182;
    sc_signal< sc_lv<8> > ref_patch_with_borde_864_fu_4186;
    sc_signal< sc_lv<8> > ref_patch_with_borde_863_fu_4190;
    sc_signal< sc_lv<8> > ref_patch_with_borde_862_fu_4194;
    sc_signal< sc_lv<8> > ref_patch_with_borde_861_fu_4198;
    sc_signal< sc_lv<8> > ref_patch_with_borde_860_fu_4202;
    sc_signal< sc_lv<8> > ref_patch_with_borde_859_fu_4206;
    sc_signal< sc_lv<8> > ref_patch_with_borde_858_fu_4210;
    sc_signal< sc_lv<8> > ref_patch_with_borde_857_fu_4214;
    sc_signal< sc_lv<8> > ref_patch_with_borde_856_fu_4218;
    sc_signal< sc_lv<8> > ref_patch_with_borde_855_fu_4222;
    sc_signal< sc_lv<8> > ref_patch_with_borde_854_fu_4226;
    sc_signal< sc_lv<8> > ref_patch_with_borde_853_fu_4230;
    sc_signal< sc_lv<8> > ref_patch_with_borde_852_fu_4234;
    sc_signal< sc_lv<8> > ref_patch_with_borde_851_fu_4238;
    sc_signal< sc_lv<8> > ref_patch_with_borde_850_fu_4242;
    sc_signal< sc_lv<8> > ref_patch_with_borde_849_fu_4246;
    sc_signal< sc_lv<8> > ref_patch_with_borde_848_fu_4250;
    sc_signal< sc_lv<8> > ref_patch_with_borde_847_fu_4254;
    sc_signal< sc_lv<8> > ref_patch_with_borde_846_fu_4258;
    sc_signal< sc_lv<8> > ref_patch_with_borde_845_fu_4262;
    sc_signal< sc_lv<8> > ref_patch_with_borde_844_fu_4266;
    sc_signal< sc_lv<8> > ref_patch_with_borde_843_fu_4270;
    sc_signal< sc_lv<8> > ref_patch_with_borde_842_fu_4274;
    sc_signal< sc_lv<8> > ref_patch_with_borde_841_fu_4278;
    sc_signal< sc_lv<8> > ref_patch_with_borde_840_fu_4282;
    sc_signal< sc_lv<8> > ref_patch_with_borde_839_fu_4286;
    sc_signal< sc_lv<8> > ref_patch_with_borde_838_fu_4290;
    sc_signal< sc_lv<8> > ref_patch_with_borde_837_fu_4294;
    sc_signal< sc_lv<8> > ref_patch_with_borde_836_fu_4298;
    sc_signal< sc_lv<8> > ref_patch_with_borde_835_fu_4302;
    sc_signal< sc_lv<8> > ref_patch_with_borde_834_fu_4306;
    sc_signal< sc_lv<8> > ref_patch_with_borde_833_fu_4310;
    sc_signal< sc_lv<8> > ref_patch_with_borde_832_fu_4314;
    sc_signal< sc_lv<8> > ref_patch_with_borde_831_fu_4318;
    sc_signal< sc_lv<8> > ref_patch_with_borde_830_fu_4322;
    sc_signal< sc_lv<8> > ref_patch_with_borde_829_fu_4326;
    sc_signal< sc_lv<8> > ref_patch_with_borde_828_fu_4330;
    sc_signal< sc_lv<8> > ref_patch_with_borde_827_fu_4334;
    sc_signal< sc_lv<8> > ref_patch_with_borde_826_fu_4338;
    sc_signal< sc_lv<8> > ref_patch_with_borde_825_fu_4342;
    sc_signal< sc_lv<8> > ref_patch_with_borde_824_fu_4346;
    sc_signal< sc_lv<8> > ref_patch_with_borde_823_fu_4350;
    sc_signal< sc_lv<8> > ref_patch_with_borde_822_fu_4354;
    sc_signal< sc_lv<8> > ref_patch_with_borde_821_fu_4358;
    sc_signal< sc_lv<8> > ref_patch_with_borde_820_fu_4362;
    sc_signal< sc_lv<8> > ref_patch_with_borde_819_fu_4366;
    sc_signal< sc_lv<8> > ref_patch_with_borde_818_fu_4370;
    sc_signal< sc_lv<8> > ref_patch_with_borde_817_fu_4374;
    sc_signal< sc_lv<8> > ref_patch_with_borde_816_fu_4378;
    sc_signal< sc_lv<8> > ref_patch_with_borde_815_fu_4382;
    sc_signal< sc_lv<8> > ref_patch_with_borde_814_fu_4386;
    sc_signal< sc_lv<8> > ref_patch_with_borde_813_fu_4390;
    sc_signal< sc_lv<8> > ref_patch_with_borde_812_fu_4394;
    sc_signal< sc_lv<8> > ref_patch_with_borde_811_fu_4398;
    sc_signal< sc_lv<8> > ref_patch_with_borde_810_fu_4402;
    sc_signal< sc_lv<8> > ref_patch_with_borde_809_fu_4406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_808_fu_4410;
    sc_signal< sc_lv<8> > ref_patch_with_borde_807_fu_4414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_806_fu_4418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_805_fu_4422;
    sc_signal< sc_lv<8> > ref_patch_with_borde_804_fu_4426;
    sc_signal< sc_lv<8> > ref_patch_with_borde_803_fu_4430;
    sc_signal< sc_lv<8> > ref_patch_with_borde_802_fu_4434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_801_fu_4438;
    sc_signal< sc_lv<8> > ref_patch_with_borde_800_fu_4442;
    sc_signal< sc_lv<32> > grp_fu_5114_p0;
    sc_signal< sc_lv<32> > grp_fu_5114_p1;
    sc_signal< sc_lv<32> > grp_fu_5118_p0;
    sc_signal< sc_lv<62> > inv_out7_fu_5133_p4;
    sc_signal< sc_lv<62> > cur_px_estimate_ptr5_fu_5153_p4;
    sc_signal< sc_lv<9> > next_urem_fu_10838_p2;
    sc_signal< sc_lv<1> > tmp_69_fu_10844_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_1_fu_15896_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_2_fu_15911_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_3_fu_15926_p2;
    sc_signal< sc_lv<3> > tmp_70_fu_19607_p1;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_19643_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_19657_p2;
    sc_signal< sc_lv<32> > sel_tmp1_i_fu_19649_p3;
    sc_signal< sc_lv<1> > sel_tmp4_i_fu_19671_p2;
    sc_signal< sc_lv<32> > sel_tmp3_i_fu_19663_p3;
    sc_signal< sc_lv<1> > sel_tmp6_i_fu_19685_p2;
    sc_signal< sc_lv<32> > sel_tmp5_i_fu_19677_p3;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_19699_p2;
    sc_signal< sc_lv<32> > sel_tmp7_i_fu_19691_p3;
    sc_signal< sc_lv<1> > sel_tmp10_i_fu_19713_p2;
    sc_signal< sc_lv<32> > sel_tmp9_i_fu_19705_p3;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_19727_p2;
    sc_signal< sc_lv<32> > sel_tmp11_i_fu_19719_p3;
    sc_signal< sc_logic > grp_fu_5114_ce;
    sc_signal< sc_logic > grp_fu_5118_ce;
    sc_signal< sc_lv<55> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< bool > ap_condition_8858;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<55> ap_ST_fsm_state1;
    static const sc_lv<55> ap_ST_fsm_state2;
    static const sc_lv<55> ap_ST_fsm_state3;
    static const sc_lv<55> ap_ST_fsm_state4;
    static const sc_lv<55> ap_ST_fsm_state5;
    static const sc_lv<55> ap_ST_fsm_state6;
    static const sc_lv<55> ap_ST_fsm_state7;
    static const sc_lv<55> ap_ST_fsm_state8;
    static const sc_lv<55> ap_ST_fsm_pp0_stage0;
    static const sc_lv<55> ap_ST_fsm_state12;
    static const sc_lv<55> ap_ST_fsm_state13;
    static const sc_lv<55> ap_ST_fsm_state14;
    static const sc_lv<55> ap_ST_fsm_state15;
    static const sc_lv<55> ap_ST_fsm_state16;
    static const sc_lv<55> ap_ST_fsm_state17;
    static const sc_lv<55> ap_ST_fsm_state18;
    static const sc_lv<55> ap_ST_fsm_pp1_stage0;
    static const sc_lv<55> ap_ST_fsm_state22;
    static const sc_lv<55> ap_ST_fsm_state23;
    static const sc_lv<55> ap_ST_fsm_state24;
    static const sc_lv<55> ap_ST_fsm_state25;
    static const sc_lv<55> ap_ST_fsm_state26;
    static const sc_lv<55> ap_ST_fsm_state27;
    static const sc_lv<55> ap_ST_fsm_state28;
    static const sc_lv<55> ap_ST_fsm_pp2_stage0;
    static const sc_lv<55> ap_ST_fsm_state31;
    static const sc_lv<55> ap_ST_fsm_state32;
    static const sc_lv<55> ap_ST_fsm_state33;
    static const sc_lv<55> ap_ST_fsm_state34;
    static const sc_lv<55> ap_ST_fsm_state35;
    static const sc_lv<55> ap_ST_fsm_state36;
    static const sc_lv<55> ap_ST_fsm_state37;
    static const sc_lv<55> ap_ST_fsm_state38;
    static const sc_lv<55> ap_ST_fsm_state39;
    static const sc_lv<55> ap_ST_fsm_state40;
    static const sc_lv<55> ap_ST_fsm_state41;
    static const sc_lv<55> ap_ST_fsm_state42;
    static const sc_lv<55> ap_ST_fsm_state43;
    static const sc_lv<55> ap_ST_fsm_state44;
    static const sc_lv<55> ap_ST_fsm_state45;
    static const sc_lv<55> ap_ST_fsm_state46;
    static const sc_lv<55> ap_ST_fsm_state47;
    static const sc_lv<55> ap_ST_fsm_state48;
    static const sc_lv<55> ap_ST_fsm_pp3_stage0;
    static const sc_lv<55> ap_ST_fsm_state51;
    static const sc_lv<55> ap_ST_fsm_state52;
    static const sc_lv<55> ap_ST_fsm_state53;
    static const sc_lv<55> ap_ST_fsm_state54;
    static const sc_lv<55> ap_ST_fsm_state55;
    static const sc_lv<55> ap_ST_fsm_pp4_stage0;
    static const sc_lv<55> ap_ST_fsm_state58;
    static const sc_lv<55> ap_ST_fsm_state59;
    static const sc_lv<55> ap_ST_fsm_state60;
    static const sc_lv<55> ap_ST_fsm_state61;
    static const sc_lv<55> ap_ST_fsm_state62;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2B;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_PYR_USER_VALUE;
    static const int C_M_AXI_PYR_PROT_VALUE;
    static const int C_M_AXI_PYR_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_PATCHES_USER_VALUE;
    static const int C_M_AXI_PATCHES_PROT_VALUE;
    static const int C_M_AXI_PATCHES_CACHE_VALUE;
    static const int C_M_AXI_POS_R_USER_VALUE;
    static const int C_M_AXI_POS_R_PROT_VALUE;
    static const int C_M_AXI_POS_R_CACHE_VALUE;
    static const int C_M_AXI_DEBUG_USER_VALUE;
    static const int C_M_AXI_DEBUG_PROT_VALUE;
    static const int C_M_AXI_DEBUG_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_73AA0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<7> ap_const_lv7_7E;
    static const sc_lv<7> ap_const_lv7_7D;
    static const sc_lv<7> ap_const_lv7_7C;
    static const sc_lv<7> ap_const_lv7_7B;
    static const sc_lv<7> ap_const_lv7_7A;
    static const sc_lv<7> ap_const_lv7_79;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_77;
    static const sc_lv<7> ap_const_lv7_76;
    static const sc_lv<7> ap_const_lv7_75;
    static const sc_lv<7> ap_const_lv7_74;
    static const sc_lv<7> ap_const_lv7_73;
    static const sc_lv<7> ap_const_lv7_72;
    static const sc_lv<7> ap_const_lv7_71;
    static const sc_lv<7> ap_const_lv7_70;
    static const sc_lv<7> ap_const_lv7_6F;
    static const sc_lv<7> ap_const_lv7_6E;
    static const sc_lv<7> ap_const_lv7_6D;
    static const sc_lv<7> ap_const_lv7_6C;
    static const sc_lv<7> ap_const_lv7_6B;
    static const sc_lv<7> ap_const_lv7_6A;
    static const sc_lv<7> ap_const_lv7_69;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_67;
    static const sc_lv<7> ap_const_lv7_66;
    static const sc_lv<7> ap_const_lv7_65;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<7> ap_const_lv7_61;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<7> ap_const_lv7_5E;
    static const sc_lv<7> ap_const_lv7_5D;
    static const sc_lv<7> ap_const_lv7_5C;
    static const sc_lv<7> ap_const_lv7_5B;
    static const sc_lv<7> ap_const_lv7_5A;
    static const sc_lv<7> ap_const_lv7_59;
    static const sc_lv<7> ap_const_lv7_58;
    static const sc_lv<7> ap_const_lv7_57;
    static const sc_lv<7> ap_const_lv7_56;
    static const sc_lv<7> ap_const_lv7_55;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<7> ap_const_lv7_53;
    static const sc_lv<7> ap_const_lv7_52;
    static const sc_lv<7> ap_const_lv7_51;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_4F;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_4D;
    static const sc_lv<7> ap_const_lv7_4C;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_4A;
    static const sc_lv<7> ap_const_lv7_49;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_45;
    static const sc_lv<7> ap_const_lv7_44;
    static const sc_lv<7> ap_const_lv7_43;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_3E;
    static const sc_lv<7> ap_const_lv7_3D;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_3B;
    static const sc_lv<7> ap_const_lv7_3A;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_2F;
    static const sc_lv<7> ap_const_lv7_2E;
    static const sc_lv<7> ap_const_lv7_2D;
    static const sc_lv<7> ap_const_lv7_2C;
    static const sc_lv<7> ap_const_lv7_2B;
    static const sc_lv<7> ap_const_lv7_2A;
    static const sc_lv<7> ap_const_lv7_29;
    static const sc_lv<7> ap_const_lv7_28;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_25;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<7> ap_const_lv7_23;
    static const sc_lv<7> ap_const_lv7_22;
    static const sc_lv<7> ap_const_lv7_21;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<7> ap_const_lv7_1D;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<7> ap_const_lv7_1B;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<7> ap_const_lv7_17;
    static const sc_lv<7> ap_const_lv7_16;
    static const sc_lv<7> ap_const_lv7_15;
    static const sc_lv<7> ap_const_lv7_14;
    static const sc_lv<7> ap_const_lv7_13;
    static const sc_lv<7> ap_const_lv7_12;
    static const sc_lv<7> ap_const_lv7_11;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<7> ap_const_lv7_A;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<19> ap_const_lv19_2;
    static const sc_lv<19> ap_const_lv19_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<19> ap_const_lv19_73AA0;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<19> ap_const_lv19_290;
    static const sc_lv<9> ap_const_lv9_64;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<63> ap_const_lv63_2;
    static const sc_lv<63> ap_const_lv63_4;
    static const sc_lv<63> ap_const_lv63_6;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_UnifiedRetVal_i_fu_19733_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state29_pp2_stage0_iter0();
    void thread_ap_block_state30_pp2_stage0_iter1();
    void thread_ap_block_state31_io();
    void thread_ap_block_state35_on_subcall_done();
    void thread_ap_block_state40_io();
    void thread_ap_block_state49_pp3_stage0_iter0();
    void thread_ap_block_state50_io();
    void thread_ap_block_state50_pp3_stage0_iter1();
    void thread_ap_block_state56_pp4_stage0_iter0();
    void thread_ap_block_state57_io();
    void thread_ap_block_state57_pp4_stage0_iter1();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_8858();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state29();
    void thread_ap_condition_pp3_exit_iter0_state49();
    void thread_ap_condition_pp4_exit_iter0_state56();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_indvar_phi_fu_4624_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_debug_AWREADY();
    void thread_ap_sig_ioackin_debug_WREADY();
    void thread_ap_sig_ioackin_patches_ARREADY();
    void thread_ap_sig_ioackin_pos_r_ARREADY();
    void thread_ap_sig_ioackin_pos_r_AWREADY();
    void thread_ap_sig_ioackin_pos_r_WREADY();
    void thread_ap_sig_ioackin_pyr_ARREADY();
    void thread_converged_ap_vld();
    void thread_cur_px_estimate_ptr5_fu_5153_p4();
    void thread_cur_px_estimate_ptr6_1_fu_15896_p2();
    void thread_cur_px_estimate_ptr6_2_fu_15911_p2();
    void thread_cur_px_estimate_ptr6_3_fu_15926_p2();
    void thread_cur_px_estimate_ptr6_4_fu_15916_p1();
    void thread_cur_px_estimate_ptr6_5_fu_15931_p1();
    void thread_cur_px_estimate_ptr6_fu_15901_p1();
    void thread_debug_AWVALID();
    void thread_debug_BREADY();
    void thread_debug_WVALID();
    void thread_debug_blk_n_AW();
    void thread_debug_blk_n_B();
    void thread_debug_blk_n_W();
    void thread_exitcond1_fu_10806_p2();
    void thread_exitcond2_fu_14058_p2();
    void thread_exitcond3_fu_5189_p2();
    void thread_exitcond4_fu_19541_p2();
    void thread_exitcond5_fu_19595_p2();
    void thread_grp_compute_inverse_hess_1_fu_4906_ap_start();
    void thread_grp_compute_inverse_hess_2_fu_4802_ap_start();
    void thread_grp_compute_inverse_hess_3_fu_4698_ap_start();
    void thread_grp_compute_inverse_hess_fu_5010_ap_start();
    void thread_grp_fu_5114_ce();
    void thread_grp_fu_5114_p0();
    void thread_grp_fu_5114_p1();
    void thread_grp_fu_5118_ce();
    void thread_grp_fu_5118_p0();
    void thread_idx_urem_fu_10850_p3();
    void thread_indvar4_fu_5201_p1();
    void thread_indvar_next1_fu_10812_p2();
    void thread_indvar_next2_fu_14064_p2();
    void thread_indvar_next3_fu_19547_p2();
    void thread_indvar_next4_fu_19601_p2();
    void thread_indvar_next_fu_5195_p2();
    void thread_inv_out7_fu_5133_p4();
    void thread_next_mul_fu_10818_p2();
    void thread_next_urem_fu_10838_p2();
    void thread_patches_ARVALID();
    void thread_patches_RREADY();
    void thread_patches_blk_n_AR();
    void thread_patches_blk_n_R();
    void thread_pos_r_ARVALID();
    void thread_pos_r_AWADDR();
    void thread_pos_r_AWLEN();
    void thread_pos_r_AWVALID();
    void thread_pos_r_BREADY();
    void thread_pos_r_RREADY();
    void thread_pos_r_WDATA();
    void thread_pos_r_WVALID();
    void thread_pos_r_blk_n_AR();
    void thread_pos_r_blk_n_AW();
    void thread_pos_r_blk_n_B();
    void thread_pos_r_blk_n_R();
    void thread_pos_r_blk_n_W();
    void thread_pyr_ARVALID();
    void thread_pyr_RREADY();
    void thread_pyr_blk_n_AR();
    void thread_pyr_blk_n_R();
    void thread_pyr_data_address0();
    void thread_pyr_data_ce0();
    void thread_pyr_data_we0();
    void thread_sel_tmp10_i_fu_19713_p2();
    void thread_sel_tmp11_i_fu_19719_p3();
    void thread_sel_tmp12_i_fu_19727_p2();
    void thread_sel_tmp1_i_fu_19649_p3();
    void thread_sel_tmp2_i_fu_19657_p2();
    void thread_sel_tmp3_i_fu_19663_p3();
    void thread_sel_tmp4_i_fu_19671_p2();
    void thread_sel_tmp5_i_fu_19677_p3();
    void thread_sel_tmp6_i_fu_19685_p2();
    void thread_sel_tmp7_i_fu_19691_p3();
    void thread_sel_tmp8_i_fu_19699_p2();
    void thread_sel_tmp9_i_fu_19705_p3();
    void thread_sel_tmp_i_fu_19643_p2();
    void thread_tmp_477_fu_14132_p1();
    void thread_tmp_65_fu_5143_p1();
    void thread_tmp_66_cast_fu_5167_p1();
    void thread_tmp_66_fu_5163_p1();
    void thread_tmp_67_fu_10834_p1();
    void thread_tmp_68_fu_14080_p1();
    void thread_tmp_69_fu_10844_p2();
    void thread_tmp_70_fu_19607_p1();
    void thread_tmp_81_1_fu_15737_p1();
    void thread_tmp_81_2_fu_15850_p1();
    void thread_tmp_81_3_fu_15891_p1();
    void thread_transfer_pyr_read_read_fu_4452_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
