 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Sat Sep  5 05:53:37 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : funccts_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario funccts_wst

  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (950.10,704.42)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1095     0.8095 r    (944.73,704.08)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9845                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9845 r                                          
  library removal time                                                                                     0.1571     1.1416                                            
  data required time                                                                                                  1.1416                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1416                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2385                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (984.42,693.22)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1072     0.8072 r    (979.05,693.57)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9822                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9822 r                                          
  library removal time                                                                                     0.1571     1.1392                                            
  data required time                                                                                                  1.1392                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1392                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2362                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (931.70,290.02)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0916     0.7916 r    (937.07,290.36)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9666                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9666 r                                          
  library removal time                                                                                     0.1571     1.1237                                            
  data required time                                                                                                  1.1237                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1237                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2206                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (924.58,290.02)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0748     0.7748 r    (919.21,290.36)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9498                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9498 r                                          
  library removal time                                                                                     0.1571     1.1068                                            
  data required time                                                                                                  1.1068                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1068                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2037                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (913.58,308.42)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0740     0.7740 r    (908.21,308.08)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9490                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9490 r                                          
  library removal time                                                                                     0.1571     1.1061                                            
  data required time                                                                                                  1.1061                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1061                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2030                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (914.46,315.62)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0736     0.7736 r    (909.09,315.27)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9486                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9486 r                                          
  library removal time                                                                                     0.1571     1.1057                                            
  data required time                                                                                                  1.1057                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1057                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2026                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6126             0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0893   0.7893 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7893 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    0.9868 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    0.9868 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9868 f    (967.45,653.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     0.9868 f    (968.40,653.68)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     0.9868 f    (969.21,653.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     0.9868 f    (970.16,653.68)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     0.9868 f    (971.04,653.63)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     0.9868 r    (971.47,653.77)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     0.9868 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9868 r    (1005.10,668.42)       d i            1.05
  data arrival time                                                                                                   0.9868                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1051    0.8051 r    (999.73,668.08)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9801                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9801 r                                          
  library removal time                                                                                     0.1571     1.1371                                            
  data required time                                                                                                  1.1371                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1371                                            
  data arrival time                                                                                                  -0.9868                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1503                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6126             0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0893   0.7893 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7893 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    0.9868 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    0.9868 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9868 f    (967.45,653.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     0.9868 f    (968.40,653.68)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     0.9868 f    (969.21,653.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     0.9868 f    (970.16,653.68)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     0.9868 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     0.9868 f    (971.04,653.63)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     0.9868 r    (971.47,653.77)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     0.9868 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9868 r   (1002.54,628.42)       d i            1.05
  data arrival time                                                                                                   0.9868                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1048   0.8048 r   (1007.91,628.77)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9798                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)                                    0.0000     0.9798 r                                          
  library removal time                                                                                     0.1571     1.1369                                            
  data required time                                                                                                  1.1369                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1369                                            
  data arrival time                                                                                                  -0.9868                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1501                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (1005.22,776.08)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1163     0.8163 r    (997.96,775.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9913                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     0.9913 r                                          
  library removal time                                                                                     0.0097     1.0009                                            
  data required time                                                                                                  1.0009                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0009                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0979                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (1005.22,787.16)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1163     0.8163 r    (997.96,787.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9913                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     0.9913 r                                          
  library removal time                                                                                     0.0097     1.0009                                            
  data required time                                                                                                  1.0009                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0009                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0979                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (1000.38,783.28)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1162     0.8162 r    (993.12,783.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9912                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)                                        0.0000     0.9912 r                                          
  library removal time                                                                                     0.0097     1.0009                                            
  data required time                                                                                                  1.0009                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0009                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0978                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (992.90,779.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1161     0.8161 r    (985.64,780.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9911                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)                                        0.0000     0.9911 r                                          
  library removal time                                                                                     0.0097     1.0008                                            
  data required time                                                                                                  1.0008                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0008                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0977                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (980.58,779.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1160     0.8160 r    (973.32,780.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9910                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)                                        0.0000     0.9910 r                                          
  library removal time                                                                                     0.0097     1.0007                                            
  data required time                                                                                                  1.0007                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0007                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0976                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (986.73,772.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1159     0.8159 r    (979.48,772.84)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9909                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     0.9909 r                                          
  library removal time                                                                                     0.0097     1.0005                                            
  data required time                                                                                                  1.0005                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0005                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0974                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (981.46,768.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1158     0.8158 r    (974.20,768.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9908                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9908 r                                          
  library removal time                                                                                     0.0097     1.0005                                            
  data required time                                                                                                  1.0005                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0005                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0974                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (983.66,761.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1156     0.8156 r    (976.40,761.59)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9906                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9906 r                                          
  library removal time                                                                                     0.0097     1.0002                                            
  data required time                                                                                                  1.0002                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0002                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0972                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (994.22,761.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1154    0.8154 r    (986.96,761.59)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9904                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9904 r                                          
  library removal time                                                                                     0.0097     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0970                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (993.34,754.47)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1154    0.8154 r    (986.08,754.40)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9904                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9904 r                                          
  library removal time                                                                                     0.0097     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0969                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (982.78,754.47)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1153    0.8153 r    (975.52,754.40)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9903                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9903 r                                          
  library removal time                                                                                     0.0097     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0969                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (961.22,783.28)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1153     0.8153 r    (953.96,783.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9903                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9903 r                                          
  library removal time                                                                                     0.0097     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0969                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (966.93,776.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1153     0.8153 r    (959.68,775.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9903                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9903 r                                          
  library removal time                                                                                     0.0097     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0968                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (973.97,772.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1152     0.8152 r    (966.72,772.84)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9902                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9902 r                                          
  library removal time                                                                                     0.0097     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0968                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (956.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1152     0.8152 r    (949.56,768.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9902                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9902 r                                          
  library removal time                                                                                     0.0097     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0968                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (967.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1152     0.8152 r    (960.56,768.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9902                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9902 r                                          
  library removal time                                                                                     0.0097     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0968                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (969.58,758.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1150     0.8150 r    (962.32,758.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0097     0.9997                                            
  data required time                                                                                                  0.9997                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9997                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0966                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (981.46,747.28)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1149     0.8149 r    (974.20,747.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9899                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9899 r                                          
  library removal time                                                                                     0.0097     0.9996                                            
  data required time                                                                                                  0.9996                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9996                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0965                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (971.34,751.16)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1148     0.8148 r    (964.08,751.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9898                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9898 r                                          
  library removal time                                                                                     0.0097     0.9995                                            
  data required time                                                                                                  0.9995                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9995                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0964                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (967.82,747.28)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1146     0.8146 r    (960.56,747.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9896                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9896 r                                          
  library removal time                                                                                     0.0097     0.9992                                            
  data required time                                                                                                  0.9992                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9992                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0962                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (965.17,740.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1138     0.8138 r    (957.92,739.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9888                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9888 r                                          
  library removal time                                                                                     0.0097     0.9985                                            
  data required time                                                                                                  0.9985                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9985                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0954                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (962.53,732.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1130     0.8130 r    (955.28,732.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9880                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9880 r                                          
  library removal time                                                                                     0.0097     0.9977                                            
  data required time                                                                                                  0.9977                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9977                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0946                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (957.70,729.57)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1123     0.8123 r    (950.44,729.65)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9873                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9873 r                                          
  library removal time                                                                                     0.0097     0.9969                                            
  data required time                                                                                                  0.9969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9969                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0938                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (954.17,722.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1114     0.8114 r    (946.92,722.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9864                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9864 r                                          
  library removal time                                                                                     0.0097     0.9960                                            
  data required time                                                                                                  0.9960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9960                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0929                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (958.58,715.16)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1107     0.8107 r    (951.32,715.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9857                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9857 r                                          
  library removal time                                                                                     0.0097     0.9953                                            
  data required time                                                                                                  0.9953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9953                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (951.97,718.47)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1106     0.8106 r    (944.72,718.40)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9856                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9856 r                                          
  library removal time                                                                                     0.0097     0.9953                                            
  data required time                                                                                                  0.9953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9953                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (999.78,765.57)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1101     0.8101 r    (1007.04,765.65)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9851                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)                                        0.0000     0.9851 r                                          
  library removal time                                                                                     0.0097     0.9948                                            
  data required time                                                                                                  0.9948                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9948                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0917                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (1000.66,761.67)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1101    0.8101 r    (1007.92,761.59)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9851                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9851 r                                          
  library removal time                                                                                     0.0097     0.9947                                            
  data required time                                                                                                  0.9947                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9947                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0917                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (1005.22,751.16)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1100    0.8100 r    (997.96,751.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9850                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9850 r                                          
  library removal time                                                                                     0.0097     0.9946                                            
  data required time                                                                                                  0.9946                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9946                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0916                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (1005.22,747.28)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1099    0.8099 r    (997.96,747.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9849                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)                                      0.0000     0.9849 r                                          
  library removal time                                                                                     0.0097     0.9946                                            
  data required time                                                                                                  0.9946                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9946                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0915                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (988.78,743.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1098    0.8098 r    (996.04,744.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9848                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9848 r                                          
  library removal time                                                                                     0.0097     0.9945                                            
  data required time                                                                                                  0.9945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9945                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0914                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (949.62,707.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1096     0.8096 r    (956.88,708.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9846                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9846 r                                          
  library removal time                                                                                     0.0097     0.9943                                            
  data required time                                                                                                  0.9943                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9943                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0912                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (974.71,722.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1090     0.8090 r    (981.96,722.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9840                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9840 r                                          
  library removal time                                                                                     0.0097     0.9936                                            
  data required time                                                                                                  0.9936                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9936                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0905                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (978.22,715.16)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1086     0.8086 r    (985.48,715.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9836                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9836 r                                          
  library removal time                                                                                     0.0097     0.9933                                            
  data required time                                                                                                  0.9933                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9933                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0902                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/RN (fd2d1_hd)    0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (948.70,696.82)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)    0.0000    0.0000    0.0000     1.0650    0.1084     0.8084 r    (940.78,696.76)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9834                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     0.9834 r                                          
  library removal time                                                                                     0.0095     0.9930                                            
  data required time                                                                                                  0.9930                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9930                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0899                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (947.58,689.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1074     0.8074 r    (940.32,689.59)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9824                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     0.9824 r                                          
  library removal time                                                                                     0.0097     0.9921                                            
  data required time                                                                                                  0.9921                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9921                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0890                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (978.82,711.28)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1074     0.8074 r    (971.56,711.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9824                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9824 r                                          
  library removal time                                                                                     0.0097     0.9920                                            
  data required time                                                                                                  0.9920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9920                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0889                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (983.22,704.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1073    0.8073 r    (975.96,703.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9823                                            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)                                      0.0000     0.9823 r                                          
  library removal time                                                                                     0.0097     0.9920                                            
  data required time                                                                                                  0.9920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9920                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0889                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (984.97,700.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1073     0.8073 r    (977.72,700.84)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9823                                            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)                                       0.0000     0.9823 r                                          
  library removal time                                                                                     0.0097     0.9919                                            
  data required time                                                                                                  0.9919                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9919                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0888                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (944.93,686.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1065     0.8065 r    (937.68,686.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9815                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9815 r                                          
  library removal time                                                                                     0.0097     0.9911                                            
  data required time                                                                                                  0.9911                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9911                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0881                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (944.30,679.22)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)   0.0000   0.0000   0.0000   1.0650    0.1054     0.8054 r    (936.38,679.28)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9804                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     0.9804 r                                          
  library removal time                                                                                     0.0095     0.9899                                            
  data required time                                                                                                  0.9899                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9899                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0868                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (983.22,675.28)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1043     0.8043 r    (975.96,675.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9793                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9793 r                                          
  library removal time                                                                                     0.0097     0.9889                                            
  data required time                                                                                                  0.9889                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9889                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0858                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (980.58,668.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1042     0.8042 r    (973.32,667.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9792                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     0.9792 r                                          
  library removal time                                                                                     0.0097     0.9889                                            
  data required time                                                                                                  0.9889                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9889                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0858                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_status_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_status_reg/RN (fd4qd1_hd)      0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (946.26,668.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)      0.0000    0.0000    0.0000     1.0650    0.1039     0.8039 r    (939.00,667.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9789                                            
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)                                               0.0000     0.9789 r                                          
  library removal time                                                                                     0.0097     0.9886                                            
  data required time                                                                                                  0.9886                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9886                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0855                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (977.93,664.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1035     0.8035 r    (970.68,664.84)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9785                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)                                            0.0000     0.9785 r                                          
  library removal time                                                                                     0.0097     0.9881                                            
  data required time                                                                                                  0.9881                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9881                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0850                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (938.34,671.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1030     0.8030 r    (931.08,672.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9780                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9780 r                                          
  library removal time                                                                                     0.0097     0.9876                                            
  data required time                                                                                                  0.9876                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9876                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0845                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (967.38,664.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1025     0.8025 r    (960.12,664.84)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9775                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/CK (fd4qd1_hd)                                            0.0000     0.9775 r                                          
  library removal time                                                                                     0.0097     0.9871                                            
  data required time                                                                                                  0.9871                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9871                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0841                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (965.17,660.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1013     0.8013 r    (957.92,660.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9763                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9763 r                                          
  library removal time                                                                                     0.0097     0.9859                                            
  data required time                                                                                                  0.9859                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9859                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0828                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_run_set_done_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9031 r    (949.62,660.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000    1.0650    0.1008     0.8008 r    (956.88,660.79)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9758                                            
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/CK (fd4qd1_hd)                                         0.0000     0.9758 r                                          
  library removal time                                                                                     0.0097     0.9855                                            
  data required time                                                                                                  0.9855                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9855                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0824                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (989.22,247.16)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984     0.7984 r    (996.48,247.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9734                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9734 r                                          
  library removal time                                                                                     0.0097     0.9831                                            
  data required time                                                                                                  0.9831                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9831                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0800                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (988.78,250.48)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984     0.7984 r    (996.04,250.40)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9734                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9734 r                                          
  library removal time                                                                                     0.0097     0.9831                                            
  data required time                                                                                                  0.9831                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9831                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0800                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (999.78,247.16)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984     0.7984 r    (1007.04,247.24)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9734                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9734 r                                          
  library removal time                                                                                     0.0097     0.9830                                            
  data required time                                                                                                  0.9830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9830                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0800                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (978.22,250.48)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984     0.7984 r    (985.48,250.40)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9734                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9734 r                                          
  library removal time                                                                                     0.0097     0.9830                                            
  data required time                                                                                                  0.9830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9830                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0799                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (1000.66,254.37)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984     0.7984 r    (1007.92,254.45)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9734                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9734 r                                          
  library removal time                                                                                     0.0097     0.9830                                            
  data required time                                                                                                  0.9830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9830                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0799                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (999.34,257.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0983    0.7983 r    (1006.60,257.60)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9733                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9733 r                                          
  library removal time                                                                                     0.0097     0.9830                                            
  data required time                                                                                                  0.9830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9830                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0799                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (976.03,257.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0983     0.7983 r    (983.28,257.60)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9733                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9733 r                                          
  library removal time                                                                                     0.0097     0.9829                                            
  data required time                                                                                                  0.9829                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9829                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0799                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (1000.66,264.88)       d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0982    0.7982 r    (1007.92,264.80)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9732                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)                                      0.0000     0.9732 r                                          
  library removal time                                                                                     0.0097     0.9829                                            
  data required time                                                                                                  0.9829                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9829                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0798                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (983.51,264.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0981    0.7981 r    (990.76,264.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9731                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9731 r                                          
  library removal time                                                                                     0.0097     0.9828                                            
  data required time                                                                                                  0.9828                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9828                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0797                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (995.83,268.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0981    0.7981 r    (1003.08,268.85)       d              1.05
  clock uncertainty                                                                                        0.1750     0.9731                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9731 r                                          
  library removal time                                                                                     0.0097     0.9828                                            
  data required time                                                                                                  0.9828                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9828                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0797                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (988.34,272.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0979    0.7979 r    (995.60,271.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9729                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9729 r                                          
  library removal time                                                                                     0.0097     0.9826                                            
  data required time                                                                                                  0.9826                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9826                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0795                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (982.62,290.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0966     0.7966 r    (989.88,290.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9716                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9716 r                                          
  library removal time                                                                                     0.0097     0.9813                                            
  data required time                                                                                                  0.9813                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9813                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0782                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (977.93,293.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0946     0.7946 r    (970.68,293.60)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9696                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9696 r                                          
  library removal time                                                                                     0.0097     0.9793                                            
  data required time                                                                                                  0.9793                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9793                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0762                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (977.49,304.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0946     0.7946 r    (970.24,304.85)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9696                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9696 r                                          
  library removal time                                                                                     0.0097     0.9792                                            
  data required time                                                                                                  0.9792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9792                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0762                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (982.34,300.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0946     0.7946 r    (975.08,300.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9696                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9696 r                                          
  library removal time                                                                                     0.0097     0.9792                                            
  data required time                                                                                                  0.9792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9792                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0761                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (966.78,308.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0945     0.7945 r    (974.04,307.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9695                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9695 r                                          
  library removal time                                                                                     0.0097     0.9792                                            
  data required time                                                                                                  0.9792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9792                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0761                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (969.58,254.37)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0930     0.7930 r    (962.32,254.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9680                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9680 r                                          
  library removal time                                                                                     0.0097     0.9777                                            
  data required time                                                                                                  0.9777                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9777                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0746                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (961.07,261.57)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0930     0.7930 r    (968.32,261.64)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9680                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9680 r                                          
  library removal time                                                                                     0.0097     0.9776                                            
  data required time                                                                                                  0.9776                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9776                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0746                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (966.78,319.17)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0930     0.7930 r    (974.04,319.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9680                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9680 r                                          
  library removal time                                                                                     0.0097     0.9776                                            
  data required time                                                                                                  0.9776                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9776                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0745                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (977.05,264.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0929    0.7929 r    (969.80,264.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9679                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9679 r                                          
  library removal time                                                                                     0.0097     0.9776                                            
  data required time                                                                                                  0.9776                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9776                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0745                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (973.09,272.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0928    0.7928 r    (965.84,271.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9678                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9678 r                                          
  library removal time                                                                                     0.0097     0.9775                                            
  data required time                                                                                                  0.9775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9775                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0744                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (964.73,268.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0928    0.7928 r    (957.48,268.85)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9678                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9678 r                                          
  library removal time                                                                                     0.0097     0.9775                                            
  data required time                                                                                                  0.9775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9775                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0744                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (957.10,272.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0928     0.7928 r    (964.36,271.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9678                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9678 r                                          
  library removal time                                                                                     0.0097     0.9774                                            
  data required time                                                                                                  0.9774                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9774                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0744                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (953.15,279.27)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0926     0.7926 r    (960.40,279.20)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9676                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9676 r                                          
  library removal time                                                                                     0.0097     0.9772                                            
  data required time                                                                                                  0.9772                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9772                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0742                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/RN (fj2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (970.15,315.25)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)   0.0000   0.0000   0.0000   1.0650    0.0938     0.7938 r    (961.20,315.22)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9688                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)                                        0.0000     0.9688 r                                          
  library removal time                                                                                     0.0083     0.9771                                            
  data required time                                                                                                  0.9771                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9771                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0740                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (950.51,286.48)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0923     0.7923 r    (957.76,286.39)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9673                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9673 r                                          
  library removal time                                                                                     0.0097     0.9770                                            
  data required time                                                                                                  0.9770                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9770                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0739                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (955.93,257.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0922    0.7922 r    (948.68,257.60)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9672                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9672 r                                          
  library removal time                                                                                     0.0097     0.9769                                            
  data required time                                                                                                  0.9769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9769                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0738                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (950.66,261.57)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0922    0.7922 r    (943.40,261.64)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9672                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9672 r                                          
  library removal time                                                                                     0.0097     0.9769                                            
  data required time                                                                                                  0.9769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9769                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0738                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (951.53,268.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0921    0.7921 r    (944.28,268.85)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9671                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9671 r                                          
  library removal time                                                                                     0.0097     0.9768                                            
  data required time                                                                                                  0.9768                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9768                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0737                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (953.15,290.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0921     0.7921 r    (960.40,290.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9671                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9671 r                                          
  library removal time                                                                                     0.0097     0.9767                                            
  data required time                                                                                                  0.9767                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9767                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0737                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (939.51,272.08)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0921    0.7921 r    (946.76,271.99)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9671                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9671 r                                          
  library removal time                                                                                     0.0097     0.9767                                            
  data required time                                                                                                  0.9767                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9767                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0736                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9031 r    (939.07,283.17)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0919    0.7919 r    (946.32,283.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9669                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9669 r                                          
  library removal time                                                                                     0.0097     0.9766                                            
  data required time                                                                                                  0.9766                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9766                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0735                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (938.62,286.48)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0918     0.7918 r    (945.88,286.39)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9668                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9668 r                                          
  library removal time                                                                                     0.0097     0.9765                                            
  data required time                                                                                                  0.9765                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9765                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0734                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (954.03,300.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0918     0.7918 r    (961.28,300.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9668                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9668 r                                          
  library removal time                                                                                     0.0097     0.9764                                            
  data required time                                                                                                  0.9764                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9764                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0733                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (941.27,293.67)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0916     0.7916 r    (948.52,293.60)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9666                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9666 r                                          
  library removal time                                                                                     0.0097     0.9763                                            
  data required time                                                                                                  0.9763                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9763                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0732                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_2_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 r    (942.15,304.77)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0913     0.7913 r    (949.40,304.85)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9663                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9663 r                                          
  library removal time                                                                                     0.0097     0.9760                                            
  data required time                                                                                                  0.9760                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9760                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0729                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6126                     0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0054   0.7054 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7054 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9029 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9029 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9029 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9029 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9029 f    (868.91,456.01)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9029 r    (869.40,455.86)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9029 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9029 r  (982.34,336.88)        d i            1.05
  data arrival time                                                                                                   0.9029                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0910   0.7910 r  (975.08,336.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9660                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd4qd1_hd)                                   0.0000     0.9660 r                                          
  library removal time                                                                                     0.0097     0.9757                                            
  data required time                                                                                                  0.9757                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9757                                            
  data arrival time                                                                                                  -0.9029                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0727                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9031 r    (965.47,336.88)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000     1.0650    0.0906     0.7906 r    (972.72,336.80)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9656                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9656 r                                          
  library removal time                                                                                     0.0097     0.9753                                            
  data required time                                                                                                  0.9753                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9753                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0722                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9031 r    (951.53,311.96)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0906     0.7906 r    (944.28,312.05)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9656                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9656 r                                          
  library removal time                                                                                     0.0097     0.9752                                            
  data required time                                                                                                  0.9752                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9752                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0721                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9031 r    (945.22,599.97)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.0905     0.7905 r    (952.48,600.04)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9655                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)                                        0.0000     0.9655 r                                          
  library removal time                                                                                     0.0097     0.9752                                            
  data required time                                                                                                  0.9752                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9752                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0721                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6126                     0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0054   0.7054 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7054 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9029 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9029 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9029 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9029 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9029 f    (868.91,456.01)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9029 r    (869.40,455.86)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9029 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9029 r    (978.82,340.77)        d i            1.05
  data arrival time                                                                                                   0.9029                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0897    0.7897 r    (971.56,340.85)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9647                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9647 r                                          
  library removal time                                                                                     0.0097     0.9744                                            
  data required time                                                                                                  0.9744                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9744                                            
  data arrival time                                                                                                  -0.9029                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0715                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9031 r    (950.22,319.17)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000     1.0650    0.0899     0.7899 r    (942.96,319.24)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9649                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9649 r                                          
  library removal time                                                                                     0.0097     0.9745                                            
  data required time                                                                                                  0.9745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9745                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0714                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: funccts_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6126                         0.9250    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0056   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7056 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9031 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9031 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (878.72,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9031 f    (877.79,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (879.89,463.24)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9031 f    (880.81,463.16)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9031 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9031 f    (880.44,456.05)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9031 r    (880.91,456.30)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9031 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9031 r    (959.30,326.36)        d i            1.05
  data arrival time                                                                                                   0.9031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6126                                   1.0650    0.0000     0.7000 r    [0.77,1.61]            d              
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000     1.0650    0.0891     0.7891 r    (966.56,326.45)        d              1.05
  clock uncertainty                                                                                        0.1750     0.9641                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                          0.0000     0.9641 r                                          
  library removal time                                                                                     0.0097     0.9737                                            
  data required time                                                                                                  0.9737                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9737                                            
  data arrival time                                                                                                  -0.9031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0706                                            


1
