<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o
slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf -ucf slaveFIFO2b_fpga_top.ucf

</twCmdLine><twDesign>slaveFIFO2b_fpga_top.ncd</twDesign><twDesignPath>slaveFIFO2b_fpga_top.ncd</twDesignPath><twPCF>slaveFIFO2b_fpga_top.pcf</twPCF><twPcfPath>slaveFIFO2b_fpga_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10ns HIGH 50 %;" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" locationPin="RAMB8_X0Y15.CLKAWRCLK" clockNet="clk_100"/><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" locationPin="RAMB8_X0Y15.CLKBRDCLK" clockNet="clk_100"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tockper" slack="8.361" period="10.000" constraintValue="10.000" deviceLimit="1.639" freqLimit="610.128" physResource="clk_out_OBUF/CLK0" logResource="oddr_y/CK0" locationPin="OLOGIC_X8Y63.CLK0" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 37.037000ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="9.085" period="10.010" constraintValue="10.010" deviceLimit="0.925" freqLimit="1081.081" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKOUT0" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="inst_clk/clkout0"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tpllper_CLKIN" slack="15.593" period="37.037" constraintValue="37.037" deviceLimit="52.630" freqLimit="19.001" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKIN1" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="16" type="MAXPERIOD" name="Tpllper_CLKFB" slack="15.593" period="37.037" constraintValue="37.037" deviceLimit="52.630" freqLimit="19.001" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y0.CLKFBOUT" clockNet="inst_clk/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_out = PERIOD &quot;clk_out&quot; 10ns HIGH 50 %;" ScopeName="">TS_clk_out = PERIOD TIMEGRP &quot;clk_out&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_out = PERIOD TIMEGRP &quot;clk_out&quot; 10 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_clk_100_to_clk_100 = FROM &quot;clk_100_ff_posedge&quot; TO &quot;clk_100_ff_posedge&quot; 10 ns;" ScopeName="">TS_clk_100_to_clk_100 = MAXDELAY FROM TIMEGRP &quot;clk_100_ff_posedge&quot; TO TIMEGRP         &quot;clk_100_ff_posedge&quot; 10 ns;</twConstName><twItemCnt>10107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2068</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.422</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point zlp_inst/current_zlp_state_FSM_FFd1_1 (SLICE_X23Y23.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathFromToDelay"><twSlack>4.578</twSlack><twSrc BELType="FF">flagb_d</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twTotPathDel>5.274</twTotPathDel><twClkSkew dest = "0.332" src = "0.373">0.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>flagb_d</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>flagb_d</twComp><twBEL>flagb_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>flagb_d</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1_1</twBEL></twPathDel><twLogDel>0.771</twLogDel><twRouteDel>4.503</twRouteDel><twTotDel>5.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathFromToDelay"><twSlack>5.361</twSlack><twSrc BELType="FF">zlp_inst/current_zlp_state_FSM_FFd3</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twTotPathDel>4.516</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd3</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1_1</twBEL></twPathDel><twLogDel>0.771</twLogDel><twRouteDel>3.745</twRouteDel><twTotDel>4.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathFromToDelay"><twSlack>5.444</twSlack><twSrc BELType="FF">zlp_inst/current_zlp_state_FSM_FFd2</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twTotPathDel>4.445</twTotPathDel><twClkSkew dest = "0.242" src = "0.246">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd2</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1_1</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>3.730</twRouteDel><twTotDel>4.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point zlp_inst/current_zlp_state_FSM_FFd1 (SLICE_X19Y23.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathFromToDelay"><twSlack>4.808</twSlack><twSrc BELType="FF">flagb_d</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew dest = "0.322" src = "0.373">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>flagb_d</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>flagb_d</twComp><twBEL>flagb_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>flagb_d</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.771</twLogDel><twRouteDel>4.263</twRouteDel><twTotDel>5.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>5.596</twSlack><twSrc BELType="FF">zlp_inst/current_zlp_state_FSM_FFd3</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1</twDest><twTotPathDel>4.276</twTotPathDel><twClkSkew dest = "0.142" src = "0.163">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd3</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.771</twLogDel><twRouteDel>3.505</twRouteDel><twTotDel>4.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>5.688</twSlack><twSrc BELType="FF">zlp_inst/current_zlp_state_FSM_FFd2</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd1</twDest><twTotPathDel>4.205</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd2</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.715</twLogDel><twRouteDel>3.490</twRouteDel><twTotDel>4.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point zlp_inst/current_zlp_state_FSM_FFd3_1 (SLICE_X22Y22.DX), 7 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>5.543</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_3</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twTotPathDel>4.328</twTotPathDel><twClkSkew dest = "0.421" src = "0.443">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_3</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_5</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>current_fpga_master_mode_zlp_mode_selected1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>zlp_mode_selected</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.444</twRouteDel><twTotDel>4.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathFromToDelay"><twSlack>6.300</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd2_2</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew dest = "0.244" src = "0.254">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd2_2</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>current_fpga_master_mode_zlp_mode_selected1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>zlp_mode_selected</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.699</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathFromToDelay"><twSlack>6.508</twSlack><twSrc BELType="FF">flagb_d</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twTotPathDel>3.346</twTotPathDel><twClkSkew dest = "0.334" src = "0.373">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>flagb_d</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd3_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>flagb_d</twComp><twBEL>flagb_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>flagb_d</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd3_1</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clk_100_to_clk_100 = MAXDELAY FROM TIMEGRP &quot;clk_100_ff_posedge&quot; TO TIMEGRP
        &quot;clk_100_ff_posedge&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point partial_inst/strob_cnt_0 (SLICE_X20Y14.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="38"><twSlack>0.401</twSlack><twSrc BELType="FF">partial_inst/current_partial_state_FSM_FFd2</twSrc><twDest BELType="FF">partial_inst/strob_cnt_0</twDest><twClkSkew dest = "0.043" src = "0.041">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>partial_inst/current_partial_state_FSM_FFd2</twSrc><twDest BELType='FF'>partial_inst/strob_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>partial_inst/current_partial_state_FSM_FFd2</twComp><twBEL>partial_inst/current_partial_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>partial_inst/current_partial_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>partial_inst/strob_cnt&lt;3&gt;</twComp><twBEL>partial_inst/Mcount_strob_cnt_xor&lt;0&gt;11</twBEL><twBEL>partial_inst/strob_cnt_0</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point stream_out_inst/rd_oe_delay_cnt (SLICE_X12Y6.B5), 1 path
</twPathRptBanner><twRacePath anchorID="39"><twSlack>0.415</twSlack><twSrc BELType="FF">stream_out_inst/current_stream_out_state_FSM_FFd2</twSrc><twDest BELType="FF">stream_out_inst/rd_oe_delay_cnt</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>stream_out_inst/current_stream_out_state_FSM_FFd2</twSrc><twDest BELType='FF'>stream_out_inst/rd_oe_delay_cnt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X12Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>stream_out_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>stream_out_inst/current_stream_out_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>stream_out_inst/current_stream_out_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>stream_out_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>stream_out_inst/rd_oe_delay_cnt_rstpot</twBEL><twBEL>stream_out_inst/rd_oe_delay_cnt</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/write_ptr_5 (SLICE_X4Y28.A6), 1 path
</twPathRptBanner><twRacePath anchorID="40"><twSlack>0.427</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_5</twSrc><twDest BELType="FF">loopback_inst/fifo_inst/write_ptr_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_5</twSrc><twDest BELType='FF'>loopback_inst/fifo_inst/write_ptr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X4Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp><twBEL>loopback_inst/fifo_inst/Result&lt;5&gt;11</twBEL><twBEL>loopback_inst/fifo_inst/write_ptr_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 37.037000ns HIGH 50 %;" ScopeName="">TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;</twConstName><twItemCnt>242</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>84</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.944</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.DIBDI3), 4 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.066</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.860</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.539</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fdata_d&lt;18&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in111</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.261</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>7.800</twRouteDel><twTotDel>8.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.099</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.827</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_5</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fdata_d&lt;18&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in111</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.261</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>5.823</twRouteDel><twTotDel>6.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.166</twSlack><twSrc BELType="FF">loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.773</twTotPathDel><twClkSkew dest = "0.289" src = "0.253">-0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__2</twComp><twBEL>loopback_inst/slrd_loopback_d3__1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fdata_d&lt;18&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in111</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.261</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>5.769</twRouteDel><twTotDel>6.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.DIBDI1), 4 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.077</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.849</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.790</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.999</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>7.789</twRouteDel><twTotDel>8.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.029</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.897</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_5</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.894</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.999</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>5.893</twRouteDel><twTotDel>6.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.102</twSlack><twSrc BELType="FF">loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.837</twTotPathDel><twClkSkew dest = "0.289" src = "0.253">-0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__2</twComp><twBEL>loopback_inst/slrd_loopback_d3__1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.999</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>5.833</twRouteDel><twTotDel>6.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.DIBDI5), 4 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.130</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.796</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd1_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.782</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in141</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.008</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>7.790</twRouteDel><twTotDel>8.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.128</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.798</twTotPathDel><twClkSkew dest = "0.466" src = "0.443">-0.023</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_2</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_5</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.840</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in141</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.008</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>5.848</twRouteDel><twTotDel>6.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.194</twSlack><twSrc BELType="FF">loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>6.745</twTotPathDel><twClkSkew dest = "0.289" src = "0.253">-0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_loopback_d3__1</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__2</twComp><twBEL>loopback_inst/slrd_loopback_d3__1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>loopback_inst/slrd_loopback_d3__1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in141</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.008</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>5.795</twRouteDel><twTotDel>6.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.ADDRAWRADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_7</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.123" src = "0.110">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_7</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X4Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_7</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.ADDRAWRADDR12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.ADDRAWRADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_6</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.123" src = "0.110">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_6</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X4Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.ADDRAWRADDR11</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X0Y15.ADDRAWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.557</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_1</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.572</twTotPathDel><twClkSkew dest = "0.123" src = "0.108">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_1</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X4Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;1&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y15.ADDRAWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y15.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.886" period="10.010" constraintValue="10.010" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" locationPin="RAMB8_X0Y15.CLKAWRCLK" clockNet="clk_100"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.886" period="10.010" constraintValue="10.010" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" locationPin="RAMB8_X0Y15.CLKBRDCLK" clockNet="clk_100"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="8.280" period="10.010" constraintValue="10.010" deviceLimit="1.730" freqLimit="578.035" physResource="inst_clk/clkout1_buf/I0" logResource="inst_clk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="inst_clk/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8ns AFTER &quot;clk&quot; REFERENCE_PIN &quot;clk_out&quot; RISING;" ScopeName="">TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.994</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;11&gt; (N6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twSlack>0.006</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;11&gt;</twDest><twClkDel>0.674</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>6.983</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.713</twRouteDel><twTotDel>0.674</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>N6.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.535</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>N6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata_11_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;11&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>4.535</twRouteDel><twTotDel>6.983</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="73"><twConstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twSlack>1.022</twSlack><twSrc BELType="FF">data_out_reg_11</twSrc><twDest BELType="PAD">fdata&lt;11&gt;</twDest><twClkDel>0.675</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;11&gt;</twClkDest><twDataDel>5.966</twDataDel><twDataSrc>data_out_reg&lt;11&gt;</twDataSrc><twDataDest>fdata&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>0.675</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_reg_11</twSrc><twDest BELType='PAD'>fdata&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>data_out_reg&lt;11&gt;</twComp><twBEL>data_out_reg_11</twBEL></twPathDel><twPathDel><twSite>N6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.557</twDelInfo><twComp>data_out_reg&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>N6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata_11_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;11&gt;</twBEL></twPathDel><twLogDel>2.409</twLogDel><twRouteDel>3.557</twRouteDel><twTotDel>5.966</twTotDel><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;1&gt; (C15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffOut anchorID="76" twDataPathType="twDataPathMaxDelay"><twSlack>0.098</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;1&gt;</twDest><twClkDel>0.674</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>6.891</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;1&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.713</twRouteDel><twTotDel>0.674</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>C15.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.443</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>C15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;1&gt;</twComp><twBEL>fdata_1_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;1&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>4.443</twRouteDel><twTotDel>6.891</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="77"><twConstOffOut anchorID="78" twDataPathType="twDataPathMaxDelay"><twSlack>0.687</twSlack><twSrc BELType="FF">data_out_reg_1</twSrc><twDest BELType="PAD">fdata&lt;1&gt;</twDest><twClkDel>0.673</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;1&gt;</twClkDest><twDataDel>6.303</twDataDel><twDataSrc>data_out_reg&lt;1&gt;</twDataSrc><twDataDest>fdata&lt;1&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.712</twRouteDel><twTotDel>0.673</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_reg_1</twSrc><twDest BELType='PAD'>fdata&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>data_out_reg&lt;1&gt;</twComp><twBEL>data_out_reg_1</twBEL></twPathDel><twPathDel><twSite>C15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.855</twDelInfo><twComp>data_out_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>C15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;1&gt;</twComp><twBEL>fdata_1_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;1&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>3.855</twRouteDel><twTotDel>6.303</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;2&gt; (A15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffOut anchorID="80" twDataPathType="twDataPathMaxDelay"><twSlack>0.098</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;2&gt;</twDest><twClkDel>0.674</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>6.891</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.713</twRouteDel><twTotDel>0.674</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>A15.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.443</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;2&gt;</twComp><twBEL>fdata_2_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;2&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>4.443</twRouteDel><twTotDel>6.891</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="81"><twConstOffOut anchorID="82" twDataPathType="twDataPathMaxDelay"><twSlack>0.724</twSlack><twSrc BELType="FF">data_out_reg_2</twSrc><twDest BELType="PAD">fdata&lt;2&gt;</twDest><twClkDel>0.680</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;3&gt;</twClkDest><twDataDel>6.259</twDataDel><twDataSrc>data_out_reg&lt;3&gt;</twDataSrc><twDataDest>fdata&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.719</twRouteDel><twTotDel>0.680</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_reg_2</twSrc><twDest BELType='PAD'>fdata&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>data_out_reg&lt;3&gt;</twComp><twBEL>data_out_reg_2</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.867</twDelInfo><twComp>data_out_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;2&gt;</twComp><twBEL>fdata_2_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;2&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>6.259</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;0&gt; (C10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twSlack>3.319</twSlack><twSrc BELType="FF">data_out_reg_0</twSrc><twDest BELType="PAD">fdata&lt;0&gt;</twDest><twClkDel>0.317</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;1&gt;</twClkDest><twDataDel>3.339</twDataDel><twDataSrc>data_out_reg&lt;1&gt;</twDataSrc><twDataDest>fdata&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>0.317</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_reg_0</twSrc><twDest BELType='PAD'>fdata&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>data_out_reg&lt;1&gt;</twComp><twBEL>data_out_reg_0</twBEL></twPathDel><twPathDel><twSite>C10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.067</twDelInfo><twComp>data_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;0&gt;</twComp><twBEL>fdata_0_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;0&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>2.067</twRouteDel><twTotDel>3.339</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="85"><twConstOffOut anchorID="86" twDataPathType="twDataPathMinDelay"><twSlack>3.092</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;0&gt;</twDest><twClkDel>0.318</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>3.111</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>0.318</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>C10.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;0&gt;</twComp><twBEL>fdata_0_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;0&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>3.111</twTotDel><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;9&gt; (G9.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffOut anchorID="88" twDataPathType="twDataPathMinDelay"><twSlack>3.166</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;9&gt;</twDest><twClkDel>0.318</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>3.185</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;9&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>0.318</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;9&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>G9.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>G9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;9&gt;</twComp><twBEL>fdata_9_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;9&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>3.185</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="89"><twConstOffOut anchorID="90" twDataPathType="twDataPathMinDelay"><twSlack>3.152</twSlack><twSrc BELType="FF">data_out_reg_9</twSrc><twDest BELType="PAD">fdata&lt;9&gt;</twDest><twClkDel>0.313</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;9&gt;</twClkDest><twDataDel>3.176</twDataDel><twDataSrc>data_out_reg&lt;9&gt;</twDataSrc><twDataDest>fdata&lt;9&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.027</twRouteDel><twTotDel>0.313</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_reg_9</twSrc><twDest BELType='PAD'>fdata&lt;9&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>data_out_reg&lt;9&gt;</twComp><twBEL>data_out_reg_9</twBEL></twPathDel><twPathDel><twSite>G9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>data_out_reg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>G9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;9&gt;</twComp><twBEL>fdata_9_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;9&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>3.176</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;18&gt; (V11.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>3.465</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">fdata&lt;18&gt;</twDest><twClkDel>0.318</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>3.484</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>fdata&lt;18&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;18&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>0.318</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>fdata&lt;18&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>V11.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>V11.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;18&gt;</twComp><twBEL>fdata_18_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;18&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>2.212</twRouteDel><twTotDel>3.484</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="93"><twConstOffOut anchorID="94" twDataPathType="twDataPathMinDelay"><twSlack>3.158</twSlack><twSrc BELType="FF">data_out_reg_18</twSrc><twDest BELType="PAD">fdata&lt;18&gt;</twDest><twClkDel>0.322</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_reg&lt;19&gt;</twClkDest><twDataDel>3.173</twDataDel><twDataSrc>data_out_reg&lt;19&gt;</twDataSrc><twDataDest>fdata&lt;18&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;18&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_reg_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>0.322</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_reg_18</twSrc><twDest BELType='PAD'>fdata&lt;18&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>data_out_reg&lt;19&gt;</twComp><twBEL>data_out_reg_18</twBEL></twPathDel><twPathDel><twSite>V11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>data_out_reg&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>V11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;18&gt;</twComp><twBEL>fdata_18_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;18&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.937</twRouteDel><twTotDel>3.173</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="95" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8ns AFTER &quot;clk&quot; REFERENCE_PIN &quot;clk_out&quot; RISING;" ScopeName="">TIMEGRP &quot;tnm_faddr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.880</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point faddr&lt;0&gt; (N9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstOffOut anchorID="97" twDataPathType="twDataPathMaxDelay"><twSlack>2.120</twSlack><twSrc BELType="FF">fifo_address_d_0</twSrc><twDest BELType="PAD">faddr&lt;0&gt;</twDest><twClkDel>0.670</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fifo_address_d&lt;0&gt;</twClkDest><twDataDel>4.873</twDataDel><twDataSrc>fifo_address_d&lt;0&gt;</twDataSrc><twDataDest>faddr&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>faddr&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fifo_address_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>0.670</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_address_d_0</twSrc><twDest BELType='PAD'>faddr&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp><twBEL>fifo_address_d_0</twBEL></twPathDel><twPathDel><twSite>N9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>N9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>faddr&lt;0&gt;</twComp><twBEL>faddr_0_OBUF</twBEL><twBEL>faddr&lt;0&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>2.481</twRouteDel><twTotDel>4.873</twTotDel><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point faddr&lt;1&gt; (M10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffOut anchorID="99" twDataPathType="twDataPathMaxDelay"><twSlack>2.454</twSlack><twSrc BELType="FF">fifo_address_d_0</twSrc><twDest BELType="PAD">faddr&lt;1&gt;</twDest><twClkDel>0.670</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fifo_address_d&lt;0&gt;</twClkDest><twDataDel>4.539</twDataDel><twDataSrc>fifo_address_d&lt;0&gt;</twDataSrc><twDataDest>faddr&lt;1&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>faddr&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fifo_address_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>0.670</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_address_d_0</twSrc><twDest BELType='PAD'>faddr&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp><twBEL>fifo_address_d_0</twBEL></twPathDel><twPathDel><twSite>M10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>M10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>faddr&lt;1&gt;</twComp><twBEL>faddr_1_OBUF</twBEL><twBEL>faddr&lt;1&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>2.147</twRouteDel><twTotDel>4.539</twTotDel><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_faddr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point faddr&lt;1&gt; (M10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffOut anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>2.682</twSlack><twSrc BELType="FF">fifo_address_d_0</twSrc><twDest BELType="PAD">faddr&lt;1&gt;</twDest><twClkDel>0.314</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fifo_address_d&lt;0&gt;</twClkDest><twDataDel>2.705</twDataDel><twDataSrc>fifo_address_d&lt;0&gt;</twDataSrc><twDataDest>faddr&lt;1&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>faddr&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fifo_address_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.028</twRouteDel><twTotDel>0.314</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_address_d_0</twSrc><twDest BELType='PAD'>faddr&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp><twBEL>fifo_address_d_0</twBEL></twPathDel><twPathDel><twSite>M10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>M10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>faddr&lt;1&gt;</twComp><twBEL>faddr_1_OBUF</twBEL><twBEL>faddr&lt;1&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.469</twRouteDel><twTotDel>2.705</twTotDel><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point faddr&lt;0&gt; (N9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffOut anchorID="103" twDataPathType="twDataPathMinDelay"><twSlack>2.940</twSlack><twSrc BELType="FF">fifo_address_d_0</twSrc><twDest BELType="PAD">faddr&lt;0&gt;</twDest><twClkDel>0.314</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fifo_address_d&lt;0&gt;</twClkDest><twDataDel>2.963</twDataDel><twDataSrc>fifo_address_d&lt;0&gt;</twDataSrc><twDataDest>faddr&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>faddr&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fifo_address_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.028</twRouteDel><twTotDel>0.314</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_address_d_0</twSrc><twDest BELType='PAD'>faddr&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp><twBEL>fifo_address_d_0</twBEL></twPathDel><twPathDel><twSite>N9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>N9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>faddr&lt;0&gt;</twComp><twBEL>faddr_0_OBUF</twBEL><twBEL>faddr&lt;0&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.727</twRouteDel><twTotDel>2.963</twTotDel><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="104" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8ns AFTER &quot;clk&quot; REFERENCE_PIN &quot;clk_out&quot; RISING;" ScopeName="">TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.846</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slwr (N7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffOut anchorID="106" twDataPathType="twDataPathMaxDelay"><twSlack>0.154</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">slwr</twDest><twClkDel>0.674</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>6.835</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>slwr</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>slwr</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.713</twRouteDel><twTotDel>0.674</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>slwr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>N7.O</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.387</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>N7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>slwr</twComp><twBEL>slwr_OBUF</twBEL><twBEL>slwr</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>6.835</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slwr (N7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffOut anchorID="108" twDataPathType="twDataPathMinDelay"><twSlack>4.103</twSlack><twSrc BELType="FF">slwr</twSrc><twDest BELType="PAD">slwr</twDest><twClkDel>0.318</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_OBUF</twClkDest><twDataDel>4.122</twDataDel><twDataSrc>slwr_OBUF</twDataSrc><twDataDest>slwr</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>slwr</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>0.318</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr</twSrc><twDest BELType='PAD'>slwr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_OBUF</twComp><twBEL>slwr</twBEL></twPathDel><twPathDel><twSite>N7.O</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>slwr_OBUF</twComp></twPathDel><twPathDel><twSite>N7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>slwr</twComp><twBEL>slwr_OBUF</twBEL><twBEL>slwr</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>4.122</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="109" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8ns AFTER &quot;clk&quot; REFERENCE_PIN &quot;clk_out&quot; RISING;" ScopeName="">TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.531</twMinOff></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point pktend (M8.PAD), 13 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstOffOut anchorID="111" twDataPathType="twDataPathMaxDelay"><twSlack>0.469</twSlack><twSrc BELType="FF">partial_inst/strob</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.683</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>partial_inst/strob</twClkDest><twDataDel>6.511</twDataDel><twDataSrc>partial_inst/strob</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>partial_inst/strob</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.722</twRouteDel><twTotDel>0.683</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_inst/strob</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X23Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>partial_inst/strob</twComp><twBEL>partial_inst/strob</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>partial_inst/strob</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>pktend2</twComp><twBEL>pktend2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>pktend2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>2.909</twLogDel><twRouteDel>3.602</twRouteDel><twTotDel>6.511</twTotDel><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="112"><twConstOffOut anchorID="113" twDataPathType="twDataPathMaxDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">zlp_inst/strob_cnt_0</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.666</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>zlp_inst/strob_cnt&lt;3&gt;</twClkDest><twDataDel>6.429</twDataDel><twDataSrc>zlp_inst/strob_cnt&lt;3&gt;</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>zlp_inst/strob_cnt_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.705</twRouteDel><twTotDel>0.666</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/strob_cnt_0</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>zlp_inst/strob_cnt&lt;3&gt;</twComp><twBEL>zlp_inst/strob_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>zlp_inst/strob_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pktend1</twComp><twBEL>pktend1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>pktend1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>3.465</twRouteDel><twTotDel>6.429</twTotDel><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="114"><twConstOffOut anchorID="115" twDataPathType="twDataPathMaxDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">zlp_inst/strob_cnt_2</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.666</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>zlp_inst/strob_cnt&lt;3&gt;</twClkDest><twDataDel>6.405</twDataDel><twDataSrc>zlp_inst/strob_cnt&lt;3&gt;</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>zlp_inst/strob_cnt_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.149</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.039</twLogDel><twRouteDel>3.705</twRouteDel><twTotDel>0.666</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zlp_inst/strob_cnt_2</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>zlp_inst/strob_cnt&lt;3&gt;</twComp><twBEL>zlp_inst/strob_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>zlp_inst/strob_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pktend1</twComp><twBEL>pktend1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>pktend1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>6.405</twTotDel><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point pktend (M8.PAD), 13 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstOffOut anchorID="117" twDataPathType="twDataPathMinDelay"><twSlack>3.625</twSlack><twSrc BELType="FF">partial_inst/short_pkt_cnt_2</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.317</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>partial_inst/short_pkt_cnt&lt;3&gt;</twClkDest><twDataDel>3.645</twDataDel><twDataSrc>partial_inst/short_pkt_cnt&lt;3&gt;</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>partial_inst/short_pkt_cnt_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>0.317</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>partial_inst/short_pkt_cnt_2</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>partial_inst/short_pkt_cnt&lt;3&gt;</twComp><twBEL>partial_inst/short_pkt_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>partial_inst/short_pkt_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pktend2</twComp><twBEL>pktend2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>pktend2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.645</twTotDel><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="118"><twConstOffOut anchorID="119" twDataPathType="twDataPathMinDelay"><twSlack>3.603</twSlack><twSrc BELType="FF">partial_inst/short_pkt_cnt_0</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.317</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>partial_inst/short_pkt_cnt&lt;3&gt;</twClkDest><twDataDel>3.623</twDataDel><twDataSrc>partial_inst/short_pkt_cnt&lt;3&gt;</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>partial_inst/short_pkt_cnt_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>0.317</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>partial_inst/short_pkt_cnt_0</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>partial_inst/short_pkt_cnt&lt;3&gt;</twComp><twBEL>partial_inst/short_pkt_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>partial_inst/short_pkt_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pktend2</twComp><twBEL>pktend2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>pktend2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>1.982</twRouteDel><twTotDel>3.623</twTotDel><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="120"><twConstOffOut anchorID="121" twDataPathType="twDataPathMinDelay"><twSlack>3.556</twSlack><twSrc BELType="FF">zlp_inst/strob</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.313</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>zlp_inst/strob</twClkDest><twDataDel>3.580</twDataDel><twDataSrc>zlp_inst/strob</twDataSrc><twDataDest>pktend</twDataDest><twOff>8.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>zlp_inst/strob</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.216</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-1.714</twLogDel><twRouteDel>2.027</twRouteDel><twTotDel>0.313</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zlp_inst/strob</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X18Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>zlp_inst/strob</twComp><twBEL>zlp_inst/strob</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>zlp_inst/strob</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pktend1</twComp><twBEL>pktend1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pktend1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slcs_OBUF</twComp><twBEL>pktend3</twBEL></twPathDel><twPathDel><twSite>M8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>pktend_OBUF</twComp></twPathDel><twPathDel><twSite>M8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>1.949</twRouteDel><twTotDel>3.580</twTotDel><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="122" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5ns BEFORE &quot;clk&quot; RISING;" ScopeName="">TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.474</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_11 (SLICE_X7Y14.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.026</twSlack><twSrc BELType="PAD">fdata&lt;11&gt;</twSrc><twDest BELType="FF">fdata_d_11</twDest><twClkDel>0.884</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;11&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;11&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;11&gt;</twSrc><twDest BELType='FF'>fdata_d_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>N6.PAD</twSrcSite><twPathDel><twSite>N6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata&lt;11&gt;</twBEL><twBEL>fdata_11_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.168</twDelInfo><twComp>N36</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>fdata_d&lt;11&gt;</twComp><twBEL>fdata_d_11</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>3.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.463</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.477</twLogDel><twRouteDel>3.361</twRouteDel><twTotDel>0.884</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_29 (SLICE_X7Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.040</twSlack><twSrc BELType="PAD">fdata&lt;29&gt;</twSrc><twDest BELType="FF">fdata_d_29</twDest><twClkDel>0.882</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;30&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;29&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;29&gt;</twSrc><twDest BELType='FF'>fdata_d_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>D6.PAD</twSrcSite><twPathDel><twSite>D6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;29&gt;</twComp><twBEL>fdata&lt;29&gt;</twBEL><twBEL>fdata_29_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.152</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>fdata_d&lt;30&gt;</twComp><twBEL>fdata_d_29</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.463</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.477</twLogDel><twRouteDel>3.359</twRouteDel><twTotDel>0.882</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_24 (SLICE_X17Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.049</twSlack><twSrc BELType="PAD">fdata&lt;24&gt;</twSrc><twDest BELType="FF">fdata_d_24</twDest><twClkDel>0.851</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;24&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;24&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;24&gt;</twSrc><twDest BELType='FF'>fdata_d_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;24&gt;</twComp><twBEL>fdata&lt;24&gt;</twBEL><twBEL>fdata_24_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.112</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>fdata_d&lt;24&gt;</twComp><twBEL>fdata_d_24</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.112</twRouteDel><twTotDel>2.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.463</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.477</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>0.851</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_22 (SLICE_X34Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twUnconstOffIn anchorID="130" twDataPathType="twDataPathMinDelay"><twOff>1.316</twOff><twSrc BELType="PAD">fdata&lt;22&gt;</twSrc><twDest BELType="FF">fdata_d_22</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;22&gt;</twSrc><twDest BELType='FF'>fdata_d_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;22&gt;</twComp><twBEL>fdata&lt;22&gt;</twBEL><twBEL>fdata_22_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.929</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>fdata_d&lt;22&gt;</twComp><twBEL>fdata_d_22</twBEL></twPathDel><twLogDel>0.362</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.627</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.067</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>0.312</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_12 (SLICE_X7Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twUnconstOffIn anchorID="132" twDataPathType="twDataPathMinDelay"><twOff>1.322</twOff><twSrc BELType="PAD">fdata&lt;12&gt;</twSrc><twDest BELType="FF">fdata_d_12</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;12&gt;</twSrc><twDest BELType='FF'>fdata_d_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;12&gt;</twComp><twBEL>fdata&lt;12&gt;</twBEL><twBEL>fdata_12_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fdata_d&lt;12&gt;</twComp><twBEL>fdata_d_12</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>1.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.627</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.067</twLogDel><twRouteDel>2.364</twRouteDel><twTotDel>0.297</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_1 (SLICE_X35Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twUnconstOffIn anchorID="134" twDataPathType="twDataPathMinDelay"><twOff>1.338</twOff><twSrc BELType="PAD">fdata&lt;1&gt;</twSrc><twDest BELType="FF">fdata_d_1</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;1&gt;</twSrc><twDest BELType='FF'>fdata_d_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>C15.PAD</twSrcSite><twPathDel><twSite>C15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;1&gt;</twComp><twBEL>fdata&lt;1&gt;</twBEL><twBEL>fdata_1_IOBUF/IBUF</twBEL><twBEL>ProtoComp41.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.933</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fdata_d&lt;2&gt;</twComp><twBEL>fdata_d_1</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.627</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.067</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>0.312</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="135"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="10.000" actualRollup="33.093" errors="0" errorRollup="0" items="0" itemsRollup="242"/><twConstRollup name="TS_inst_clk_clkout0" fullName="TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;" type="child" depth="1" requirement="10.010" prefType="period" actual="8.944" actualRollup="N/A" errors="0" errorRollup="0" items="242" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="136">0</twUnmetConstCnt><twDataSheet anchorID="137" twNameLen="15"><twSUH2ClkList anchorID="138" twDestWidth="9" twPhaseWidth="7"><twDest>clk</twDest><twSUH2Clk ><twSrc>fdata&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.664</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.884</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.765</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.155</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.317</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;8&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.862</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;9&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.063</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;10&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;11&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.474</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.082</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;12&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;13&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.830</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.675</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;14&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.850</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;15&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;16&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.813</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.720</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;17&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;18&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.758</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;19&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;20&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;21&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.105</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;22&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.642</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;23&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;24&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;25&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.066</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.869</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;26&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;27&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;28&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.882</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;29&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.163</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;30&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;31&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.791</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="139" twDestWidth="9" twPhaseWidth="7"><twSrc>clk</twSrc><twClk2Out  twOutPad = "faddr&lt;0&gt;" twMinTime = "2.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.880" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "faddr&lt;1&gt;" twMinTime = "2.682" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;0&gt;" twMinTime = "3.092" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;1&gt;" twMinTime = "3.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;2&gt;" twMinTime = "3.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;3&gt;" twMinTime = "3.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;4&gt;" twMinTime = "3.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;5&gt;" twMinTime = "3.235" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;6&gt;" twMinTime = "3.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.135" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;7&gt;" twMinTime = "3.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;8&gt;" twMinTime = "3.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.002" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;9&gt;" twMinTime = "3.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;10&gt;" twMinTime = "3.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.973" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;11&gt;" twMinTime = "3.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;12&gt;" twMinTime = "3.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;13&gt;" twMinTime = "3.606" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;14&gt;" twMinTime = "3.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;15&gt;" twMinTime = "3.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;16&gt;" twMinTime = "3.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;17&gt;" twMinTime = "3.497" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;18&gt;" twMinTime = "3.158" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;19&gt;" twMinTime = "3.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;20&gt;" twMinTime = "3.283" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;21&gt;" twMinTime = "3.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;22&gt;" twMinTime = "3.670" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;23&gt;" twMinTime = "3.399" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.487" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;24&gt;" twMinTime = "3.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;25&gt;" twMinTime = "3.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;26&gt;" twMinTime = "3.385" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;27&gt;" twMinTime = "3.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;28&gt;" twMinTime = "3.580" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;29&gt;" twMinTime = "3.520" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;30&gt;" twMinTime = "3.478" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;31&gt;" twMinTime = "3.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pktend" twMinTime = "3.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "slwr" twMinTime = "4.103" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="140" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.944</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="141" twDestWidth="9" twMinSlack="0.006" twMaxSlack="1.454" twRelSkew="1.448" ><twConstName>TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "fdata&lt;0&gt;" twSlack = "6.712" twMaxDelayCrnr="f" twMinDelay = "3.092" twMinDelayCrnr="t" twRelSkew = "0.166" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;1&gt;" twSlack = "7.902" twMaxDelayCrnr="f" twMinDelay = "3.752" twMinDelayCrnr="t" twRelSkew = "1.356" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;2&gt;" twSlack = "7.902" twMaxDelayCrnr="f" twMinDelay = "3.702" twMinDelayCrnr="t" twRelSkew = "1.356" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;3&gt;" twSlack = "7.863" twMaxDelayCrnr="f" twMinDelay = "3.836" twMinDelayCrnr="t" twRelSkew = "1.317" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;4&gt;" twSlack = "7.863" twMaxDelayCrnr="f" twMinDelay = "3.706" twMinDelayCrnr="t" twRelSkew = "1.317" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;5&gt;" twSlack = "6.974" twMaxDelayCrnr="f" twMinDelay = "3.235" twMinDelayCrnr="t" twRelSkew = "0.428" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;6&gt;" twSlack = "7.135" twMaxDelayCrnr="f" twMinDelay = "3.534" twMinDelayCrnr="t" twRelSkew = "0.589" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;7&gt;" twSlack = "7.251" twMaxDelayCrnr="f" twMinDelay = "3.443" twMinDelayCrnr="t" twRelSkew = "0.705" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;8&gt;" twSlack = "7.002" twMaxDelayCrnr="f" twMinDelay = "3.271" twMinDelayCrnr="t" twRelSkew = "0.456" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;9&gt;" twSlack = "6.546" twMaxDelayCrnr="f" twMinDelay = "3.152" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;10&gt;" twSlack = "6.973" twMaxDelayCrnr="f" twMinDelay = "3.250" twMinDelayCrnr="t" twRelSkew = "0.427" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;11&gt;" twSlack = "7.994" twMaxDelayCrnr="f" twMinDelay = "3.489" twMinDelayCrnr="t" twRelSkew = "1.448" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;12&gt;" twSlack = "7.404" twMaxDelayCrnr="f" twMinDelay = "3.411" twMinDelayCrnr="t" twRelSkew = "0.858" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;13&gt;" twSlack = "7.658" twMaxDelayCrnr="f" twMinDelay = "3.606" twMinDelayCrnr="t" twRelSkew = "1.112" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;14&gt;" twSlack = "7.696" twMaxDelayCrnr="f" twMinDelay = "3.620" twMinDelayCrnr="t" twRelSkew = "1.150" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;15&gt;" twSlack = "7.545" twMaxDelayCrnr="f" twMinDelay = "3.273" twMinDelayCrnr="t" twRelSkew = "0.999" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;16&gt;" twSlack = "7.545" twMaxDelayCrnr="f" twMinDelay = "3.161" twMinDelayCrnr="t" twRelSkew = "0.999" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;17&gt;" twSlack = "7.004" twMaxDelayCrnr="f" twMinDelay = "3.497" twMinDelayCrnr="t" twRelSkew = "0.458" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;18&gt;" twSlack = "6.998" twMaxDelayCrnr="f" twMinDelay = "3.158" twMinDelayCrnr="t" twRelSkew = "0.452" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;19&gt;" twSlack = "7.374" twMaxDelayCrnr="f" twMinDelay = "3.271" twMinDelayCrnr="t" twRelSkew = "0.828" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;20&gt;" twSlack = "7.374" twMaxDelayCrnr="f" twMinDelay = "3.283" twMinDelayCrnr="t" twRelSkew = "0.828" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;21&gt;" twSlack = "7.634" twMaxDelayCrnr="f" twMinDelay = "3.690" twMinDelayCrnr="t" twRelSkew = "1.088" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;22&gt;" twSlack = "7.628" twMaxDelayCrnr="f" twMinDelay = "3.670" twMinDelayCrnr="t" twRelSkew = "1.082" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;23&gt;" twSlack = "7.487" twMaxDelayCrnr="f" twMinDelay = "3.399" twMinDelayCrnr="t" twRelSkew = "0.941" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;24&gt;" twSlack = "7.525" twMaxDelayCrnr="f" twMinDelay = "3.314" twMinDelayCrnr="t" twRelSkew = "0.979" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;25&gt;" twSlack = "7.554" twMaxDelayCrnr="f" twMinDelay = "3.748" twMinDelayCrnr="t" twRelSkew = "1.008" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;26&gt;" twSlack = "7.554" twMaxDelayCrnr="f" twMinDelay = "3.385" twMinDelayCrnr="t" twRelSkew = "1.008" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;27&gt;" twSlack = "7.239" twMaxDelayCrnr="f" twMinDelay = "3.307" twMinDelayCrnr="t" twRelSkew = "0.693" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;28&gt;" twSlack = "7.239" twMaxDelayCrnr="f" twMinDelay = "3.580" twMinDelayCrnr="t" twRelSkew = "0.693" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;29&gt;" twSlack = "7.533" twMaxDelayCrnr="f" twMinDelay = "3.520" twMinDelayCrnr="t" twRelSkew = "0.987" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;30&gt;" twSlack = "7.533" twMaxDelayCrnr="f" twMinDelay = "3.478" twMinDelayCrnr="t" twRelSkew = "0.987" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;31&gt;" twSlack = "7.148" twMaxDelayCrnr="f" twMinDelay = "3.281" twMinDelayCrnr="t" twRelSkew = "0.602" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="142" twDestWidth="8" twMinSlack="2.120" twMaxSlack="2.454" twRelSkew="0.334" ><twConstName>TIMEGRP &quot;tnm_faddr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "faddr&lt;0&gt;" twSlack = "5.880" twMaxDelayCrnr="f" twMinDelay = "2.940" twMinDelayCrnr="t" twRelSkew = "0.334" ></twOffOutTblRow><twOffOutTblRow twOutPad = "faddr&lt;1&gt;" twSlack = "5.546" twMaxDelayCrnr="f" twMinDelay = "2.682" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="143" twDestWidth="4" twMinSlack="0.154" twMaxSlack="0.154" twRelSkew="0.000" ><twConstName>TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "slwr" twSlack = "7.846" twMaxDelayCrnr="f" twMinDelay = "4.103" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="144" twDestWidth="6" twMinSlack="0.469" twMaxSlack="0.469" twRelSkew="0.000" ><twConstName>TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "pktend" twSlack = "7.531" twMaxDelayCrnr="f" twMinDelay = "3.556" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="145">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn><twWarn anchorID="146">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_faddr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn><twWarn anchorID="147">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn><twWarn anchorID="148">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 8 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="149"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>10461</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1831</twConnCnt></twConstCov><twStats anchorID="150"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>5.422</twMaxFromToDel><twMinInBeforeClk>2.474</twMinInBeforeClk><twMinOutAfterClk>7.994</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Oct 06 09:34:55 2014 </twTimestamp></twFoot><twClientInfo anchorID="151"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 231 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
