;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #-127, 0
	SPL 0, <332
	SUB 12, @15
	SUB @0, @2
	SUB -504, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB 210, @20
	SUB #-127, 0
	SUB 20, @12
	SUB 12, @15
	ADD 270, 60
	SUB @-127, 100
	MOV -7, <-22
	SPL 0, <2
	SUB 270, 60
	MOV @-127, 100
	MOV @-127, 100
	ADD 270, 60
	SUB <0, @3
	SUB <0, @3
	SUB <0, @3
	SUB @121, 106
	ADD 210, 60
	SUB @0, @2
	ADD @127, 106
	SUB @-127, 100
	DJN 410, 30
	ADD #270, <1
	ADD 210, 60
	ADD #270, <1
	SLT <300, 90
	SPL -207, @-120
	SUB 12, @15
	SUB @-127, 100
	SUB -207, <-120
	SUB 12, @10
	JMP 12, <10
	SUB @0, @2
	MOV -1, <-20
	DJN -1, -30
	ADD 210, 60
	MOV -1, <-20
	SUB <0, @3
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 30
