/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Tue Mar  5 12:16:49 2024 GMT

INFO: Created design: dsp_multiplier_accum_with_add_neg. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: dsp_multiplier_accum_with_add_neg
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/analysis/dsp_multiplier_accum_with_add_neg_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/analysis/dsp_multiplier_accum_with_add_neg_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/analysis/dsp_multiplier_accum_with_add_neg_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v' to AST representation.
Generating RTLIL representation for module `\dsp_multiplier_accum_with_add_neg'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top dsp_multiplier_accum_with_add_neg' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg

3.2. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: f4d06f8f48, CPU: user 0.03s system 0.01s, MEM: 15.49 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design dsp_multiplier_accum_with_add_neg is analyzed
INFO: ANL: Top Modules: dsp_multiplier_accum_with_add_neg

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: dsp_multiplier_accum_with_add_neg
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s dsp_multiplier_accum_with_add_neg.ys -l dsp_multiplier_accum_with_add_neg_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/yosys -s dsp_multiplier_accum_with_add_neg.ys -l dsp_multiplier_accum_with_add_neg_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `dsp_multiplier_accum_with_add_neg.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v' to AST representation.
Generating RTLIL representation for module `\dsp_multiplier_accum_with_add_neg'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg

3.2. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-21.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-21.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-22.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-21.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-21.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg

4.17.2. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:32$8 in module dsp_multiplier_accum_with_add_neg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:21$3 in module dsp_multiplier_accum_with_add_neg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1 in module dsp_multiplier_accum_with_add_neg.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 3 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:32$8'.
     1/1: $1\add2[31:0]
Creating decoders for process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:28$5'.
Creating decoders for process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:21$3'.
     1/1: $0\P[31:0]
Creating decoders for process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
     1/4: $0\i4[15:0]
     2/4: $0\i3[15:0]
     3/4: $0\i2[15:0]
     4/4: $0\i1[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dsp_multiplier_accum_with_add_neg.\add2' from process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:32$8'.
No latch inferred for signal `\dsp_multiplier_accum_with_add_neg.\mul' from process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:28$5'.
No latch inferred for signal `\dsp_multiplier_accum_with_add_neg.\add' from process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:28$5'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dsp_multiplier_accum_with_add_neg.\P' using process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:21$3'.
  created $dff cell `$procdff$29' with negative edge clock.
Creating register for signal `\dsp_multiplier_accum_with_add_neg.\i1' using process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
  created $dff cell `$procdff$30' with negative edge clock.
Creating register for signal `\dsp_multiplier_accum_with_add_neg.\i2' using process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
  created $dff cell `$procdff$31' with negative edge clock.
Creating register for signal `\dsp_multiplier_accum_with_add_neg.\i3' using process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
  created $dff cell `$procdff$32' with negative edge clock.
Creating register for signal `\dsp_multiplier_accum_with_add_neg.\i4' using process `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
  created $dff cell `$procdff$33' with negative edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:32$8'.
Removing empty process `dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:32$8'.
Removing empty process `dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:28$5'.
Found and cleaned up 1 empty switch in `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:21$3'.
Removing empty process `dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:21$3'.
Found and cleaned up 1 empty switch in `\dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
Removing empty process `dsp_multiplier_accum_with_add_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:7$1'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.
<suppressed ~2 debug messages>

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module dsp_multiplier_accum_with_add_neg...
Found and reported 0 problems.

4.28. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 22
   Number of wire bits:            419
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add                            3
     $dff                            5
     $mul                            1
     $mux                            6

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$12 in front of them:
        $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:34$9
        $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:36$10

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.
<suppressed ~1 debug messages>

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 32) from port Y of cell dsp_multiplier_accum_with_add_neg.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:29$6 ($add).
Removed top 15 bits (of 32) from port A of cell dsp_multiplier_accum_with_add_neg.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7 ($mul).

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$33 ($dff) from module dsp_multiplier_accum_with_add_neg (D = \D, Q = \i4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$32 ($dff) from module dsp_multiplier_accum_with_add_neg (D = \C, Q = \i3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$31 ($dff) from module dsp_multiplier_accum_with_add_neg (D = \B, Q = \i2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$30 ($dff) from module dsp_multiplier_accum_with_add_neg (D = \A, Q = \i1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$29 ($dff) from module dsp_multiplier_accum_with_add_neg (D = \add2, Q = \P, rval = 0).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.61. Executing OPT_SHARE pass.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 2

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.70. Executing OPT_SHARE pass.

4.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.79. Executing OPT_SHARE pass.

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=32, #remove=0, time=0.12 sec.]

4.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing PEEPOPT pass (run peephole optimizers).

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.87. Executing DEMUXMAP pass.

4.88. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 16
   Number of wire bits:            291
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mul                            1
     $mux                            1
     $sdff                           5

4.89. Executing RS_DSP_MULTADD pass.

4.90. Executing WREDUCE pass (reducing word size of cells).

4.91. Executing RS_DSP_MACC pass.

4.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

4.94. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 19
   Number of wire bits:            356
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $__soft_mul                     1
     $add                            2
     $mux                            1
     $sdff                           5

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~93 debug messages>

4.96. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 25
   Number of wire bits:           1483
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $__RS_MUL20X18                  1
     $add                            2
     $mux                            1
     $sdff                           5

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

4.100. Executing RS_DSP_SIMD pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Executing rs_pack_dsp_regs pass.
<suppressed ~2 debug messages>

4.104. Executing RS_DSP_IO_REGS pass.

4.105. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 46
   Number of wire bits:           1752
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mux                            1
     $sdff                           5
     RS_DSP_MULT                     1

4.106. Executing TECHMAP pass (map to technology primitives).

4.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~26 debug messages>

4.107. Executing TECHMAP pass (map to technology primitives).

4.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.108. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 53
   Number of wire bits:           1851
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mux                            1
     $sdff                           5
     DSP38                           1

4.109. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dsp_multiplier_accum_with_add_neg:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:34$9 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:29$6 ($add).
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:29$6.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:34$9.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:34$9: $auto$alumacc.cc:485:replace_alu$47
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:29$6: $auto$alumacc.cc:485:replace_alu$50
  created 2 $alu and 0 $macc cells.

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.115. Executing OPT_SHARE pass.

4.116. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.119. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 22
   Number of wire bits:            445
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $alu                            2
     $mux                            1
     $sdff                           5
     DSP38                           1

4.120. Executing MEMORY pass.

4.120.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.120.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.120.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.120.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.120.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.120.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.120.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.120.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.120.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.120.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.121. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 22
   Number of wire bits:            445
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $alu                            2
     $mux                            1
     $sdff                           5
     DSP38                           1

4.122. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.125. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.126. Executing Rs_BRAM_Split pass.

4.127. Executing TECHMAP pass (map to technology primitives).

4.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.129. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~6 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~164 debug messages>

4.143. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 71
   Number of wire bits:           1243
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                429
     $_DFF_N_                       96
     $_MUX_                        181
     $_NOT_                         49
     $_XOR_                         53
     CARRY                          49
     DSP38                           1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.
<suppressed ~49 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 50 unused cells and 42 unused wires.
<suppressed ~51 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.156. Executing OPT_SHARE pass.

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 2

4.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.161. Executing TECHMAP pass (map to technology primitives).

4.161.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.161.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.162. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 29
   Number of wire bits:            545
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                328
     $_DFF_N_                       96
     $_MUX_                        130
     $_XOR_                         52
     CARRY                          49
     DSP38                           1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.188. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                 29
   Number of wire bits:            545
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                328
     $_DFF_N_                       96
     $_MUX_                        130
     $_XOR_                         52
     CARRY                          49
     DSP38                           1

   Number of Generic REGs:          96

ABC-DFF iteration : 1

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  328 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 278 gates and 409 wires to a netlist network with 130 inputs and 173 outputs (dfl=1).

4.189.2.1. Executing ABC.
[Time = 0.07 sec.]

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 404 unused wires.
<suppressed ~1 debug messages>

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  328 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 278 gates and 408 wires to a netlist network with 130 inputs and 173 outputs (dfl=1).

4.199.2.1. Executing ABC.
[Time = 0.07 sec.]

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 504 unused wires.
<suppressed ~1 debug messages>

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.209. Executing ABC pass (technology mapping using ABC).

4.209.1. Summary of detected clock domains:
  331 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.209.2. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 281 gates and 411 wires to a netlist network with 130 inputs and 173 outputs (dfl=2).

4.209.2.1. Executing ABC.
[Time = 0.09 sec.]

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 507 unused wires.
<suppressed ~1 debug messages>

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.219. Executing ABC pass (technology mapping using ABC).

4.219.1. Summary of detected clock domains:
  334 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.219.2. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 284 gates and 414 wires to a netlist network with 130 inputs and 173 outputs (dfl=2).

4.219.2.1. Executing ABC.
[Time = 0.09 sec.]

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 510 unused wires.
<suppressed ~1 debug messages>

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.229. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.233. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.235. Executing OPT_SHARE pass.

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.242. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.244. Executing OPT_SHARE pass.

4.245. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.253. Executing OPT_SHARE pass.

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.258. Executing BMUXMAP pass.

4.259. Executing DEMUXMAP pass.

4.260. Executing ABC pass (technology mapping using ABC).

4.260.1. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Extracted 185 gates and 395 wires to a netlist network with 210 inputs and 173 outputs (dfl=1).

4.260.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.10 sec. at Pass 2]{map}[6]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.16 sec. at Pass 4]{map}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.20 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.18 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.20 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.15 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.55 sec.
[Time = 3.61 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 395 unused wires.
<suppressed ~1 debug messages>

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.270. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.274. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.276. Executing OPT_SHARE pass.

4.277. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.282. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.283. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.285. Executing OPT_SHARE pass.

4.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.290. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                121
   Number of wire bits:            546
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $_DFF_N_                       96
     $lut                          174
     CARRY                          49
     DSP38                           1

4.291. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.292. Executing RS_DFFSR_CONV pass.

4.293. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                121
   Number of wire bits:            546
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $_DFF_N_                       96
     $lut                          174
     CARRY                          49
     DSP38                           1

4.294. Executing TECHMAP pass (map to technology primitives).

4.294.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.294.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.294.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~390 debug messages>

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.
<suppressed ~631 debug messages>

4.296. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
<suppressed ~600 debug messages>
Removed a total of 200 cells.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 633 unused wires.
<suppressed ~1 debug messages>

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.
<suppressed ~32 debug messages>

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.306. Executing OPT_SHARE pass.

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.311. Executing ABC pass (technology mapping using ABC).

4.311.1. Extracting gate netlist of module `\dsp_multiplier_accum_with_add_neg' to `<abc-temp-dir>/input.blif'..
Extracted 294 gates and 506 wires to a netlist network with 210 inputs and 173 outputs (dfl=1).

4.311.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.14 sec. at Pass 2]{map}[6]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.16 sec. at Pass 4]{map}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.20 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 210  #Luts =   174  Max Lvl =   2  Avg Lvl =   1.01  [   0.16 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.61 sec.
[Time = 3.68 sec.]

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_multiplier_accum_with_add_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_multiplier_accum_with_add_neg.
Performed a total of 0 changes.

4.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_multiplier_accum_with_add_neg'.
Removed a total of 0 cells.

4.317. Executing OPT_SHARE pass.

4.318. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..
Removed 0 unused cells and 489 unused wires.
<suppressed ~1 debug messages>

4.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_multiplier_accum_with_add_neg.

RUN-OPT ITERATIONS DONE : 1

4.321. Executing HIERARCHY pass (managing design hierarchy).

4.321.1. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg

4.321.2. Analyzing design hierarchy..
Top module:  \dsp_multiplier_accum_with_add_neg
Removed 0 unused modules.

4.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_multiplier_accum_with_add_neg..

4.323. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                121
   Number of wire bits:            546
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $lut                          174
     CARRY                          49
     DFFNRE                         96
     DSP38                           1

4.324. Executing TECHMAP pass (map to technology primitives).

4.324.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.324.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~294 debug messages>

4.325. Printing statistics.

=== dsp_multiplier_accum_with_add_neg ===

   Number of wires:                469
   Number of wire bits:           1171
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     CARRY                          49
     DFFNRE                         96
     DSP38                           1
     LUT2                          109
     LUT3                           32
     LUT4                           30
     LUT5                            1
     LUT6                            2

   Number of LUTs:                 174
   Number of REGs:                  96
   Number of CARRY ADDERs:          49
   Number of CARRY CHAINs:           2 (1x17, 1x32)

5. Executing Verilog backend.
Dumping module `\dsp_multiplier_accum_with_add_neg'.

6. Executing BLIF backend.
Run Script

7. Executing Verilog backend.
Dumping module `\dsp_multiplier_accum_with_add_neg'.
Dumping module `\interface_dsp_multiplier_accum_with_add_neg'.

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\fabric_dsp_multiplier_accum_with_add_neg'.

10. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ac2f87e1ee, CPU: user 1.56s system 0.07s, MEM: 26.46 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 6x abc (33 sec), 0% 6x write_verilog (0 sec), ...
INFO: SYN: Design dsp_multiplier_accum_with_add_neg is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: dsp_multiplier_accum_with_add_neg
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --main --top-module co_sim_dsp_multiplier_accum_with_add_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v:154:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                      : ... Suggest add newline.
  154 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:38:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                    : ... Suggest add newline.
   38 | endmodule
      |          ^
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3138:9: Cell has missing pin: 'COUT'
 3138 |   CARRY \$auto$alumacc.cc:485:replace_alu$47.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3416:9: Cell has missing pin: 'CIN'
 3416 |   CARRY \$auto$alumacc.cc:485:replace_alu$47.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3416:9: Cell has missing pin: 'O'
 3416 |   CARRY \$auto$alumacc.cc:485:replace_alu$47.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3423:9: Cell has missing pin: 'COUT'
 3423 |   CARRY \$auto$alumacc.cc:485:replace_alu$50.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3566:9: Cell has missing pin: 'CIN'
 3566 |   CARRY \$auto$alumacc.cc:485:replace_alu$50.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3566:9: Cell has missing pin: 'O'
 3566 |   CARRY \$auto$alumacc.cc:485:replace_alu$50.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'ACC_FIR'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'CLK'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'RESET'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'LOAD_ACC'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'SATURATE'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'SHIFT_RIGHT'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'ROUND'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:3583:5: Cell has missing pin: 'SUBTRACT'
 3583 |   ) \$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v:30$7  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-UNDRIVEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15: Bits of signal are not driven: '$auto$alumacc.cc:485:replace_alu$50.S'[16]
                                                                                                                                                                                                                                                 : ... note: In instance 'co_sim_dsp_multiplier_accum_with_add_neg.netlist'
  828 |   wire [16:0] \$auto$alumacc.cc:485:replace_alu$50.S ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:824:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C'
  824 |   wire [17:0] \$auto$alumacc.cc:485:replace_alu$50.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:824:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.add'
  853 |   wire [31:0] add;
      |               ^~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S'
  828 |   wire [16:0] \$auto$alumacc.cc:485:replace_alu$50.S ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C'
  816 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$47.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$47.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_dsp_multiplier_accum_with_add_neg.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__main.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__DepSet_h52bbc385__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__DepSet_h022dbe45__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__DepSet_h70af9fe0__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__TraceDecls__0__Slow.cpp > Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.o Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp
In file included from Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp:17:
Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp: In constructor ‘Vco_sim_dsp_multiplier_accum_with_add_neg__Syms::Vco_sim_dsp_multiplier_accum_with_add_neg__Syms(VerilatedContext*, const char*, Vco_sim_dsp_multiplier_accum_with_add_neg*)’:
Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp:243:287: error: cannot convert ‘std::__cxx11::basic_string<char>’ to ‘const char*’
  243 |     __Vscope_co_sim_dsp_multiplier_accum_with_add_neg__netlist____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.configure(this, name(), "co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc", "$mul$/nfs_scratch\000VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc"s, -9, VerilatedScope::SCOPE_OTHER);
      |                                                                                                                                                                                                                                                                                               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
      |                                                                                                                                                                                                                                                                                               |
      |                                                                                                                                                                                                                                                                                               std::__cxx11::basic_string<char>
In file included from Vco_sim_dsp_multiplier_accum_with_add_neg__pch.h:21,
                 from Vco_sim_dsp_multiplier_accum_with_add_neg.cpp:4,
                 from Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp:3:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated.h:656:32: note:   initializing argument 4 of ‘void VerilatedScope::configure(VerilatedSyms*, const char*, const char*, const char*, int8_t, const VerilatedScope::Type&)’
  656 |                    const char* identifier, int8_t timeunit, const Type& type) VL_MT_UNSAFE;
      |                    ~~~~~~~~~~~~^~~~~~~~~~
make: *** [Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.o] Error 1
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/simulate_gate/obj_dir'
%Error: make -C obj_dir -f Vco_sim_dsp_multiplier_accum_with_add_neg.mk -j 1 exited with 2
%Error: Command Failed ulimit -s unlimited 2>/dev/null; exec /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator_bin -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst --main --top-module co_sim_dsp_multiplier_accum_with_add_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v
ERROR: SGT: Design dsp_multiplier_accum_with_add_neg simulation compilation failed!

ERROR: SGT: Design dsp_multiplier_accum_with_add_neg simulation failed!

Design dsp_multiplier_accum_with_add_neg simulation compilation failed!
Design dsp_multiplier_accum_with_add_neg simulation failed!

    while executing
"simulate gate verilator"
    (file "../raptor_tcl.tcl" line 27)
