// Seed: 1795244237
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wand id_8,
    output supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input uwire id_15,
    input tri id_16
);
  assign id_8 = id_5;
endmodule
module module_1 (
    output tri1  id_0
    , id_13,
    input  wand  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output uwire id_4
    , id_14, id_15,
    input  wand  id_5,
    output tri1  id_6,
    output tri0  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    output wor   id_10,
    output tri   id_11
);
  assign id_13 = 1 !=? id_5;
  module_0(
      id_8,
      id_2,
      id_4,
      id_5,
      id_4,
      id_2,
      id_7,
      id_5,
      id_4,
      id_10,
      id_4,
      id_2,
      id_8,
      id_8,
      id_8,
      id_1,
      id_2
  );
endmodule
