
---------- Begin Simulation Statistics ----------
final_tick                                  253373500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854528                       # Number of bytes of host memory used
host_op_rate                                   176879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.26                       # Real time elapsed on the host
host_tick_rate                               77614958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500004                       # Number of instructions simulated
sim_ops                                        577416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000253                       # Number of seconds simulated
sim_ticks                                   253373500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.001832                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60773                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63304                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3623                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             97928                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             745                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              560                       # Number of indirect misses.
system.cpu.branchPred.lookups                  150072                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21188                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          153                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    179226                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175881                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2844                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     125971                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36829                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           55064                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500810                       # Number of instructions committed
system.cpu.commit.committedOps                 578222                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       416447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.388465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.413456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       237605     57.06%     57.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        75229     18.06%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32447      7.79%     82.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16881      4.05%     86.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5394      1.30%     88.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4308      1.03%     89.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4570      1.10%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3184      0.76%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36829      8.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       416447                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18534                       # Number of function calls committed.
system.cpu.commit.int_insts                    519669                       # Number of committed integer instructions.
system.cpu.commit.loads                        113713                       # Number of loads committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           400382     69.24%     69.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.01%     69.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              7      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             9      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              70      0.01%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              71      0.01%     69.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          113713     19.67%     88.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          63777     11.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            578222                       # Class of committed instruction
system.cpu.commit.refs                         177490                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       764                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500004                       # Number of Instructions Simulated
system.cpu.committedOps                        577416                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.013488                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.013488                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                229824                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   792                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                59434                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 655543                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    86438                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     86397                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2903                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2250                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19403                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      150072                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    101962                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        276942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1877                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         597258                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.296147                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             144262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              82146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.178609                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             424965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.617161                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.670054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   272389     64.10%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19463      4.58%     68.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28107      6.61%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26288      6.19%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8204      1.93%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    13522      3.18%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5363      1.26%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    12940      3.04%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    38689      9.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               424965                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           81783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3247                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132738                       # Number of branches executed
system.cpu.iew.exec_nop                           901                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.214517                       # Inst execution rate
system.cpu.iew.exec_refs                       189671                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67503                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6209                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                123716                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               607                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                70230                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              633723                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                122168                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4439                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                615454                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   291                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2903                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   322                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2249                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1846                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6453                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2400                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            847                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    559298                       # num instructions consuming a value
system.cpu.iew.wb_count                        610141                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.587984                       # average fanout of values written-back
system.cpu.iew.wb_producers                    328858                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.204032                       # insts written-back per cycle
system.cpu.iew.wb_sent                         611799                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   659277                       # number of integer regfile reads
system.cpu.int_regfile_writes                  446562                       # number of integer regfile writes
system.cpu.ipc                               0.986692                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.986692                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                21      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                428082     69.06%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.01%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   7      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 15      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   87      0.01%     69.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.01%     69.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   84      0.01%     69.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  59      0.01%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               123111     19.86%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68275     11.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 619893                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9420                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015196                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2526     26.82%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.06%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.05%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3349     35.55%     62.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3534     37.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 628337                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1672610                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       609294                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            686917                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     632750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    619893                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           55403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               318                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        31527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        424965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.458692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.007825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              211833     49.85%     49.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67969     15.99%     65.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               40844      9.61%     75.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               36761      8.65%     84.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               29293      6.89%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10565      2.49%     93.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12135      2.86%     96.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7374      1.74%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8191      1.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          424965                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.223277                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    955                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1879                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          847                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1338                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               208                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              956                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               123716                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               70230                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  523728                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    138                       # number of misc regfile writes
system.cpu.numCycles                           506748                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8983                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                588900                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2905                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    95012                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                930466                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 644047                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              655579                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     97225                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2823                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2903                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 21696                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    66668                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           690658                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         199146                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              11617                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     87564                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1471                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1012462                       # The number of ROB reads
system.cpu.rob.rob_writes                     1275115                       # The number of ROB writes
system.cpu.timesIdled                            1367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1027                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     396                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1194                       # Transaction distribution
system.membus.trans_dist::ReadExReq               352                       # Transaction distribution
system.membus.trans_dist::ReadExResp              352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1194                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        98944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   98944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1556                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1922500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8217000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1755                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           10                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       256320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        49024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 305344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000343                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2914     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4315000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            987999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3375000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   97                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1359                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1262                       # number of overall hits
system.l2.overall_hits::.cpu.data                  97                       # number of overall hits
system.l2.overall_hits::total                    1359                       # number of overall hits
system.l2.demand_misses::.cpu.inst                988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1546                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               988                       # number of overall misses
system.l2.overall_misses::.cpu.data               558                       # number of overall misses
system.l2.overall_misses::total                  1546                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     45098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        122882500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77784500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     45098000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       122882500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              655                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             655                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.439111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.851908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.439111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.851908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78729.251012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80820.788530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79484.152652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78729.251012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80820.788530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79484.152652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     39518000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    107422500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     39518000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    107422500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.439111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.851908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.439111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.851908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68729.251012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70820.788530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69484.152652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68729.251012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70820.788530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69484.152652                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1755                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     27679500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27679500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78634.943182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78634.943182                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68634.943182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68634.943182                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.439111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.439111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78729.251012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78729.251012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.439111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.439111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68729.251012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68729.251012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            95                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                95                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17418500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17418500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.684385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84555.825243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84555.825243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.684385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.684385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74555.825243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74555.825243                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1264.441985                       # Cycle average of tags in use
system.l2.tags.total_refs                        4887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1553                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.146813                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.638599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       819.746557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       440.056830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.047394                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     40729                       # Number of tag accesses
system.l2.tags.data_accesses                    40729                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          63232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              98944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        63232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63232                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1546                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         249560432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         140946074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390506505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    249560432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        249560432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        249560432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        140946074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            390506505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000551500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14805500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43793000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9576.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28326.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1171                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.385027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.644919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.996625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          125     33.42%     33.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113     30.21%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57     15.24%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      5.61%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.48%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.60%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.41%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.60%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          374                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  98944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   98944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     252084500                       # Total gap between requests
system.mem_ctrls.avgGap                     163055.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        63232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 249560431.536841869354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 140946073.681738615036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27242500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16550500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27573.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29660.39                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6247500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         74742390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         34354560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          137294550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.866257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     88535000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    156518500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4790940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         73831530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         35121600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          135227760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.709168                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     90669250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    154384250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        99341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            99341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        99341                       # number of overall hits
system.cpu.icache.overall_hits::total           99341                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2621                       # number of overall misses
system.cpu.icache.overall_misses::total          2621                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114247499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114247499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114247499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114247499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       101962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       101962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       101962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       101962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025706                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025706                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025706                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025706                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43589.278520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43589.278520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43589.278520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43589.278520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1755                       # number of writebacks
system.cpu.icache.writebacks::total              1755                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          371                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          371                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          371                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          371                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94505999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94505999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94505999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94505999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42002.666222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42002.666222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42002.666222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42002.666222                       # average overall mshr miss latency
system.cpu.icache.replacements                   1755                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        99341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           99341                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2621                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114247499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114247499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       101962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       101962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43589.278520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43589.278520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          371                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          371                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94505999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94505999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42002.666222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42002.666222                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.198150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              101591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.151556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.198150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            206174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           206174                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       179100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           179100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       179265                       # number of overall hits
system.cpu.dcache.overall_hits::total          179265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2408                       # number of overall misses
system.cpu.dcache.overall_misses::total          2408                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    157917453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    157917453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    157917453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    157917453                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       181505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       181505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       181673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       181673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65662.142620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65662.142620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65580.337625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65580.337625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.423077                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          111                       # number of writebacks
system.cpu.dcache.writebacks::total               111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1744                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          664                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47052994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47052994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47308494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47308494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003642                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003642                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003655                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71184.559758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71184.559758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71247.731928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71247.731928                       # average overall mshr miss latency
system.cpu.dcache.replacements                    228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       117088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          117088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62171.933086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62171.933086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18510500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18510500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62324.915825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62324.915825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124246456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124246456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66799.169892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66799.169892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28326997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28326997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79347.330532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79347.330532                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          165                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           165                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.025641                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025641                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           32                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           366.179828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              179999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               665                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            270.675188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   366.179828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.715195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            364153                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           364153                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    253373500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    253373500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
