Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a8eb37c7800049e6aeacdcd27d906000 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalSim_behav xil_defaultlib.FinalSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'segments' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:126]
WARNING: [VRFC 10-5021] port 'displayHex' is not connected on this instance [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div2 [clk_div2_default]
Compiling module xil_defaultlib.randNumTable
Compiling module xil_defaultlib.Big_FSM
Compiling module xil_defaultlib.FSM_Case_0
Compiling module xil_defaultlib.FSM_Case_1
Compiling module xil_defaultlib.FSM_Case_2
Compiling module xil_defaultlib.FSM_Case_3
Compiling module xil_defaultlib.FSM_Case_4
Compiling module xil_defaultlib.FSM_Case_5
Compiling module xil_defaultlib.FSM_Case_6
Compiling module xil_defaultlib.FSM_Case_7
Compiling module xil_defaultlib.FSM_Case_8
Compiling module xil_defaultlib.FSM_Case_9
Compiling module xil_defaultlib.FSM_Case_10
Compiling module xil_defaultlib.FSM_Case_11
Compiling module xil_defaultlib.FSM_Case_12
Compiling module xil_defaultlib.FSM_Case_13
Compiling module xil_defaultlib.FSM_Case_14
Compiling module xil_defaultlib.FSM_Case_15
Compiling module xil_defaultlib.CC_MUX
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture bc_dec of entity xil_defaultlib.BC_DEC [bc_dec_default]
Compiling module xil_defaultlib.other_clock_devider
Compiling module xil_defaultlib.refreshcounter
Compiling module xil_defaultlib.anode_control
Compiling module xil_defaultlib.BCD_contorl
Compiling module xil_defaultlib.BCD_to_Cathodes
Compiling module xil_defaultlib.hexSevSeg
Compiling module xil_defaultlib.FinalProject
Compiling module xil_defaultlib.FinalSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalSim_behav
