[p PRO_MODE GLOBOPT AUTOSTATIC PIC14 PIC14E SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1503 ]
"127 d:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[s S28 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S36 . 1 `S28 1 . 1 0 ]
"173
[s S59 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S61 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S67 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S81 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S83 . 1 `S81 1 . 1 0 ]
"216
[s S99 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S108 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S113 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S138 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S147 . 1 `S138 1 . 1 0 ]
"270
[s S166 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S175 . 1 `S166 1 . 1 0 ]
"297
[s S193 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S202 . 1 `S193 1 . 1 0 ]
"319
[s S219 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S228 . 1 `S219 1 . 1 0 ]
"339
[s S243 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S246 . 1 `S243 1 . 1 0 ]
"374
[s S264 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S271 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S277 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S303 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S311 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S314 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S339 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S343 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S351 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S374 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S383 . 1 `S374 1 . 1 0 ]
"500
[s S402 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S411 . 1 `S402 1 . 1 0 ]
"528
[s S429 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S438 . 1 `S429 1 . 1 0 ]
"551
[s S455 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S464 . 1 `S455 1 . 1 0 ]
"572
[s S479 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S482 . 1 `S479 1 . 1 0 ]
"599
[s S499 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S506 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S513 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S539 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S548 . 1 `S539 1 . 1 0 ]
"663
[s S567 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S570 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S577 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S598 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S603 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S611 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"719
[s S632 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S641 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S644 . 1 `S632 1 . 1 0 `S641 1 . 1 0 ]
"769
[s S673 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S678 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S686 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S689 . 1 `S673 1 . 1 0 `S678 1 . 1 0 `S686 1 . 1 0 ]
"801
[s S714 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S720 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S725 . 1 `S714 1 . 1 0 `S720 1 . 1 0 ]
"827
[s S745 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S748 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S754 . 1 `S745 1 . 1 0 `S748 1 . 1 0 ]
"856
[s S773 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S782 . 1 `S773 1 . 1 0 ]
"880
[s S801 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S810 . 1 `S801 1 . 1 0 ]
"912
[s S830 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S839 . 1 `S830 1 . 1 0 ]
"939
[s S859 . 1 `uc 1 C1NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH 1 0 :2:4 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S865 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 C1NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
]
[u S872 . 1 `S859 1 . 1 0 `S865 1 . 1 0 ]
"969
[s S897 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S906 . 1 `S897 1 . 1 0 ]
"996
[s S926 . 1 `uc 1 C2NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH 1 0 :2:4 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S932 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 C2NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
]
[u S939 . 1 `S926 1 . 1 0 `S932 1 . 1 0 ]
"1022
[s S959 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S962 . 1 `S959 1 . 1 0 ]
"1040
[s S972 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S977 . 1 `S972 1 . 1 0 ]
"1065
[s S992 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 CDAFVR 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S999 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 CDAFVR0 1 0 :1:2 
`uc 1 CDAFVR1 1 0 :1:3 
]
[u S1004 . 1 `S992 1 . 1 0 `S999 1 . 1 0 ]
"1096
[s S1025 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 DACOE2 1 0 :1:4 
`uc 1 DACOE1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[u S1034 . 1 `S1025 1 . 1 0 ]
"1120
[s S1052 . 1 `uc 1 DACR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
]
[s S1055 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
]
[u S1061 . 1 `S1052 1 . 1 0 `S1055 1 . 1 0 ]
"1145
[s S1080 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S1088 . 1 `S1080 1 . 1 0 ]
"1171
[s S1104 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1113 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S1115 . 1 `S1104 1 . 1 0 `S1113 1 . 1 0 ]
"1196
[s S1135 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1144 . 1 `S1135 1 . 1 0 ]
"1218
[s S1158 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S1160 . 1 `S1158 1 . 1 0 ]
"1237
[s S1168 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S1170 . 1 `S1168 1 . 1 0 ]
"1266
[s S1184 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1193 . 1 `S1184 1 . 1 0 ]
"1290
[s S1209 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S1211 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S1214 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1316
[s S1230 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S1237 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S1239 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1359
[s S1268 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S1277 . 1 `S1268 1 . 1 0 ]
"1387
[s S1300 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S1309 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S1311 . 1 `S1300 1 . 1 0 `S1309 1 . 1 0 ]
"1417
[s S1336 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S1345 . 1 `S1336 1 . 1 0 ]
"1444
[s S1367 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S1376 . 1 `S1367 1 . 1 0 ]
"1473
[s S1395 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S1402 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S1404 . 1 `S1395 1 . 1 0 `S1402 1 . 1 0 ]
"1498
[s S1424 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S1431 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S1433 . 1 `S1424 1 . 1 0 `S1431 1 . 1 0 ]
"1523
[s S1453 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S1460 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S1462 . 1 `S1453 1 . 1 0 `S1460 1 . 1 0 ]
"1556
[s S1484 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S1493 . 1 `S1484 1 . 1 0 ]
"1582
[s S1514 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S1523 . 1 `S1514 1 . 1 0 ]
"1604
[s S1540 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1549 . 1 `S1540 1 . 1 0 ]
"1634
[s S1571 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S1580 . 1 `S1571 1 . 1 0 ]
"1660
[s S1601 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S1610 . 1 `S1601 1 . 1 0 ]
"1677
[s S1623 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1632 . 1 `S1623 1 . 1 0 ]
"1705
[s S1651 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S1660 . 1 `S1651 1 . 1 0 ]
"1728
[s S1678 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S1687 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S1691 . 1 `S1678 1 . 1 0 `S1687 1 . 1 0 ]
"1758
[s S1711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S1719 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S1728 . 1 `S1711 1 . 1 0 `S1719 1 . 1 0 ]
"1793
[s S1758 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S1767 . 1 `S1758 1 . 1 0 ]
"1817
[s S1785 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S1794 . 1 `S1785 1 . 1 0 ]
"1837
[s S1809 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S1817 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S1826 . 1 `S1809 1 . 1 0 `S1817 1 . 1 0 ]
"1872
[s S1856 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S1865 . 1 `S1856 1 . 1 0 ]
"1896
[s S1883 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S1892 . 1 `S1883 1 . 1 0 ]
"1916
[s S1907 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S1915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S1924 . 1 `S1907 1 . 1 0 `S1915 1 . 1 0 ]
"1951
[s S1954 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S1963 . 1 `S1954 1 . 1 0 ]
"1975
[s S1981 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S1990 . 1 `S1981 1 . 1 0 ]
"1995
[s S2005 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S2013 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S2022 . 1 `S2005 1 . 1 0 `S2013 1 . 1 0 ]
"2030
[s S2052 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S2061 . 1 `S2052 1 . 1 0 ]
"2054
[s S2079 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S2088 . 1 `S2079 1 . 1 0 ]
"2083
[s S2107 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S2109 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S2116 . 1 `S2107 1 . 1 0 `S2109 1 . 1 0 ]
"2108
[s S2136 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S2138 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S2145 . 1 `S2136 1 . 1 0 `S2138 1 . 1 0 ]
"2134
[s S2165 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S2174 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S2176 . 1 `S2165 1 . 1 0 `S2174 1 . 1 0 ]
"2162
[s S2199 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S2206 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S2212 . 1 `S2199 1 . 1 0 `S2206 1 . 1 0 ]
"2191
[s S2236 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S2244 . 1 `S2236 1 . 1 0 ]
"2215
[s S2258 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S2261 . 1 `S2258 1 . 1 0 ]
"2236
[s S2276 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S2285 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S2294 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S2296 . 1 `S2276 1 . 1 0 `S2285 1 . 1 0 `S2294 1 . 1 0 ]
"2281
[s S2327 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S2334 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S2341 . 1 `S2327 1 . 1 0 `S2334 1 . 1 0 ]
"2317
[s S2366 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2375 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2384 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S2389 . 1 `S2366 1 . 1 0 `S2375 1 . 1 0 `S2384 1 . 1 0 ]
"2364
[s S2424 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S2432 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S2440 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S2444 . 1 `S2424 1 . 1 0 `S2432 1 . 1 0 `S2440 1 . 1 0 ]
"2410
[s S2478 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S2487 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2496 . 1 `S2478 1 . 1 0 `S2487 1 . 1 0 ]
"2455
[s S2527 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S2536 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2545 . 1 `S2527 1 . 1 0 `S2487 1 . 1 0 ]
"2500
[s S2576 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S2585 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2594 . 1 `S2576 1 . 1 0 `S2487 1 . 1 0 ]
"2545
[s S2625 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S2634 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S2643 . 1 `S2625 1 . 1 0 `S2634 1 . 1 0 ]
"2590
[s S2674 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S2683 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S2692 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S2694 . 1 `S2674 1 . 1 0 `S2285 1 . 1 0 `S2692 1 . 1 0 ]
"2635
[s S2725 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S2732 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S2739 . 1 `S2725 1 . 1 0 `S2334 1 . 1 0 ]
"2671
[s S2764 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2773 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2782 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S2787 . 1 `S2764 1 . 1 0 `S2375 1 . 1 0 `S2782 1 . 1 0 ]
"2718
[s S2822 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S2830 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S2838 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S2842 . 1 `S2822 1 . 1 0 `S2432 1 . 1 0 `S2838 1 . 1 0 ]
"2764
[s S2876 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S2885 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2894 . 1 `S2876 1 . 1 0 `S2487 1 . 1 0 ]
"2809
[s S2925 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S2934 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2943 . 1 `S2925 1 . 1 0 `S2487 1 . 1 0 ]
"2854
[s S2974 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S2983 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2992 . 1 `S2974 1 . 1 0 `S2487 1 . 1 0 ]
"2899
[s S3023 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S3032 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S3041 . 1 `S3023 1 . 1 0 `S2634 1 . 1 0 ]
"2939
[s S3064 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S3066 . 1 `S3064 1 . 1 0 ]
"2954
[s S3075 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S3079 . 1 `S3075 1 . 1 0 ]
"2970
[s S3088 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S3090 . 1 `S3088 1 . 1 0 ]
"2981
[s S3096 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S3098 . 1 `S3096 1 . 1 0 ]
"3009
[s S3108 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S3110 . 1 `S3108 1 . 1 0 ]
"3026
[s S3117 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S3119 . 1 `S3117 1 . 1 0 ]
"127
[s S3160 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S3168 . 1 `S28 1 . 1 0 ]
"173
[s S3183 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S3185 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S3191 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S3197 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S3199 . 1 `S81 1 . 1 0 ]
"216
[s S3213 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3222 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S3227 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S3238 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3247 . 1 `S138 1 . 1 0 ]
"270
[s S3257 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3266 . 1 `S166 1 . 1 0 ]
"297
[s S3275 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S3284 . 1 `S193 1 . 1 0 ]
"319
[s S3292 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3301 . 1 `S219 1 . 1 0 ]
"339
[s S3307 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S3310 . 1 `S243 1 . 1 0 ]
"374
[s S3325 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S3332 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S3338 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S3351 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3359 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S3362 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S3376 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S3380 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3388 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S3399 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3408 . 1 `S374 1 . 1 0 ]
"500
[s S3418 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3427 . 1 `S402 1 . 1 0 ]
"528
[s S3436 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S3445 . 1 `S429 1 . 1 0 ]
"551
[s S3453 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3462 . 1 `S455 1 . 1 0 ]
"572
[s S3468 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S3471 . 1 `S479 1 . 1 0 ]
"599
[s S3485 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S3492 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S3499 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S3511 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S3520 . 1 `S539 1 . 1 0 ]
"663
[s S3530 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S3533 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S3540 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S3551 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S3556 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S3564 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"719
[s S3572 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S3581 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S3584 . 1 `S632 1 . 1 0 `S641 1 . 1 0 ]
"769
[s S3601 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S3606 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S3614 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S3617 . 1 `S673 1 . 1 0 `S678 1 . 1 0 `S686 1 . 1 0 ]
"801
[s S3626 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S3632 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S3637 . 1 `S714 1 . 1 0 `S720 1 . 1 0 ]
"827
[s S3646 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S3649 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S3655 . 1 `S745 1 . 1 0 `S748 1 . 1 0 ]
"856
[s S3665 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3674 . 1 `S773 1 . 1 0 ]
"880
[s S3684 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3693 . 1 `S801 1 . 1 0 ]
"912
[s S3704 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S3713 . 1 `S830 1 . 1 0 ]
"939
[s S3724 . 1 `uc 1 C1NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH 1 0 :2:4 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S3730 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 C1NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
]
[u S3737 . 1 `S859 1 . 1 0 `S865 1 . 1 0 ]
"969
[s S3749 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S3758 . 1 `S897 1 . 1 0 ]
"996
[s S3769 . 1 `uc 1 C2NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH 1 0 :2:4 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S3775 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 C2NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
]
[u S3782 . 1 `S926 1 . 1 0 `S932 1 . 1 0 ]
"1022
[s S3789 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S3792 . 1 `S959 1 . 1 0 ]
"1040
[s S3799 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S3804 . 1 `S972 1 . 1 0 ]
"1065
[s S3814 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 CDAFVR 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S3821 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 CDAFVR0 1 0 :1:2 
`uc 1 CDAFVR1 1 0 :1:3 
]
[u S3826 . 1 `S992 1 . 1 0 `S999 1 . 1 0 ]
"1096
[s S3835 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 DACOE2 1 0 :1:4 
`uc 1 DACOE1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[u S3844 . 1 `S1025 1 . 1 0 ]
"1120
[s S3853 . 1 `uc 1 DACR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
]
[s S3856 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
]
[u S3862 . 1 `S1052 1 . 1 0 `S1055 1 . 1 0 ]
"1145
[s S3872 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S3880 . 1 `S1080 1 . 1 0 ]
"1171
[s S3888 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S3897 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S3899 . 1 `S1104 1 . 1 0 `S1113 1 . 1 0 ]
"1196
[s S3908 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3917 . 1 `S1135 1 . 1 0 ]
"1218
[s S3922 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S3924 . 1 `S1158 1 . 1 0 ]
"1237
[s S3930 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S3932 . 1 `S1168 1 . 1 0 ]
"1266
[s S3944 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3953 . 1 `S1184 1 . 1 0 ]
"1290
[s S3960 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S3962 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S3965 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1316
[s S3976 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S3983 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S3985 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1359
[s S4005 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S4014 . 1 `S1268 1 . 1 0 ]
"1387
[s S4028 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S4037 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S4039 . 1 `S1300 1 . 1 0 `S1309 1 . 1 0 ]
"1417
[s S4053 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S4062 . 1 `S1336 1 . 1 0 ]
"1444
[s S4075 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S4084 . 1 `S1367 1 . 1 0 ]
"1473
[s S4094 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S4101 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S4103 . 1 `S1395 1 . 1 0 `S1402 1 . 1 0 ]
"1498
[s S4114 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S4121 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S4123 . 1 `S1424 1 . 1 0 `S1431 1 . 1 0 ]
"1523
[s S4134 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S4141 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S4143 . 1 `S1453 1 . 1 0 `S1460 1 . 1 0 ]
"1556
[s S4156 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S4165 . 1 `S1484 1 . 1 0 ]
"1582
[s S4177 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S4186 . 1 `S1514 1 . 1 0 ]
"1604
[s S4194 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4203 . 1 `S1540 1 . 1 0 ]
"1634
[s S4216 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S4225 . 1 `S1571 1 . 1 0 ]
"1660
[s S4237 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S4246 . 1 `S1601 1 . 1 0 ]
"1677
[s S4250 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4259 . 1 `S1623 1 . 1 0 ]
"1705
[s S4269 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S4278 . 1 `S1651 1 . 1 0 ]
"1728
[s S4287 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S4296 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S4300 . 1 `S1678 1 . 1 0 `S1687 1 . 1 0 ]
"1758
[s S4307 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S4315 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S4324 . 1 `S1711 1 . 1 0 `S1719 1 . 1 0 ]
"1793
[s S4337 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S4346 . 1 `S1758 1 . 1 0 ]
"1817
[s S4355 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S4364 . 1 `S1785 1 . 1 0 ]
"1837
[s S4370 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S4378 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S4387 . 1 `S1809 1 . 1 0 `S1817 1 . 1 0 ]
"1872
[s S4400 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S4409 . 1 `S1856 1 . 1 0 ]
"1896
[s S4418 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S4427 . 1 `S1883 1 . 1 0 ]
"1916
[s S4433 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S4441 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S4450 . 1 `S1907 1 . 1 0 `S1915 1 . 1 0 ]
"1951
[s S4463 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S4472 . 1 `S1954 1 . 1 0 ]
"1975
[s S4481 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S4490 . 1 `S1981 1 . 1 0 ]
"1995
[s S4496 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S4504 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S4513 . 1 `S2005 1 . 1 0 `S2013 1 . 1 0 ]
"2030
[s S4526 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S4535 . 1 `S2052 1 . 1 0 ]
"2054
[s S4544 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S4553 . 1 `S2079 1 . 1 0 ]
"2083
[s S4563 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S4565 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S4572 . 1 `S2107 1 . 1 0 `S2109 1 . 1 0 ]
"2108
[s S4583 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S4585 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S4592 . 1 `S2136 1 . 1 0 `S2138 1 . 1 0 ]
"2134
[s S4603 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S4612 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S4614 . 1 `S2165 1 . 1 0 `S2174 1 . 1 0 ]
"2162
[s S4626 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S4633 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S4639 . 1 `S2199 1 . 1 0 `S2206 1 . 1 0 ]
"2191
[s S4650 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S4658 . 1 `S2236 1 . 1 0 ]
"2215
[s S4664 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S4667 . 1 `S2258 1 . 1 0 ]
"2236
[s S4679 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S4688 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S4697 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S4699 . 1 `S2276 1 . 1 0 `S2285 1 . 1 0 `S2294 1 . 1 0 ]
"2281
[s S4710 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S4717 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S4724 . 1 `S2327 1 . 1 0 `S2334 1 . 1 0 ]
"2317
[s S4735 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4744 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4753 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S4758 . 1 `S2366 1 . 1 0 `S2375 1 . 1 0 `S2384 1 . 1 0 ]
"2364
[s S4770 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S4778 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S4786 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S4790 . 1 `S2424 1 . 1 0 `S2432 1 . 1 0 `S2440 1 . 1 0 ]
"2410
[s S4804 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S4813 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4822 . 1 `S2478 1 . 1 0 `S2487 1 . 1 0 ]
"2455
[s S4835 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S4844 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4853 . 1 `S2527 1 . 1 0 `S2487 1 . 1 0 ]
"2500
[s S4866 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S4875 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4884 . 1 `S2576 1 . 1 0 `S2487 1 . 1 0 ]
"2545
[s S4897 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S4906 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S4915 . 1 `S2625 1 . 1 0 `S2634 1 . 1 0 ]
"2590
[s S4928 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S4937 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S4946 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S4948 . 1 `S2674 1 . 1 0 `S2285 1 . 1 0 `S2692 1 . 1 0 ]
"2635
[s S4959 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S4966 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S4973 . 1 `S2725 1 . 1 0 `S2334 1 . 1 0 ]
"2671
[s S4984 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4993 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5002 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S5007 . 1 `S2764 1 . 1 0 `S2375 1 . 1 0 `S2782 1 . 1 0 ]
"2718
[s S5019 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S5027 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S5035 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S5039 . 1 `S2822 1 . 1 0 `S2432 1 . 1 0 `S2838 1 . 1 0 ]
"2764
[s S5053 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S5062 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5071 . 1 `S2876 1 . 1 0 `S2487 1 . 1 0 ]
"2809
[s S5084 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S5093 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5102 . 1 `S2925 1 . 1 0 `S2487 1 . 1 0 ]
"2854
[s S5115 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S5124 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5133 . 1 `S2974 1 . 1 0 `S2487 1 . 1 0 ]
"2899
[s S5146 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S5155 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S5164 . 1 `S3023 1 . 1 0 `S2634 1 . 1 0 ]
"2939
[s S5169 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S5171 . 1 `S3064 1 . 1 0 ]
"2954
[s S5178 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S5182 . 1 `S3075 1 . 1 0 ]
"2970
[s S5187 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S5189 . 1 `S3088 1 . 1 0 ]
"2981
[s S5193 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S5195 . 1 `S3096 1 . 1 0 ]
"3009
[s S5203 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S5205 . 1 `S3108 1 . 1 0 ]
"3026
[s S5210 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S5212 . 1 `S3117 1 . 1 0 ]
"3033
[s S5215 . 4 `uc 1 close_bit 1 0 :1:0 
`uc 1 show_bit 1 0 :1:1 
`uc 1 LEDB_bit 1 0 :1:2 
`uc 1 warn_bit 1 0 :1:3 
`uc 1 smoke_bit 1 0 :1:4 
`uc 1 overpress_bit 1 0 :1:5 
`uc 1 key 1 0 :1:6 
`uc 1 poweroff_bit 1 0 :1:7 
`uc 1 poweron_bit 1 1 :1:0 
`uc 1 power_bit 1 1 :1:1 
`uc 1 press_bit 1 1 :1:2 
`uc 1 sleep_bit 1 1 :1:3 
`uc 1 USB_bit 1 1 :1:4 
`uc 1 sec_bit 1 1 :1:5 
`uc 1 check_bit 1 1 :1:6 
`uc 1 finish_bit 1 1 :1:7 
`uc 1 sec2_bit 1 2 :1:0 
`uc 1 HOT_bit 1 2 :1:1 
`uc 1 finish1_bit 1 2 :1:2 
`uc 1 wait_bit 1 2 :1:3 
`uc 1 check1_bit 1 2 :1:4 
`uc 1 smoke1_bit 1 2 :1:5 
`uc 1 over_bit 1 2 :1:6 
`uc 1 finish2 1 2 :1:7 
`uc 1 lock_bit 1 3 :1:0 
`uc 1 complete 1 3 :1:1 
]
"7 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[s S5269 . 28 `ui 1 DelayTime 2 0 `uc 1 LEDcount 1 2 `uc 1 LEDtemp 1 3 `uc 1 value_led 1 4 `uc 1 warn 1 5 `uc 1 keydn 1 6 `ui 1 xnum 2 7 `uc 1 presstime 1 9 `ui 1 temp1 2 10 `ui 1 temp2 2 12 `ui 1 Reload 2 14 `ui 1 Count 2 16 `ui 1 ChgCount 2 18 `ui 1 Chgdelay 2 20 `ui 1 Check 2 22 `ui 1 Chgdelay1 2 24 `ui 1 waitCount 2 26 ]
"127 d:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[s S5389 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S5397 . 1 `S28 1 . 1 0 ]
"173
[s S5412 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S5414 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S5420 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S5426 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S5428 . 1 `S81 1 . 1 0 ]
"216
[s S5442 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5451 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S5456 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S5467 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5476 . 1 `S138 1 . 1 0 ]
"270
[s S5486 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5495 . 1 `S166 1 . 1 0 ]
"297
[s S5504 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S5513 . 1 `S193 1 . 1 0 ]
"319
[s S5521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5530 . 1 `S219 1 . 1 0 ]
"339
[s S5536 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S5539 . 1 `S243 1 . 1 0 ]
"374
[s S5554 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S5561 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S5567 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S5580 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5588 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S5591 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S5605 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S5609 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S5617 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S5628 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5637 . 1 `S374 1 . 1 0 ]
"500
[s S5647 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5656 . 1 `S402 1 . 1 0 ]
"528
[s S5665 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S5674 . 1 `S429 1 . 1 0 ]
"551
[s S5682 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5691 . 1 `S455 1 . 1 0 ]
"572
[s S5697 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S5700 . 1 `S479 1 . 1 0 ]
"599
[s S5714 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S5721 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S5728 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S5740 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S5749 . 1 `S539 1 . 1 0 ]
"663
[s S5759 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S5762 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S5769 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S5780 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S5785 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S5793 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"719
[s S5801 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5810 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S5813 . 1 `S632 1 . 1 0 `S641 1 . 1 0 ]
"769
[s S5830 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S5835 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S5843 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S5846 . 1 `S673 1 . 1 0 `S678 1 . 1 0 `S686 1 . 1 0 ]
"801
[s S5855 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S5861 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S5866 . 1 `S714 1 . 1 0 `S720 1 . 1 0 ]
"827
[s S5875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S5878 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S5884 . 1 `S745 1 . 1 0 `S748 1 . 1 0 ]
"856
[s S5894 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5903 . 1 `S773 1 . 1 0 ]
"880
[s S5913 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5922 . 1 `S801 1 . 1 0 ]
"912
[s S5933 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S5942 . 1 `S830 1 . 1 0 ]
"939
[s S5953 . 1 `uc 1 C1NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH 1 0 :2:4 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S5959 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 C1NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
]
[u S5966 . 1 `S859 1 . 1 0 `S865 1 . 1 0 ]
"969
[s S5978 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S5987 . 1 `S897 1 . 1 0 ]
"996
[s S5998 . 1 `uc 1 C2NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH 1 0 :2:4 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S6004 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 C2NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
]
[u S6011 . 1 `S926 1 . 1 0 `S932 1 . 1 0 ]
"1022
[s S6018 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S6021 . 1 `S959 1 . 1 0 ]
"1040
[s S6028 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S6033 . 1 `S972 1 . 1 0 ]
"1065
[s S6043 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 CDAFVR 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S6050 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 CDAFVR0 1 0 :1:2 
`uc 1 CDAFVR1 1 0 :1:3 
]
[u S6055 . 1 `S992 1 . 1 0 `S999 1 . 1 0 ]
"1096
[s S6064 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 DACOE2 1 0 :1:4 
`uc 1 DACOE1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[u S6073 . 1 `S1025 1 . 1 0 ]
"1120
[s S6082 . 1 `uc 1 DACR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
]
[s S6085 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
]
[u S6091 . 1 `S1052 1 . 1 0 `S1055 1 . 1 0 ]
"1145
[s S6101 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S6109 . 1 `S1080 1 . 1 0 ]
"1171
[s S6117 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6126 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S6128 . 1 `S1104 1 . 1 0 `S1113 1 . 1 0 ]
"1196
[s S6137 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6146 . 1 `S1135 1 . 1 0 ]
"1218
[s S6151 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S6153 . 1 `S1158 1 . 1 0 ]
"1237
[s S6159 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S6161 . 1 `S1168 1 . 1 0 ]
"1266
[s S6173 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6182 . 1 `S1184 1 . 1 0 ]
"1290
[s S6189 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S6191 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S6194 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1316
[s S6205 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S6212 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S6214 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1359
[s S6234 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S6243 . 1 `S1268 1 . 1 0 ]
"1387
[s S6257 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S6266 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S6268 . 1 `S1300 1 . 1 0 `S1309 1 . 1 0 ]
"1417
[s S6282 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S6291 . 1 `S1336 1 . 1 0 ]
"1444
[s S6304 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S6313 . 1 `S1367 1 . 1 0 ]
"1473
[s S6323 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S6330 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S6332 . 1 `S1395 1 . 1 0 `S1402 1 . 1 0 ]
"1498
[s S6343 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S6350 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S6352 . 1 `S1424 1 . 1 0 `S1431 1 . 1 0 ]
"1523
[s S6363 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S6370 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S6372 . 1 `S1453 1 . 1 0 `S1460 1 . 1 0 ]
"1556
[s S6385 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S6394 . 1 `S1484 1 . 1 0 ]
"1582
[s S6406 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S6415 . 1 `S1514 1 . 1 0 ]
"1604
[s S6423 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6432 . 1 `S1540 1 . 1 0 ]
"1634
[s S6445 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S6454 . 1 `S1571 1 . 1 0 ]
"1660
[s S6466 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S6475 . 1 `S1601 1 . 1 0 ]
"1677
[s S6479 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6488 . 1 `S1623 1 . 1 0 ]
"1705
[s S6498 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S6507 . 1 `S1651 1 . 1 0 ]
"1728
[s S6516 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S6525 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S6529 . 1 `S1678 1 . 1 0 `S1687 1 . 1 0 ]
"1758
[s S6536 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S6544 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S6553 . 1 `S1711 1 . 1 0 `S1719 1 . 1 0 ]
"1793
[s S6566 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S6575 . 1 `S1758 1 . 1 0 ]
"1817
[s S6584 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S6593 . 1 `S1785 1 . 1 0 ]
"1837
[s S6599 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S6607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S6616 . 1 `S1809 1 . 1 0 `S1817 1 . 1 0 ]
"1872
[s S6629 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S6638 . 1 `S1856 1 . 1 0 ]
"1896
[s S6647 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S6656 . 1 `S1883 1 . 1 0 ]
"1916
[s S6662 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S6670 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S6679 . 1 `S1907 1 . 1 0 `S1915 1 . 1 0 ]
"1951
[s S6692 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S6701 . 1 `S1954 1 . 1 0 ]
"1975
[s S6710 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S6719 . 1 `S1981 1 . 1 0 ]
"1995
[s S6725 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S6733 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S6742 . 1 `S2005 1 . 1 0 `S2013 1 . 1 0 ]
"2030
[s S6755 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S6764 . 1 `S2052 1 . 1 0 ]
"2054
[s S6773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S6782 . 1 `S2079 1 . 1 0 ]
"2083
[s S6792 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S6794 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S6801 . 1 `S2107 1 . 1 0 `S2109 1 . 1 0 ]
"2108
[s S6812 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S6814 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S6821 . 1 `S2136 1 . 1 0 `S2138 1 . 1 0 ]
"2134
[s S6832 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S6841 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S6843 . 1 `S2165 1 . 1 0 `S2174 1 . 1 0 ]
"2162
[s S6855 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S6862 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S6868 . 1 `S2199 1 . 1 0 `S2206 1 . 1 0 ]
"2191
[s S6879 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S6887 . 1 `S2236 1 . 1 0 ]
"2215
[s S6893 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S6896 . 1 `S2258 1 . 1 0 ]
"2236
[s S6908 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S6917 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S6926 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S6928 . 1 `S2276 1 . 1 0 `S2285 1 . 1 0 `S2294 1 . 1 0 ]
"2281
[s S6939 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S6946 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S6953 . 1 `S2327 1 . 1 0 `S2334 1 . 1 0 ]
"2317
[s S6964 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6973 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6982 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S6987 . 1 `S2366 1 . 1 0 `S2375 1 . 1 0 `S2384 1 . 1 0 ]
"2364
[s S6999 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S7007 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S7015 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S7019 . 1 `S2424 1 . 1 0 `S2432 1 . 1 0 `S2440 1 . 1 0 ]
"2410
[s S7033 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S7042 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7051 . 1 `S2478 1 . 1 0 `S2487 1 . 1 0 ]
"2455
[s S7064 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S7073 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7082 . 1 `S2527 1 . 1 0 `S2487 1 . 1 0 ]
"2500
[s S7095 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S7104 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7113 . 1 `S2576 1 . 1 0 `S2487 1 . 1 0 ]
"2545
[s S7126 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S7135 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S7144 . 1 `S2625 1 . 1 0 `S2634 1 . 1 0 ]
"2590
[s S7157 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S7166 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S7175 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S7177 . 1 `S2674 1 . 1 0 `S2285 1 . 1 0 `S2692 1 . 1 0 ]
"2635
[s S7188 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S7195 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S7202 . 1 `S2725 1 . 1 0 `S2334 1 . 1 0 ]
"2671
[s S7213 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7222 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7231 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S7236 . 1 `S2764 1 . 1 0 `S2375 1 . 1 0 `S2782 1 . 1 0 ]
"2718
[s S7248 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S7256 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S7264 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S7268 . 1 `S2822 1 . 1 0 `S2432 1 . 1 0 `S2838 1 . 1 0 ]
"2764
[s S7282 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S7291 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7300 . 1 `S2876 1 . 1 0 `S2487 1 . 1 0 ]
"2809
[s S7313 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S7322 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7331 . 1 `S2925 1 . 1 0 `S2487 1 . 1 0 ]
"2854
[s S7344 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S7353 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7362 . 1 `S2974 1 . 1 0 `S2487 1 . 1 0 ]
"2899
[s S7375 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S7384 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S7393 . 1 `S3023 1 . 1 0 `S2634 1 . 1 0 ]
"2939
[s S7398 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S7400 . 1 `S3064 1 . 1 0 ]
"2954
[s S7407 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S7411 . 1 `S3075 1 . 1 0 ]
"2970
[s S7416 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S7418 . 1 `S3088 1 . 1 0 ]
"2981
[s S7422 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S7424 . 1 `S3096 1 . 1 0 ]
"3009
[s S7432 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S7434 . 1 `S3108 1 . 1 0 ]
"3026
[s S7439 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S7441 . 1 `S3117 1 . 1 0 ]
"127
[s S7455 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S7463 . 1 `S28 1 . 1 0 ]
"173
[s S7478 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S7480 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S7486 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S7492 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S7494 . 1 `S81 1 . 1 0 ]
"216
[s S7508 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S7517 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S7522 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S7533 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7542 . 1 `S138 1 . 1 0 ]
"270
[s S7552 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7561 . 1 `S166 1 . 1 0 ]
"297
[s S7570 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S7579 . 1 `S193 1 . 1 0 ]
"319
[s S7587 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7596 . 1 `S219 1 . 1 0 ]
"339
[s S7602 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S7605 . 1 `S243 1 . 1 0 ]
"374
[s S7620 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S7627 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S7633 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S7646 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S7654 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S7657 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S7671 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S7675 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S7683 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S7694 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7703 . 1 `S374 1 . 1 0 ]
"500
[s S7713 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7722 . 1 `S402 1 . 1 0 ]
"528
[s S7731 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S7740 . 1 `S429 1 . 1 0 ]
"551
[s S7748 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7757 . 1 `S455 1 . 1 0 ]
"572
[s S7763 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S7766 . 1 `S479 1 . 1 0 ]
"599
[s S7780 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S7787 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S7794 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S7806 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S7815 . 1 `S539 1 . 1 0 ]
"663
[s S7825 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S7828 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S7835 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S7846 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S7851 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S7859 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"719
[s S7867 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7876 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S7879 . 1 `S632 1 . 1 0 `S641 1 . 1 0 ]
"769
[s S7896 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S7901 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S7909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S7912 . 1 `S673 1 . 1 0 `S678 1 . 1 0 `S686 1 . 1 0 ]
"801
[s S7921 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S7927 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S7932 . 1 `S714 1 . 1 0 `S720 1 . 1 0 ]
"827
[s S7941 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S7944 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S7950 . 1 `S745 1 . 1 0 `S748 1 . 1 0 ]
"856
[s S7960 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7969 . 1 `S773 1 . 1 0 ]
"880
[s S7979 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7988 . 1 `S801 1 . 1 0 ]
"912
[s S7999 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S8008 . 1 `S830 1 . 1 0 ]
"939
[s S8019 . 1 `uc 1 C1NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH 1 0 :2:4 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S8025 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 C1NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
]
[u S8032 . 1 `S859 1 . 1 0 `S865 1 . 1 0 ]
"969
[s S8044 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S8053 . 1 `S897 1 . 1 0 ]
"996
[s S8064 . 1 `uc 1 C2NCH 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH 1 0 :2:4 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S8070 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 C2NCH2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
]
[u S8077 . 1 `S926 1 . 1 0 `S932 1 . 1 0 ]
"1022
[s S8084 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S8087 . 1 `S959 1 . 1 0 ]
"1040
[s S8094 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S8099 . 1 `S972 1 . 1 0 ]
"1065
[s S8109 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 CDAFVR 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S8116 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 CDAFVR0 1 0 :1:2 
`uc 1 CDAFVR1 1 0 :1:3 
]
[u S8121 . 1 `S992 1 . 1 0 `S999 1 . 1 0 ]
"1096
[s S8130 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 DACOE2 1 0 :1:4 
`uc 1 DACOE1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[u S8139 . 1 `S1025 1 . 1 0 ]
"1120
[s S8148 . 1 `uc 1 DACR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
]
[s S8151 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
]
[u S8157 . 1 `S1052 1 . 1 0 `S1055 1 . 1 0 ]
"1145
[s S8167 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S8175 . 1 `S1080 1 . 1 0 ]
"1171
[s S8183 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8192 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S8194 . 1 `S1104 1 . 1 0 `S1113 1 . 1 0 ]
"1196
[s S8203 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8212 . 1 `S1135 1 . 1 0 ]
"1218
[s S8217 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S8219 . 1 `S1158 1 . 1 0 ]
"1237
[s S8225 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S8227 . 1 `S1168 1 . 1 0 ]
"1266
[s S8239 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8248 . 1 `S1184 1 . 1 0 ]
"1290
[s S8255 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S8257 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S8260 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1316
[s S8271 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S8278 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S8280 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1359
[s S8300 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S8309 . 1 `S1268 1 . 1 0 ]
"1387
[s S8323 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S8332 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S8334 . 1 `S1300 1 . 1 0 `S1309 1 . 1 0 ]
"1417
[s S8348 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S8357 . 1 `S1336 1 . 1 0 ]
"1444
[s S8370 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S8379 . 1 `S1367 1 . 1 0 ]
"1473
[s S8389 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S8396 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S8398 . 1 `S1395 1 . 1 0 `S1402 1 . 1 0 ]
"1498
[s S8409 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S8416 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S8418 . 1 `S1424 1 . 1 0 `S1431 1 . 1 0 ]
"1523
[s S8429 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S8436 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S8438 . 1 `S1453 1 . 1 0 `S1460 1 . 1 0 ]
"1556
[s S8451 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S8460 . 1 `S1484 1 . 1 0 ]
"1582
[s S8472 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S8481 . 1 `S1514 1 . 1 0 ]
"1604
[s S8489 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8498 . 1 `S1540 1 . 1 0 ]
"1634
[s S8511 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S8520 . 1 `S1571 1 . 1 0 ]
"1660
[s S8532 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S8541 . 1 `S1601 1 . 1 0 ]
"1677
[s S8545 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8554 . 1 `S1623 1 . 1 0 ]
"1705
[s S8564 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S8573 . 1 `S1651 1 . 1 0 ]
"1728
[s S8582 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S8591 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S8595 . 1 `S1678 1 . 1 0 `S1687 1 . 1 0 ]
"1758
[s S8602 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S8610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S8619 . 1 `S1711 1 . 1 0 `S1719 1 . 1 0 ]
"1793
[s S8632 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S8641 . 1 `S1758 1 . 1 0 ]
"1817
[s S8650 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S8659 . 1 `S1785 1 . 1 0 ]
"1837
[s S8665 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S8673 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S8682 . 1 `S1809 1 . 1 0 `S1817 1 . 1 0 ]
"1872
[s S8695 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S8704 . 1 `S1856 1 . 1 0 ]
"1896
[s S8713 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S8722 . 1 `S1883 1 . 1 0 ]
"1916
[s S8728 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S8736 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S8745 . 1 `S1907 1 . 1 0 `S1915 1 . 1 0 ]
"1951
[s S8758 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S8767 . 1 `S1954 1 . 1 0 ]
"1975
[s S8776 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S8785 . 1 `S1981 1 . 1 0 ]
"1995
[s S8791 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S8799 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S8808 . 1 `S2005 1 . 1 0 `S2013 1 . 1 0 ]
"2030
[s S8821 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S8830 . 1 `S2052 1 . 1 0 ]
"2054
[s S8839 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S8848 . 1 `S2079 1 . 1 0 ]
"2083
[s S8858 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S8860 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S8867 . 1 `S2107 1 . 1 0 `S2109 1 . 1 0 ]
"2108
[s S8878 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S8880 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S8887 . 1 `S2136 1 . 1 0 `S2138 1 . 1 0 ]
"2134
[s S8898 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S8907 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S8909 . 1 `S2165 1 . 1 0 `S2174 1 . 1 0 ]
"2162
[s S8921 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S8928 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S8934 . 1 `S2199 1 . 1 0 `S2206 1 . 1 0 ]
"2191
[s S8945 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S8953 . 1 `S2236 1 . 1 0 ]
"2215
[s S8959 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S8962 . 1 `S2258 1 . 1 0 ]
"2236
[s S8974 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S8983 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S8992 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S8994 . 1 `S2276 1 . 1 0 `S2285 1 . 1 0 `S2294 1 . 1 0 ]
"2281
[s S9005 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S9012 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S9019 . 1 `S2327 1 . 1 0 `S2334 1 . 1 0 ]
"2317
[s S9030 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9039 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9048 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S9053 . 1 `S2366 1 . 1 0 `S2375 1 . 1 0 `S2384 1 . 1 0 ]
"2364
[s S9065 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S9073 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S9081 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S9085 . 1 `S2424 1 . 1 0 `S2432 1 . 1 0 `S2440 1 . 1 0 ]
"2410
[s S9099 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S9108 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9117 . 1 `S2478 1 . 1 0 `S2487 1 . 1 0 ]
"2455
[s S9130 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S9139 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9148 . 1 `S2527 1 . 1 0 `S2487 1 . 1 0 ]
"2500
[s S9161 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S9170 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9179 . 1 `S2576 1 . 1 0 `S2487 1 . 1 0 ]
"2545
[s S9192 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S9201 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S9210 . 1 `S2625 1 . 1 0 `S2634 1 . 1 0 ]
"2590
[s S9223 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S9232 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S9241 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S9243 . 1 `S2674 1 . 1 0 `S2285 1 . 1 0 `S2692 1 . 1 0 ]
"2635
[s S9254 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S9261 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S9268 . 1 `S2725 1 . 1 0 `S2334 1 . 1 0 ]
"2671
[s S9279 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9288 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9297 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S9302 . 1 `S2764 1 . 1 0 `S2375 1 . 1 0 `S2782 1 . 1 0 ]
"2718
[s S9314 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S9322 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S9330 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S9334 . 1 `S2822 1 . 1 0 `S2432 1 . 1 0 `S2838 1 . 1 0 ]
"2764
[s S9348 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S9357 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9366 . 1 `S2876 1 . 1 0 `S2487 1 . 1 0 ]
"2809
[s S9379 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S9388 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9397 . 1 `S2925 1 . 1 0 `S2487 1 . 1 0 ]
"2854
[s S9410 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S9419 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9428 . 1 `S2974 1 . 1 0 `S2487 1 . 1 0 ]
"2899
[s S9441 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S9450 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S9459 . 1 `S3023 1 . 1 0 `S2634 1 . 1 0 ]
"2939
[s S9464 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S9466 . 1 `S3064 1 . 1 0 ]
"2954
[s S9473 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S9477 . 1 `S3075 1 . 1 0 ]
"2970
[s S9482 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S9484 . 1 `S3088 1 . 1 0 ]
"2981
[s S9488 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S9490 . 1 `S3096 1 . 1 0 ]
"3009
[s S9498 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S9500 . 1 `S3108 1 . 1 0 ]
"3026
[s S9505 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S9507 . 1 `S3117 1 . 1 0 ]
"3033
[s S9510 . 4 `uc 1 close_bit 1 0 :1:0 
`uc 1 show_bit 1 0 :1:1 
`uc 1 LEDB_bit 1 0 :1:2 
`uc 1 warn_bit 1 0 :1:3 
`uc 1 smoke_bit 1 0 :1:4 
`uc 1 overpress_bit 1 0 :1:5 
`uc 1 key 1 0 :1:6 
`uc 1 poweroff_bit 1 0 :1:7 
`uc 1 poweron_bit 1 1 :1:0 
`uc 1 power_bit 1 1 :1:1 
`uc 1 press_bit 1 1 :1:2 
`uc 1 sleep_bit 1 1 :1:3 
`uc 1 USB_bit 1 1 :1:4 
`uc 1 sec_bit 1 1 :1:5 
`uc 1 check_bit 1 1 :1:6 
`uc 1 finish_bit 1 1 :1:7 
`uc 1 sec2_bit 1 2 :1:0 
`uc 1 HOT_bit 1 2 :1:1 
`uc 1 finish1_bit 1 2 :1:2 
`uc 1 wait_bit 1 2 :1:3 
`uc 1 check1_bit 1 2 :1:4 
`uc 1 smoke1_bit 1 2 :1:5 
`uc 1 over_bit 1 2 :1:6 
`uc 1 finish2 1 2 :1:7 
`uc 1 lock_bit 1 3 :1:0 
`uc 1 complete 1 3 :1:1 
]
"40 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\Register.h
[s S9538 . 28 `ui 1 DelayTime 2 0 `uc 1 LEDcount 1 2 `uc 1 LEDtemp 1 3 `uc 1 value_led 1 4 `uc 1 warn 1 5 `uc 1 keydn 1 6 `ui 1 xnum 2 7 `uc 1 presstime 1 9 `ui 1 temp1 2 10 `ui 1 temp2 2 12 `ui 1 Reload 2 14 `ui 1 Count 2 16 `ui 1 ChgCount 2 18 `ui 1 Chgdelay 2 20 `ui 1 Check 2 22 `ui 1 Chgdelay1 2 24 `ui 1 waitCount 2 26 ]
"89 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\Register.c
[v F2991 `(v  1 t 0 ]
"3 bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"11 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\AD.c
[v _GetAD `(ui  1 e 2 0 ]
"51
[v _GetHotV `(ui  1 e 2 0 ]
"63
[v _GetBT `(ui  1 e 2 0 ]
"76
[v _GetIsense `(ui  1 e 2 0 ]
"89
[v _GetUsbV `(ui  1 e 2 0 ]
"100
[v _GetUsbI `(ui  1 e 2 0 ]
"12 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _delay `(v  1 e 0 0 ]
"31
[v _main `(v  1 e 0 0 ]
"49
[v _powerInit_deal `(v  1 e 0 0 ]
"68
[v _sleep_deal `(v  1 e 0 0 ]
"102
[v _key_deal `(v  1 e 0 0 ]
"160
[v _power `(v  1 e 0 0 ]
"202
[v _smoke_deal `(v  1 e 0 0 ]
"229
[v _warn_deal `(v  1 e 0 0 ]
"277
[v _BTpower `(v  1 e 0 0 ]
"299
[v _charge_deal `(v  1 e 0 0 ]
"6 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\PWM.c
[v _HOTPWM `(v  1 e 0 0 ]
"20
[v _USBPWM `(v  1 e 0 0 ]
"5 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\Register.c
[v _Variates `(v  1 e 0 0 ]
"55
[v _Init `(v  1 e 0 0 ]
"89
[v _itr `I(v  1 e 0 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"34 d:\Program Files\HI-TECH Software\PICC\9.83\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"43 d:\Program Files\HI-TECH Software\PICC\9.83\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 d:\Program Files\HI-TECH Software\PICC\9.83\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"33 d:\Program Files\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"63 d:\Program Files\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"87 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"17 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 d:\Program Files\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"36 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 d:\Program Files\HI-TECH Software\PICC\9.83\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 d:\Program Files\HI-TECH Software\PICC\9.83\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 d:\Program Files\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"7 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _run `S5215  1 e 4 0 ]
"8
[v _Cnt `S5269  1 e 28 0 ]
"19
[v _TempVAD `ui  1 e 2 0 ]
"109 d:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[v _INDF0 `VEuc  1 e 1 @0 ]
"113
[v _INDF1 `VEuc  1 e 1 @1 ]
"117
[v _PCL `VEuc  1 e 1 @2 ]
"121
[v _STATUS `VEuc  1 e 1 @3 ]
"123
[v _CARRY `VEb  1 e 0 @24 ]
"124
[v _DC `VEb  1 e 0 @25 ]
"125
[v _ZERO `VEb  1 e 0 @26 ]
"126
[v _nPD `VEb  1 e 0 @27 ]
"127
[v _nTO `VEb  1 e 0 @28 ]
"139
[v _STATUSbits `VES36  1 e 1 @3 ]
"144
[v _FSR0L `VEuc  1 e 1 @4 ]
"148
[v _FSR0H `VEuc  1 e 1 @5 ]
"152
[v _FSR0 `VEui  1 e 2 @4 ]
"156
[v _FSR1L `VEuc  1 e 1 @6 ]
"160
[v _FSR1H `VEuc  1 e 1 @7 ]
"164
[v _FSR1 `VEui  1 e 2 @6 ]
"167
[v _BSR `VEuc  1 e 1 @8 ]
"169
[v _BSR0 `VEb  1 e 0 @64 ]
"170
[v _BSR1 `VEb  1 e 0 @65 ]
"171
[v _BSR2 `VEb  1 e 0 @66 ]
"172
[v _BSR3 `VEb  1 e 0 @67 ]
"173
[v _BSR4 `VEb  1 e 0 @68 ]
"186
[v _BSRbits `VES67  1 e 1 @8 ]
"190
[v _WREG `VEuc  1 e 1 @9 ]
"194
[v _PCLATH `VEuc  1 e 1 @10 ]
"201
[v _PCLATHbits `VES83  1 e 1 @10 ]
"205
[v _INTCON `VEuc  1 e 1 @11 ]
"207
[v _IOCIF `VEb  1 e 0 @88 ]
"208
[v _INTF `VEb  1 e 0 @89 ]
"209
[v _TMR0IF `VEb  1 e 0 @90 ]
"210
[v _IOCIE `VEb  1 e 0 @91 ]
"211
[v _INTE `VEb  1 e 0 @92 ]
"212
[v _TMR0IE `VEb  1 e 0 @93 ]
"213
[v _PEIE `VEb  1 e 0 @94 ]
"214
[v _GIE `VEb  1 e 0 @95 ]
"215
[v _T0IF `VEb  1 e 0 @90 ]
"216
[v _T0IE `VEb  1 e 0 @93 ]
"235
[v _INTCONbits `VES113  1 e 1 @11 ]
"239
[v _PORTA `VEuc  1 e 1 @12 ]
"241
[v _RA0 `VEb  1 e 0 @96 ]
"242
[v _RA1 `VEb  1 e 0 @97 ]
"243
[v _RA2 `VEb  1 e 0 @98 ]
"244
[v _RA3 `VEb  1 e 0 @99 ]
"245
[v _RA4 `VEb  1 e 0 @100 ]
"246
[v _RA5 `VEb  1 e 0 @101 ]
"259
[v _PORTAbits `VES147  1 e 1 @12 ]
"263
[v _PORTC `VEuc  1 e 1 @14 ]
"265
[v _RC0 `VEb  1 e 0 @112 ]
"266
[v _RC1 `VEb  1 e 0 @113 ]
"267
[v _RC2 `VEb  1 e 0 @114 ]
"268
[v _RC3 `VEb  1 e 0 @115 ]
"269
[v _RC4 `VEb  1 e 0 @116 ]
"270
[v _RC5 `VEb  1 e 0 @117 ]
"283
[v _PORTCbits `VES147  1 e 1 @14 ]
"287
[v _PIR1 `VEuc  1 e 1 @17 ]
"290
[v _TMR1IF `VEb  1 e 0 @136 ]
"292
[v _TMR2IF `VEb  1 e 0 @137 ]
"293
[v _SSP1IF `VEb  1 e 0 @139 ]
"295
[v _ADIF `VEb  1 e 0 @142 ]
"297
[v _TMR1GIF `VEb  1 e 0 @143 ]
"310
[v _PIR1bits `VES147  1 e 1 @17 ]
"314
[v _PIR2 `VEuc  1 e 1 @18 ]
"316
[v _NCO1IF `VEb  1 e 0 @146 ]
"317
[v _BCL1IF `VEb  1 e 0 @147 ]
"318
[v _C1IF `VEb  1 e 0 @149 ]
"319
[v _C2IF `VEb  1 e 0 @150 ]
"332
[v _PIR2bits `VES147  1 e 1 @18 ]
"336
[v _PIR3 `VEuc  1 e 1 @19 ]
"338
[v _CLC1IF `VEb  1 e 0 @152 ]
"339
[v _CLC2IF `VEb  1 e 0 @153 ]
"346
[v _PIR3bits `VES246  1 e 1 @19 ]
"350
[v _TMR0 `VEuc  1 e 1 @21 ]
"355
[v _TMR1L `VEuc  1 e 1 @22 ]
"359
[v _TMR1H `VEuc  1 e 1 @23 ]
"363
[v _TMR1 `VEui  1 e 2 @22 ]
"366
[v _T1CON `VEuc  1 e 1 @24 ]
"368
[v _TMR1ON `VEb  1 e 0 @192 ]
"369
[v _nT1SYNC `VEb  1 e 0 @194 ]
"370
[v _T1OSCEN `VEb  1 e 0 @195 ]
"371
[v _T1CKPS0 `VEb  1 e 0 @196 ]
"372
[v _T1CKPS1 `VEb  1 e 0 @197 ]
"373
[v _TMR1CS0 `VEb  1 e 0 @198 ]
"374
[v _TMR1CS1 `VEb  1 e 0 @199 ]
"392
[v _T1CONbits `VES277  1 e 1 @24 ]
"396
[v _T1GCON `VEuc  1 e 1 @25 ]
"398
[v _T1GVAL `VEb  1 e 0 @202 ]
"399
[v _T1GGO_nDONE `VEb  1 e 0 @203 ]
"400
[v _T1GSPM `VEb  1 e 0 @204 ]
"401
[v _T1GTM `VEb  1 e 0 @205 ]
"402
[v _T1GPOL `VEb  1 e 0 @206 ]
"403
[v _TMR1GE `VEb  1 e 0 @207 ]
"404
[v _T1GSS0 `VEb  1 e 0 @200 ]
"405
[v _T1GSS1 `VEb  1 e 0 @201 ]
"421
[v _T1GCONbits `VES314  1 e 1 @25 ]
"425
[v _TMR2 `VEuc  1 e 1 @26 ]
"429
[v _PR2 `VEuc  1 e 1 @27 ]
"433
[v _T2CON `VEuc  1 e 1 @28 ]
"435
[v _TMR2ON `VEb  1 e 0 @226 ]
"436
[v _T2CKPS0 `VEb  1 e 0 @224 ]
"437
[v _T2CKPS1 `VEb  1 e 0 @225 ]
"438
[v _TOUTPS0 `VEb  1 e 0 @227 ]
"439
[v _TOUTPS1 `VEb  1 e 0 @228 ]
"440
[v _TOUTPS2 `VEb  1 e 0 @229 ]
"441
[v _TOUTPS3 `VEb  1 e 0 @230 ]
"458
[v _T2CONbits `VES351  1 e 1 @28 ]
"468
[v _TRISA `VEuc  1 e 1 @140 ]
"470
[v _TRISA0 `VEb  1 e 0 @1120 ]
"471
[v _TRISA1 `VEb  1 e 0 @1121 ]
"472
[v _TRISA2 `VEb  1 e 0 @1122 ]
"473
[v _TRISA3 `VEb  1 e 0 @1123 ]
"474
[v _TRISA4 `VEb  1 e 0 @1124 ]
"475
[v _TRISA5 `VEb  1 e 0 @1125 ]
"488
[v _TRISAbits `VES147  1 e 1 @140 ]
"493
[v _TRISC `VEuc  1 e 1 @142 ]
"495
[v _TRISC0 `VEb  1 e 0 @1136 ]
"496
[v _TRISC1 `VEb  1 e 0 @1137 ]
"497
[v _TRISC2 `VEb  1 e 0 @1138 ]
"498
[v _TRISC3 `VEb  1 e 0 @1139 ]
"499
[v _TRISC4 `VEb  1 e 0 @1140 ]
"500
[v _TRISC5 `VEb  1 e 0 @1141 ]
"513
[v _TRISCbits `VES147  1 e 1 @142 ]
"518
[v _PIE1 `VEuc  1 e 1 @145 ]
"521
[v _TMR1IE `VEb  1 e 0 @1160 ]
"523
[v _TMR2IE `VEb  1 e 0 @1161 ]
"524
[v _SSP1IE `VEb  1 e 0 @1163 ]
"526
[v _ADIE `VEb  1 e 0 @1166 ]
"528
[v _TMR1GIE `VEb  1 e 0 @1167 ]
"541
[v _PIE1bits `VES147  1 e 1 @145 ]
"546
[v _PIE2 `VEuc  1 e 1 @146 ]
"548
[v _NCO1IE `VEb  1 e 0 @1170 ]
"549
[v _BCL1IE `VEb  1 e 0 @1171 ]
"550
[v _C1IE `VEb  1 e 0 @1173 ]
"551
[v _C2IE `VEb  1 e 0 @1174 ]
"564
[v _PIE2bits `VES147  1 e 1 @146 ]
"569
[v _PIE3 `VEuc  1 e 1 @147 ]
"571
[v _CLC1E `VEb  1 e 0 @1176 ]
"572
[v _CLC2IE `VEb  1 e 0 @1177 ]
"579
[v _PIE3bits `VES246  1 e 1 @147 ]
"584
[v _OPTION_REG `VEuc  1 e 1 @149 ]
"587
[v _PSA `VEb  1 e 0 @1195 ]
"589
[v _TMR0SE `VEb  1 e 0 @1196 ]
"590
[v _TMR0CS `VEb  1 e 0 @1197 ]
"592
[v _INTEDG `VEb  1 e 0 @1198 ]
"594
[v _nWPUEN `VEb  1 e 0 @1199 ]
"595
[v _PS0 `VEb  1 e 0 @1192 ]
"596
[v _PS1 `VEb  1 e 0 @1193 ]
"597
[v _PS2 `VEb  1 e 0 @1194 ]
"598
[v _T0SE `VEb  1 e 0 @1196 ]
"599
[v _T0CS `VEb  1 e 0 @1197 ]
"618
[v _OPTION_REGbits `VES513  1 e 1 @149 ]
"623
[v _PCON `VEuc  1 e 1 @150 ]
"626
[v _nBOR `VEb  1 e 0 @1200 ]
"628
[v _nPOR `VEb  1 e 0 @1201 ]
"630
[v _nRI `VEb  1 e 0 @1202 ]
"632
[v _nRMCLR `VEb  1 e 0 @1203 ]
"633
[v _nRWDT `VEb  1 e 0 @1204 ]
"635
[v _STKUNF `VEb  1 e 0 @1206 ]
"637
[v _STKOVF `VEb  1 e 0 @1207 ]
"650
[v _PCONbits `VES147  1 e 1 @150 ]
"655
[v _WDTCON `VEuc  1 e 1 @151 ]
"658
[v _SWDTEN `VEb  1 e 0 @1208 ]
"659
[v _WDTPS0 `VEb  1 e 0 @1209 ]
"660
[v _WDTPS1 `VEb  1 e 0 @1210 ]
"661
[v _WDTPS2 `VEb  1 e 0 @1211 ]
"662
[v _WDTPS3 `VEb  1 e 0 @1212 ]
"663
[v _WDTPS4 `VEb  1 e 0 @1213 ]
"678
[v _WDTCONbits `VES577  1 e 1 @151 ]
"683
[v _OSCCON `VEuc  1 e 1 @153 ]
"685
[v _SCS0 `VEb  1 e 0 @1224 ]
"686
[v _SCS1 `VEb  1 e 0 @1225 ]
"687
[v _IRCF0 `VEb  1 e 0 @1227 ]
"688
[v _IRCF1 `VEb  1 e 0 @1228 ]
"689
[v _IRCF2 `VEb  1 e 0 @1229 ]
"690
[v _IRCF3 `VEb  1 e 0 @1230 ]
"708
[v _OSCCONbits `VES611  1 e 1 @153 ]
"713
[v _OSCSTAT `VEuc  1 e 1 @154 ]
"716
[v _HFIOFS `VEb  1 e 0 @1232 ]
"718
[v _LFIOFR `VEb  1 e 0 @1233 ]
"719
[v _HFIOFR `VEb  1 e 0 @1236 ]
"736
[v _OSCSTATbits `VES644  1 e 1 @154 ]
"742
[v _ADRESL `VEuc  1 e 1 @155 ]
"747
[v _ADRESH `VEuc  1 e 1 @156 ]
"751
[v _ADRES `VEui  1 e 2 @155 ]
"755
[v _ADCON0 `VEuc  1 e 1 @157 ]
"758
[v _ADON `VEb  1 e 0 @1256 ]
"760
[v _GO_nDONE `VEb  1 e 0 @1257 ]
"762
[v _ADGO `VEb  1 e 0 @1257 ]
"763
[v _CHS0 `VEb  1 e 0 @1258 ]
"764
[v _CHS1 `VEb  1 e 0 @1259 ]
"765
[v _CHS2 `VEb  1 e 0 @1260 ]
"766
[v _CHS3 `VEb  1 e 0 @1261 ]
"767
[v _CHS4 `VEb  1 e 0 @1262 ]
"769
[v _GO `VEb  1 e 0 @1257 ]
"791
[v _ADCON0bits `VES689  1 e 1 @157 ]
"796
[v _ADCON1 `VEuc  1 e 1 @158 ]
"799
[v _ADFM `VEb  1 e 0 @1271 ]
"800
[v _ADPREF0 `VEb  1 e 0 @1264 ]
"801
[v _ADPREF1 `VEb  1 e 0 @1265 ]
"817
[v _ADCON1bits `VES725  1 e 1 @158 ]
"822
[v _ADCON2 `VEuc  1 e 1 @159 ]
"824
[v _TRIGSEL0 `VEb  1 e 0 @1276 ]
"825
[v _TRIGSEL1 `VEb  1 e 0 @1277 ]
"826
[v _TRIGSEL2 `VEb  1 e 0 @1278 ]
"827
[v _TRIGSEL3 `VEb  1 e 0 @1279 ]
"841
[v _ADCON2bits `VES754  1 e 1 @159 ]
"850
[v _LATA `VEuc  1 e 1 @268 ]
"852
[v _LATA0 `VEb  1 e 0 @2144 ]
"853
[v _LATA1 `VEb  1 e 0 @2145 ]
"854
[v _LATA2 `VEb  1 e 0 @2146 ]
"855
[v _LATA4 `VEb  1 e 0 @2148 ]
"856
[v _LATA5 `VEb  1 e 0 @2149 ]
"869
[v _LATAbits `VES147  1 e 1 @268 ]
"873
[v _LATC `VEuc  1 e 1 @270 ]
"875
[v _LATC0 `VEb  1 e 0 @2160 ]
"876
[v _LATC1 `VEb  1 e 0 @2161 ]
"877
[v _LATC2 `VEb  1 e 0 @2162 ]
"878
[v _LATC3 `VEb  1 e 0 @2163 ]
"879
[v _LATC4 `VEb  1 e 0 @2164 ]
"880
[v _LATC5 `VEb  1 e 0 @2165 ]
"893
[v _LATCbits `VES147  1 e 1 @270 ]
"897
[v _CM1CON0 `VEuc  1 e 1 @273 ]
"900
[v _C1SYNC `VEb  1 e 0 @2184 ]
"902
[v _C1HYS `VEb  1 e 0 @2185 ]
"904
[v _C1SP `VEb  1 e 0 @2186 ]
"906
[v _C1POL `VEb  1 e 0 @2188 ]
"908
[v _C1OE `VEb  1 e 0 @2189 ]
"910
[v _C1OUT `VEb  1 e 0 @2190 ]
"912
[v _C1ON `VEb  1 e 0 @2191 ]
"925
[v _CM1CON0bits `VES147  1 e 1 @273 ]
"929
[v _CM1CON1 `VEuc  1 e 1 @274 ]
"932
[v _C1INTN `VEb  1 e 0 @2198 ]
"934
[v _C1INTP `VEb  1 e 0 @2199 ]
"935
[v _C1NCH0 `VEb  1 e 0 @2192 ]
"936
[v _C1NCH1 `VEb  1 e 0 @2193 ]
"937
[v _C1NCH2 `VEb  1 e 0 @2194 ]
"938
[v _C1PCH0 `VEb  1 e 0 @2196 ]
"939
[v _C1PCH1 `VEb  1 e 0 @2197 ]
"957
[v _CM1CON1bits `VES872  1 e 1 @274 ]
"961
[v _CM2CON0 `VEuc  1 e 1 @275 ]
"963
[v _C2SYNC `VEb  1 e 0 @2200 ]
"964
[v _C2HYS `VEb  1 e 0 @2201 ]
"965
[v _C2SP `VEb  1 e 0 @2202 ]
"966
[v _C2POL `VEb  1 e 0 @2204 ]
"967
[v _C2OE `VEb  1 e 0 @2205 ]
"968
[v _C2OUT `VEb  1 e 0 @2206 ]
"969
[v _C2ON `VEb  1 e 0 @2207 ]
"982
[v _CM2CON0bits `VES147  1 e 1 @275 ]
"986
[v _CM2CON1 `VEuc  1 e 1 @276 ]
"989
[v _C2INTN `VEb  1 e 0 @2214 ]
"991
[v _C2INTP `VEb  1 e 0 @2215 ]
"992
[v _C2NCH0 `VEb  1 e 0 @2208 ]
"993
[v _C2NCH1 `VEb  1 e 0 @2209 ]
"994
[v _C2NCH2 `VEb  1 e 0 @2210 ]
"995
[v _C2PCH0 `VEb  1 e 0 @2212 ]
"996
[v _C2PCH1 `VEb  1 e 0 @2213 ]
"1014
[v _CM2CON1bits `VES872  1 e 1 @276 ]
"1019
[v _CMOUT `VEuc  1 e 1 @277 ]
"1021
[v _MC1OUT `VEb  1 e 0 @2216 ]
"1022
[v _MC2OUT `VEb  1 e 0 @2217 ]
"1029
[v _CMOUTbits `VES246  1 e 1 @277 ]
"1034
[v _BORCON `VEuc  1 e 1 @278 ]
"1037
[v _BORRDY `VEb  1 e 0 @2224 ]
"1038
[v _BORFS `VEb  1 e 0 @2230 ]
"1040
[v _SBOREN `VEb  1 e 0 @2231 ]
"1049
[v _BORCONbits `VES977  1 e 1 @278 ]
"1054
[v _FVRCON `VEuc  1 e 1 @279 ]
"1057
[v _FVRRDY `VEb  1 e 0 @2238 ]
"1059
[v _FVREN `VEb  1 e 0 @2239 ]
"1061
[v _ADFVR0 `VEb  1 e 0 @2232 ]
"1063
[v _ADFVR1 `VEb  1 e 0 @2233 ]
"1064
[v _CDAFVR0 `VEb  1 e 0 @2234 ]
"1065
[v _CDAFVR1 `VEb  1 e 0 @2235 ]
"1082
[v _FVRCONbits `VES1004  1 e 1 @279 ]
"1087
[v _DACCON0 `VEuc  1 e 1 @280 ]
"1090
[v _DACPSS `VEb  1 e 0 @2242 ]
"1092
[v _DACOE2 `VEb  1 e 0 @2244 ]
"1094
[v _DACOE1 `VEb  1 e 0 @2245 ]
"1096
[v _DACEN `VEb  1 e 0 @2247 ]
"1109
[v _DACCON0bits `VES147  1 e 1 @280 ]
"1114
[v _DACCON1 `VEuc  1 e 1 @281 ]
"1116
[v _DACR0 `VEb  1 e 0 @2248 ]
"1117
[v _DACR1 `VEb  1 e 0 @2249 ]
"1118
[v _DACR2 `VEb  1 e 0 @2250 ]
"1119
[v _DACR3 `VEb  1 e 0 @2251 ]
"1120
[v _DACR4 `VEb  1 e 0 @2252 ]
"1134
[v _DACCON1bits `VES1061  1 e 1 @281 ]
"1139
[v _APFCON `VEuc  1 e 1 @285 ]
"1141
[v _NCOSEL `VEb  1 e 0 @2280 ]
"1142
[v _CLC1SEL `VEb  1 e 0 @2281 ]
"1143
[v _T1GSEL `VEb  1 e 0 @2283 ]
"1144
[v _SSSEL `VEb  1 e 0 @2284 ]
"1145
[v _SDOSEL `VEb  1 e 0 @2285 ]
"1157
[v _APFCONbits `VES1088  1 e 1 @285 ]
"1166
[v _ANSELA `VEuc  1 e 1 @396 ]
"1168
[v _ANSA0 `VEb  1 e 0 @3168 ]
"1169
[v _ANSA1 `VEb  1 e 0 @3169 ]
"1170
[v _ANSA2 `VEb  1 e 0 @3170 ]
"1171
[v _ANSA4 `VEb  1 e 0 @3172 ]
"1187
[v _ANSELAbits `VES1115  1 e 1 @396 ]
"1191
[v _ANSELC `VEuc  1 e 1 @398 ]
"1193
[v _ANSC0 `VEb  1 e 0 @3184 ]
"1194
[v _ANSC1 `VEb  1 e 0 @3185 ]
"1195
[v _ANSC2 `VEb  1 e 0 @3186 ]
"1196
[v _ANSC3 `VEb  1 e 0 @3187 ]
"1209
[v _ANSELCbits `VES147  1 e 1 @398 ]
"1214
[v _PMADRL `VEuc  1 e 1 @401 ]
"1218
[v _PMADRH `VEuc  1 e 1 @402 ]
"1225
[v _PMADRHbits `VES83  1 e 1 @402 ]
"1229
[v _PMADR `VEui  1 e 2 @401 ]
"1233
[v _PMDATL `VEuc  1 e 1 @403 ]
"1237
[v _PMDATH `VEuc  1 e 1 @404 ]
"1244
[v _PMDATHbits `VES1170  1 e 1 @404 ]
"1248
[v _PMDAT `VEui  1 e 2 @403 ]
"1251
[v _PMCON1 `VEuc  1 e 1 @405 ]
"1254
[v _RD `VEb  1 e 0 @3240 ]
"1256
[v _WR `VEb  1 e 0 @3241 ]
"1258
[v _WREN `VEb  1 e 0 @3242 ]
"1260
[v _WRERR `VEb  1 e 0 @3243 ]
"1262
[v _FREE `VEb  1 e 0 @3244 ]
"1264
[v _LWLO `VEb  1 e 0 @3245 ]
"1266
[v _CFGS `VEb  1 e 0 @3246 ]
"1279
[v _PMCON1bits `VES147  1 e 1 @405 ]
"1283
[v _PMCON2 `VEuc  1 e 1 @406 ]
"1287
[v _VREGCON `VEuc  1 e 1 @407 ]
"1289
[v _VREGPM0 `VEb  1 e 0 @3256 ]
"1290
[v _VREGPM1 `VEb  1 e 0 @3257 ]
"1300
[v _VREGCONbits `VES1214  1 e 1 @407 ]
"1309
[v _WPUA `VEuc  1 e 1 @524 ]
"1311
[v _WPUA0 `VEb  1 e 0 @4192 ]
"1312
[v _WPUA1 `VEb  1 e 0 @4193 ]
"1313
[v _WPUA2 `VEb  1 e 0 @4194 ]
"1314
[v _WPUA3 `VEb  1 e 0 @4195 ]
"1315
[v _WPUA4 `VEb  1 e 0 @4196 ]
"1316
[v _WPUA5 `VEb  1 e 0 @4197 ]
"1330
[v _WPUAbits `VES1239  1 e 1 @524 ]
"1334
[v _SSP1BUF `VEuc  1 e 1 @525 ]
"1335
[v _SSPBUF `VEuc  1 e 1 @525 ]
"1339
[v _SSP1ADD `VEuc  1 e 1 @526 ]
"1340
[v _SSPADD `VEuc  1 e 1 @526 ]
"1344
[v _SSP1MSK `VEuc  1 e 1 @527 ]
"1345
[v _SSPMSK `VEuc  1 e 1 @527 ]
"1349
[v _SSP1STAT `VEuc  1 e 1 @528 ]
"1350
[v _SSPSTAT `VEuc  1 e 1 @528 ]
"1352
[v _BF `VEb  1 e 0 @4224 ]
"1353
[v _UA `VEb  1 e 0 @4225 ]
"1354
[v _R_nW `VEb  1 e 0 @4226 ]
"1355
[v _S `VEb  1 e 0 @4227 ]
"1356
[v _P `VEb  1 e 0 @4228 ]
"1357
[v _D_nA `VEb  1 e 0 @4229 ]
"1358
[v _CKE `VEb  1 e 0 @4230 ]
"1359
[v _SMP `VEb  1 e 0 @4231 ]
"1372
[v _SSP1STATbits `VES147  1 e 1 @528 ]
"1376
[v _SSP1CON1 `VEuc  1 e 1 @529 ]
"1377
[v _SSPCON `VEuc  1 e 1 @529 ]
"1378
[v _SSPCON1 `VEuc  1 e 1 @529 ]
"1380
[v _SSPM0 `VEb  1 e 0 @4232 ]
"1381
[v _SSPM1 `VEb  1 e 0 @4233 ]
"1382
[v _SSPM2 `VEb  1 e 0 @4234 ]
"1383
[v _SSPM3 `VEb  1 e 0 @4235 ]
"1384
[v _CKP `VEb  1 e 0 @4236 ]
"1385
[v _SSPEN `VEb  1 e 0 @4237 ]
"1386
[v _SSPOV `VEb  1 e 0 @4238 ]
"1387
[v _WCOL `VEb  1 e 0 @4239 ]
"1403
[v _SSP1CON1bits `VES1311  1 e 1 @529 ]
"1407
[v _SSP1CON2 `VEuc  1 e 1 @530 ]
"1408
[v _SSPCON2 `VEuc  1 e 1 @530 ]
"1410
[v _SEN `VEb  1 e 0 @4240 ]
"1411
[v _RSEN `VEb  1 e 0 @4241 ]
"1412
[v _PEN `VEb  1 e 0 @4242 ]
"1413
[v _RCEN `VEb  1 e 0 @4243 ]
"1414
[v _ACKEN `VEb  1 e 0 @4244 ]
"1415
[v _ACKDT `VEb  1 e 0 @4245 ]
"1416
[v _ACKSTAT `VEb  1 e 0 @4246 ]
"1417
[v _GCEN `VEb  1 e 0 @4247 ]
"1430
[v _SSP1CON2bits `VES147  1 e 1 @530 ]
"1434
[v _SSP1CON3 `VEuc  1 e 1 @531 ]
"1435
[v _SSPCON3 `VEuc  1 e 1 @531 ]
"1437
[v _DHEN `VEb  1 e 0 @4248 ]
"1438
[v _AHEN `VEb  1 e 0 @4249 ]
"1439
[v _SBCDE `VEb  1 e 0 @4250 ]
"1440
[v _SDAHT `VEb  1 e 0 @4251 ]
"1441
[v _BOEN `VEb  1 e 0 @4252 ]
"1442
[v _SCIE `VEb  1 e 0 @4253 ]
"1443
[v _PCIE `VEb  1 e 0 @4254 ]
"1444
[v _ACKTIM `VEb  1 e 0 @4255 ]
"1457
[v _SSP1CON3bits `VES147  1 e 1 @531 ]
"1466
[v _IOCAP `VEuc  1 e 1 @913 ]
"1468
[v _IOCAP0 `VEb  1 e 0 @7304 ]
"1469
[v _IOCAP1 `VEb  1 e 0 @7305 ]
"1470
[v _IOCAP2 `VEb  1 e 0 @7306 ]
"1471
[v _IOCAP3 `VEb  1 e 0 @7307 ]
"1472
[v _IOCAP4 `VEb  1 e 0 @7308 ]
"1473
[v _IOCAP5 `VEb  1 e 0 @7309 ]
"1487
[v _IOCAPbits `VES1239  1 e 1 @913 ]
"1491
[v _IOCAN `VEuc  1 e 1 @914 ]
"1493
[v _IOCAN0 `VEb  1 e 0 @7312 ]
"1494
[v _IOCAN1 `VEb  1 e 0 @7313 ]
"1495
[v _IOCAN2 `VEb  1 e 0 @7314 ]
"1496
[v _IOCAN3 `VEb  1 e 0 @7315 ]
"1497
[v _IOCAN4 `VEb  1 e 0 @7316 ]
"1498
[v _IOCAN5 `VEb  1 e 0 @7317 ]
"1512
[v _IOCANbits `VES1239  1 e 1 @914 ]
"1516
[v _IOCAF `VEuc  1 e 1 @915 ]
"1518
[v _IOCAF0 `VEb  1 e 0 @7320 ]
"1519
[v _IOCAF1 `VEb  1 e 0 @7321 ]
"1520
[v _IOCAF2 `VEb  1 e 0 @7322 ]
"1521
[v _IOCAF3 `VEb  1 e 0 @7323 ]
"1522
[v _IOCAF4 `VEb  1 e 0 @7324 ]
"1523
[v _IOCAF5 `VEb  1 e 0 @7325 ]
"1537
[v _IOCAFbits `VES1239  1 e 1 @915 ]
"1547
[v _NCO1ACCL `VEuc  1 e 1 @1176 ]
"1549
[v _NCO1ACC0 `VEb  1 e 0 @9408 ]
"1550
[v _NCO1ACC1 `VEb  1 e 0 @9409 ]
"1551
[v _NCO1ACC2 `VEb  1 e 0 @9410 ]
"1552
[v _NCO1ACC3 `VEb  1 e 0 @9411 ]
"1553
[v _NCO1ACC4 `VEb  1 e 0 @9412 ]
"1554
[v _NCO1ACC5 `VEb  1 e 0 @9413 ]
"1555
[v _NCO1ACC6 `VEb  1 e 0 @9414 ]
"1556
[v _NCO1ACC7 `VEb  1 e 0 @9415 ]
"1569
[v _NCO1ACCLbits `VES147  1 e 1 @1176 ]
"1573
[v _NCO1ACCH `VEuc  1 e 1 @1177 ]
"1575
[v _NCO1ACC8 `VEb  1 e 0 @9416 ]
"1576
[v _NCO1ACC9 `VEb  1 e 0 @9417 ]
"1577
[v _NCO1ACC10 `VEb  1 e 0 @9418 ]
"1578
[v _NCO1ACC11 `VEb  1 e 0 @9419 ]
"1579
[v _NCO1ACC12 `VEb  1 e 0 @9420 ]
"1580
[v _NCO1ACC13 `VEb  1 e 0 @9421 ]
"1581
[v _NCO1ACC14 `VEb  1 e 0 @9422 ]
"1582
[v _NCO1ACC15 `VEb  1 e 0 @9423 ]
"1595
[v _NCO1ACCHbits `VES147  1 e 1 @1177 ]
"1599
[v _NCO1ACCU `VEuc  1 e 1 @1178 ]
"1601
[v _NCO1ACC16 `VEb  1 e 0 @9424 ]
"1602
[v _NCO1ACC17 `VEb  1 e 0 @9425 ]
"1603
[v _NCO1ACC18 `VEb  1 e 0 @9426 ]
"1604
[v _NCO1ACC19 `VEb  1 e 0 @9427 ]
"1617
[v _NCO1ACCUbits `VES147  1 e 1 @1178 ]
"1621
[v _NCO1ACC `VEum  1 e 3 @1176 ]
"1625
[v _NCO1INCL `VEuc  1 e 1 @1179 ]
"1627
[v _NCO1INC0 `VEb  1 e 0 @9432 ]
"1628
[v _NCO1INC1 `VEb  1 e 0 @9433 ]
"1629
[v _NCO1INC2 `VEb  1 e 0 @9434 ]
"1630
[v _NCO1INC3 `VEb  1 e 0 @9435 ]
"1631
[v _NCO1INC4 `VEb  1 e 0 @9436 ]
"1632
[v _NCO1INC5 `VEb  1 e 0 @9437 ]
"1633
[v _NCO1INC6 `VEb  1 e 0 @9438 ]
"1634
[v _NCO1INC7 `VEb  1 e 0 @9439 ]
"1647
[v _NCO1INCLbits `VES147  1 e 1 @1179 ]
"1651
[v _NCO1INCH `VEuc  1 e 1 @1180 ]
"1653
[v _NCO1INC8 `VEb  1 e 0 @9440 ]
"1654
[v _NCO1INC9 `VEb  1 e 0 @9441 ]
"1655
[v _NCO1INC10 `VEb  1 e 0 @9442 ]
"1656
[v _NCO1INC11 `VEb  1 e 0 @9443 ]
"1657
[v _NCO1INC12 `VEb  1 e 0 @9444 ]
"1658
[v _NCO1INC13 `VEb  1 e 0 @9445 ]
"1659
[v _NCO1INC14 `VEb  1 e 0 @9446 ]
"1660
[v _NCO1INC15 `VEb  1 e 0 @9447 ]
"1673
[v _NCO1INCHbits `VES147  1 e 1 @1180 ]
"1677
[v _NCO1INCU `VEuc  1 e 1 @1181 ]
"1691
[v _NCO1INCUbits `VES147  1 e 1 @1181 ]
"1695
[v _NCO1INC `VEum  1 e 3 @1179 ]
"1699
[v _NCO1CON `VEuc  1 e 1 @1182 ]
"1701
[v _N1PFM `VEb  1 e 0 @9456 ]
"1702
[v _N1POL `VEb  1 e 0 @9460 ]
"1703
[v _N1OUT `VEb  1 e 0 @9461 ]
"1704
[v _N1OE `VEb  1 e 0 @9462 ]
"1705
[v _N1EN `VEb  1 e 0 @9463 ]
"1718
[v _NCO1CONbits `VES147  1 e 1 @1182 ]
"1722
[v _NCO1CLK `VEuc  1 e 1 @1183 ]
"1724
[v _N1CKS0 `VEb  1 e 0 @9464 ]
"1725
[v _N1CKS1 `VEb  1 e 0 @9465 ]
"1726
[v _N1PWS0 `VEb  1 e 0 @9469 ]
"1727
[v _N1PWS1 `VEb  1 e 0 @9470 ]
"1728
[v _N1PWS2 `VEb  1 e 0 @9471 ]
"1746
[v _NCO1CLKbits `VES1691  1 e 1 @1183 ]
"1755
[v _PWM1DCL `VEuc  1 e 1 @1553 ]
"1757
[v _PWM1DCL0 `VEb  1 e 0 @12430 ]
"1758
[v _PWM1DCL1 `VEb  1 e 0 @12431 ]
"1780
[v _PWM1DCLbits `VES1728  1 e 1 @1553 ]
"1784
[v _PWM1DCH `VEuc  1 e 1 @1554 ]
"1786
[v _PWM1DCH0 `VEb  1 e 0 @12432 ]
"1787
[v _PWM1DCH1 `VEb  1 e 0 @12433 ]
"1788
[v _PWM1DCH2 `VEb  1 e 0 @12434 ]
"1789
[v _PWM1DCH3 `VEb  1 e 0 @12435 ]
"1790
[v _PWM1DCH4 `VEb  1 e 0 @12436 ]
"1791
[v _PWM1DCH5 `VEb  1 e 0 @12437 ]
"1792
[v _PWM1DCH6 `VEb  1 e 0 @12438 ]
"1793
[v _PWM1DCH7 `VEb  1 e 0 @12439 ]
"1806
[v _PWM1DCHbits `VES147  1 e 1 @1554 ]
"1811
[v _PWM1CON `VEuc  1 e 1 @1555 ]
"1812
[v _PWM1CON0 `VEuc  1 e 1 @1555 ]
"1814
[v _PWM1POL `VEb  1 e 0 @12444 ]
"1815
[v _PWM1OUT `VEb  1 e 0 @12445 ]
"1816
[v _PWM1OE `VEb  1 e 0 @12446 ]
"1817
[v _PWM1EN `VEb  1 e 0 @12447 ]
"1830
[v _PWM1CONbits `VES147  1 e 1 @1555 ]
"1834
[v _PWM2DCL `VEuc  1 e 1 @1556 ]
"1836
[v _PWM2DCL0 `VEb  1 e 0 @12454 ]
"1837
[v _PWM2DCL1 `VEb  1 e 0 @12455 ]
"1859
[v _PWM2DCLbits `VES1728  1 e 1 @1556 ]
"1863
[v _PWM2DCH `VEuc  1 e 1 @1557 ]
"1865
[v _PWM2DCH0 `VEb  1 e 0 @12456 ]
"1866
[v _PWM2DCH1 `VEb  1 e 0 @12457 ]
"1867
[v _PWM2DCH2 `VEb  1 e 0 @12458 ]
"1868
[v _PWM2DCH3 `VEb  1 e 0 @12459 ]
"1869
[v _PWM2DCH4 `VEb  1 e 0 @12460 ]
"1870
[v _PWM2DCH5 `VEb  1 e 0 @12461 ]
"1871
[v _PWM2DCH6 `VEb  1 e 0 @12462 ]
"1872
[v _PWM2DCH7 `VEb  1 e 0 @12463 ]
"1885
[v _PWM2DCHbits `VES147  1 e 1 @1557 ]
"1890
[v _PWM2CON `VEuc  1 e 1 @1558 ]
"1891
[v _PWM2CON0 `VEuc  1 e 1 @1558 ]
"1893
[v _PWM2POL `VEb  1 e 0 @12468 ]
"1894
[v _PWM2OUT `VEb  1 e 0 @12469 ]
"1895
[v _PWM2OE `VEb  1 e 0 @12470 ]
"1896
[v _PWM2EN `VEb  1 e 0 @12471 ]
"1909
[v _PWM2CONbits `VES147  1 e 1 @1558 ]
"1913
[v _PWM3DCL `VEuc  1 e 1 @1559 ]
"1915
[v _PWM3DCL0 `VEb  1 e 0 @12478 ]
"1916
[v _PWM3DCL1 `VEb  1 e 0 @12479 ]
"1938
[v _PWM3DCLbits `VES1728  1 e 1 @1559 ]
"1942
[v _PWM3DCH `VEuc  1 e 1 @1560 ]
"1944
[v _PWM3DCH0 `VEb  1 e 0 @12480 ]
"1945
[v _PWM3DCH1 `VEb  1 e 0 @12481 ]
"1946
[v _PWM3DCH2 `VEb  1 e 0 @12482 ]
"1947
[v _PWM3DCH3 `VEb  1 e 0 @12483 ]
"1948
[v _PWM3DCH4 `VEb  1 e 0 @12484 ]
"1949
[v _PWM3DCH5 `VEb  1 e 0 @12485 ]
"1950
[v _PWM3DCH6 `VEb  1 e 0 @12486 ]
"1951
[v _PWM3DCH7 `VEb  1 e 0 @12487 ]
"1964
[v _PWM3DCHbits `VES147  1 e 1 @1560 ]
"1969
[v _PWM3CON `VEuc  1 e 1 @1561 ]
"1970
[v _PWM3CON0 `VEuc  1 e 1 @1561 ]
"1972
[v _PWM3POL `VEb  1 e 0 @12492 ]
"1973
[v _PWM3OUT `VEb  1 e 0 @12493 ]
"1974
[v _PWM3OE `VEb  1 e 0 @12494 ]
"1975
[v _PWM3EN `VEb  1 e 0 @12495 ]
"1988
[v _PWM3CONbits `VES147  1 e 1 @1561 ]
"1992
[v _PWM4DCL `VEuc  1 e 1 @1562 ]
"1994
[v _PWM4DCL0 `VEb  1 e 0 @12502 ]
"1995
[v _PWM4DCL1 `VEb  1 e 0 @12503 ]
"2017
[v _PWM4DCLbits `VES1728  1 e 1 @1562 ]
"2021
[v _PWM4DCH `VEuc  1 e 1 @1563 ]
"2023
[v _PWM4DCH0 `VEb  1 e 0 @12504 ]
"2024
[v _PWM4DCH1 `VEb  1 e 0 @12505 ]
"2025
[v _PWM4DCH2 `VEb  1 e 0 @12506 ]
"2026
[v _PWM4DCH3 `VEb  1 e 0 @12507 ]
"2027
[v _PWM4DCH4 `VEb  1 e 0 @12508 ]
"2028
[v _PWM4DCH5 `VEb  1 e 0 @12509 ]
"2029
[v _PWM4DCH6 `VEb  1 e 0 @12510 ]
"2030
[v _PWM4DCH7 `VEb  1 e 0 @12511 ]
"2043
[v _PWM4DCHbits `VES147  1 e 1 @1563 ]
"2048
[v _PWM4CON `VEuc  1 e 1 @1564 ]
"2049
[v _PWM4CON0 `VEuc  1 e 1 @1564 ]
"2051
[v _PWM4POL `VEb  1 e 0 @12516 ]
"2052
[v _PWM4OUT `VEb  1 e 0 @12517 ]
"2053
[v _PWM4OE `VEb  1 e 0 @12518 ]
"2054
[v _PWM4EN `VEb  1 e 0 @12519 ]
"2067
[v _PWM4CONbits `VES147  1 e 1 @1564 ]
"2076
[v _CWG1DBR `VEuc  1 e 1 @1681 ]
"2078
[v _CWG1DBR0 `VEb  1 e 0 @13448 ]
"2079
[v _CWG1DBR1 `VEb  1 e 0 @13449 ]
"2080
[v _CWG1DBR2 `VEb  1 e 0 @13450 ]
"2081
[v _CWG1DBR3 `VEb  1 e 0 @13451 ]
"2082
[v _CWG1DBR4 `VEb  1 e 0 @13452 ]
"2083
[v _CWG1DBR5 `VEb  1 e 0 @13453 ]
"2097
[v _CWG1DBRbits `VES2116  1 e 1 @1681 ]
"2101
[v _CWG1DBF `VEuc  1 e 1 @1682 ]
"2103
[v _CWG1DBF0 `VEb  1 e 0 @13456 ]
"2104
[v _CWG1DBF1 `VEb  1 e 0 @13457 ]
"2105
[v _CWG1DBF2 `VEb  1 e 0 @13458 ]
"2106
[v _CWG1DBF3 `VEb  1 e 0 @13459 ]
"2107
[v _CWG1DBF4 `VEb  1 e 0 @13460 ]
"2108
[v _CWG1DBF5 `VEb  1 e 0 @13461 ]
"2122
[v _CWG1DBFbits `VES2116  1 e 1 @1682 ]
"2127
[v _CWG1CON0 `VEuc  1 e 1 @1683 ]
"2129
[v _G1CS0 `VEb  1 e 0 @13464 ]
"2130
[v _G1POLA `VEb  1 e 0 @13467 ]
"2131
[v _G1POLB `VEb  1 e 0 @13468 ]
"2132
[v _G1OEA `VEb  1 e 0 @13469 ]
"2133
[v _G1OEB `VEb  1 e 0 @13470 ]
"2134
[v _G1EN `VEb  1 e 0 @13471 ]
"2150
[v _CWG1CON0bits `VES2176  1 e 1 @1683 ]
"2154
[v _CWG1CON1 `VEuc  1 e 1 @1684 ]
"2156
[v _G1IS0 `VEb  1 e 0 @13472 ]
"2157
[v _G1IS1 `VEb  1 e 0 @13473 ]
"2158
[v _G1IS2 `VEb  1 e 0 @13474 ]
"2159
[v _G1ASDLA0 `VEb  1 e 0 @13476 ]
"2160
[v _G1ASDLA1 `VEb  1 e 0 @13477 ]
"2161
[v _G1ASDLB0 `VEb  1 e 0 @13478 ]
"2162
[v _G1ASDLB1 `VEb  1 e 0 @13479 ]
"2180
[v _CWG1CON1bits `VES277  1 e 1 @1684 ]
"2184
[v _CWG1CON2 `VEuc  1 e 1 @1685 ]
"2186
[v _G1ASDSCLC2 `VEb  1 e 0 @13480 ]
"2187
[v _G1ASDSFLT `VEb  1 e 0 @13481 ]
"2188
[v _G1ASDSC1 `VEb  1 e 0 @13482 ]
"2189
[v _G1ASDSC2 `VEb  1 e 0 @13483 ]
"2190
[v _G1ARSEN `VEb  1 e 0 @13486 ]
"2191
[v _G1ASE `VEb  1 e 0 @13487 ]
"2203
[v _CWG1CON2bits `VES2244  1 e 1 @1685 ]
"2212
[v _CLCDATA `VEuc  1 e 1 @3855 ]
"2214
[v _MCLC1OUT `VEb  1 e 0 @30840 ]
"2215
[v _MCLC2OUT `VEb  1 e 0 @30841 ]
"2222
[v _CLCDATAbits `VES246  1 e 1 @3855 ]
"2227
[v _CLC1CON `VEuc  1 e 1 @3856 ]
"2229
[v _LC1MODE0 `VEb  1 e 0 @30848 ]
"2230
[v _LC1MODE1 `VEb  1 e 0 @30849 ]
"2231
[v _LC1MODE2 `VEb  1 e 0 @30850 ]
"2232
[v _LC1INTN `VEb  1 e 0 @30851 ]
"2233
[v _LC1INTP `VEb  1 e 0 @30852 ]
"2234
[v _LC1OUT `VEb  1 e 0 @30853 ]
"2235
[v _LC1OE `VEb  1 e 0 @30854 ]
"2236
[v _LC1EN `VEb  1 e 0 @30855 ]
"2270
[v _CLC1CONbits `VES2296  1 e 1 @3856 ]
"2275
[v _CLC1POL `VEuc  1 e 1 @3857 ]
"2277
[v _LC1G1POL `VEb  1 e 0 @30856 ]
"2278
[v _LC1G2POL `VEb  1 e 0 @30857 ]
"2279
[v _LC1G3POL `VEb  1 e 0 @30858 ]
"2280
[v _LC1G4POL `VEb  1 e 0 @30859 ]
"2281
[v _LC1POL `VEb  1 e 0 @30863 ]
"2305
[v _CLC1POLbits `VES2341  1 e 1 @3857 ]
"2310
[v _CLC1SEL0 `VEuc  1 e 1 @3858 ]
"2312
[v _LC1D1S0 `VEb  1 e 0 @30864 ]
"2313
[v _LC1D1S1 `VEb  1 e 0 @30865 ]
"2314
[v _LC1D1S2 `VEb  1 e 0 @30866 ]
"2315
[v _LC1D2S0 `VEb  1 e 0 @30868 ]
"2316
[v _LC1D2S1 `VEb  1 e 0 @30869 ]
"2317
[v _LC1D2S2 `VEb  1 e 0 @30870 ]
"2352
[v _CLC1SEL0bits `VES2389  1 e 1 @3858 ]
"2357
[v _CLC1SEL1 `VEuc  1 e 1 @3859 ]
"2359
[v _LC1D3S0 `VEb  1 e 0 @30872 ]
"2360
[v _LC1D3S1 `VEb  1 e 0 @30873 ]
"2361
[v _LC1D3S2 `VEb  1 e 0 @30874 ]
"2362
[v _LC1D4S0 `VEb  1 e 0 @30876 ]
"2363
[v _LC1D4S1 `VEb  1 e 0 @30877 ]
"2364
[v _LC1D4S2 `VEb  1 e 0 @30878 ]
"2396
[v _CLC1SEL1bits `VES2444  1 e 1 @3859 ]
"2401
[v _CLC1GLS0 `VEuc  1 e 1 @3860 ]
"2403
[v _LC1G1D1N `VEb  1 e 0 @30880 ]
"2404
[v _LC1G1D1T `VEb  1 e 0 @30881 ]
"2405
[v _LC1G1D2N `VEb  1 e 0 @30882 ]
"2406
[v _LC1G1D2T `VEb  1 e 0 @30883 ]
"2407
[v _LC1G1D3N `VEb  1 e 0 @30884 ]
"2408
[v _LC1G1D3T `VEb  1 e 0 @30885 ]
"2409
[v _LC1G1D4N `VEb  1 e 0 @30886 ]
"2410
[v _LC1G1D4T `VEb  1 e 0 @30887 ]
"2441
[v _CLC1GLS0bits `VES2496  1 e 1 @3860 ]
"2446
[v _CLC1GLS1 `VEuc  1 e 1 @3861 ]
"2448
[v _LC1G2D1N `VEb  1 e 0 @30888 ]
"2449
[v _LC1G2D1T `VEb  1 e 0 @30889 ]
"2450
[v _LC1G2D2N `VEb  1 e 0 @30890 ]
"2451
[v _LC1G2D2T `VEb  1 e 0 @30891 ]
"2452
[v _LC1G2D3N `VEb  1 e 0 @30892 ]
"2453
[v _LC1G2D3T `VEb  1 e 0 @30893 ]
"2454
[v _LC1G2D4N `VEb  1 e 0 @30894 ]
"2455
[v _LC1G2D4T `VEb  1 e 0 @30895 ]
"2486
[v _CLC1GLS1bits `VES2496  1 e 1 @3861 ]
"2491
[v _CLC1GLS2 `VEuc  1 e 1 @3862 ]
"2493
[v _LC1G3D1N `VEb  1 e 0 @30896 ]
"2494
[v _LC1G3D1T `VEb  1 e 0 @30897 ]
"2495
[v _LC1G3D2N `VEb  1 e 0 @30898 ]
"2496
[v _LC1G3D2T `VEb  1 e 0 @30899 ]
"2497
[v _LC1G3D3N `VEb  1 e 0 @30900 ]
"2498
[v _LC1G3D3T `VEb  1 e 0 @30901 ]
"2499
[v _LC1G3D4N `VEb  1 e 0 @30902 ]
"2500
[v _LC1G3D4T `VEb  1 e 0 @30903 ]
"2531
[v _CLC1GLS2bits `VES2496  1 e 1 @3862 ]
"2536
[v _CLC1GLS3 `VEuc  1 e 1 @3863 ]
"2538
[v _LC1G4D1N `VEb  1 e 0 @30904 ]
"2539
[v _LC1G4D1T `VEb  1 e 0 @30905 ]
"2540
[v _LC1G4D2N `VEb  1 e 0 @30906 ]
"2541
[v _LC1G4D2T `VEb  1 e 0 @30907 ]
"2542
[v _LC1G4D3N `VEb  1 e 0 @30908 ]
"2543
[v _LC1G4D3T `VEb  1 e 0 @30909 ]
"2544
[v _LC1G4D4N `VEb  1 e 0 @30910 ]
"2545
[v _LC1G4D4T `VEb  1 e 0 @30911 ]
"2576
[v _CLC1GLS3bits `VES2496  1 e 1 @3863 ]
"2581
[v _CLC2CON `VEuc  1 e 1 @3864 ]
"2583
[v _LC2MODE0 `VEb  1 e 0 @30912 ]
"2584
[v _LC2MODE1 `VEb  1 e 0 @30913 ]
"2585
[v _LC2MODE2 `VEb  1 e 0 @30914 ]
"2586
[v _LC2INTN `VEb  1 e 0 @30915 ]
"2587
[v _LC2INTP `VEb  1 e 0 @30916 ]
"2588
[v _LC2OUT `VEb  1 e 0 @30917 ]
"2589
[v _LC2OE `VEb  1 e 0 @30918 ]
"2590
[v _LC2EN `VEb  1 e 0 @30919 ]
"2624
[v _CLC2CONbits `VES2296  1 e 1 @3864 ]
"2629
[v _CLC2POL `VEuc  1 e 1 @3865 ]
"2631
[v _LC2G1POL `VEb  1 e 0 @30920 ]
"2632
[v _LC2G2POL `VEb  1 e 0 @30921 ]
"2633
[v _LC2G3POL `VEb  1 e 0 @30922 ]
"2634
[v _LC2G4POL `VEb  1 e 0 @30923 ]
"2635
[v _LC2POL `VEb  1 e 0 @30927 ]
"2659
[v _CLC2POLbits `VES2341  1 e 1 @3865 ]
"2664
[v _CLC2SEL0 `VEuc  1 e 1 @3866 ]
"2666
[v _LC2D1S0 `VEb  1 e 0 @30928 ]
"2667
[v _LC2D1S1 `VEb  1 e 0 @30929 ]
"2668
[v _LC2D1S2 `VEb  1 e 0 @30930 ]
"2669
[v _LC2D2S0 `VEb  1 e 0 @30932 ]
"2670
[v _LC2D2S1 `VEb  1 e 0 @30933 ]
"2671
[v _LC2D2S2 `VEb  1 e 0 @30934 ]
"2706
[v _CLC2SEL0bits `VES2389  1 e 1 @3866 ]
"2711
[v _CLC2SEL1 `VEuc  1 e 1 @3867 ]
"2713
[v _LC2D3S0 `VEb  1 e 0 @30936 ]
"2714
[v _LC2D3S1 `VEb  1 e 0 @30937 ]
"2715
[v _LC2D3S2 `VEb  1 e 0 @30938 ]
"2716
[v _LC2D4S0 `VEb  1 e 0 @30940 ]
"2717
[v _LC2D4S1 `VEb  1 e 0 @30941 ]
"2718
[v _LC2D4S2 `VEb  1 e 0 @30942 ]
"2750
[v _CLC2SEL1bits `VES2444  1 e 1 @3867 ]
"2755
[v _CLC2GLS0 `VEuc  1 e 1 @3868 ]
"2757
[v _LC2G1D1N `VEb  1 e 0 @30944 ]
"2758
[v _LC2G1D1T `VEb  1 e 0 @30945 ]
"2759
[v _LC2G1D2N `VEb  1 e 0 @30946 ]
"2760
[v _LC2G1D2T `VEb  1 e 0 @30947 ]
"2761
[v _LC2G1D3N `VEb  1 e 0 @30948 ]
"2762
[v _LC2G1D3T `VEb  1 e 0 @30949 ]
"2763
[v _LC2G1D4N `VEb  1 e 0 @30950 ]
"2764
[v _LC2G1D4T `VEb  1 e 0 @30951 ]
"2795
[v _CLC2GLS0bits `VES2496  1 e 1 @3868 ]
"2800
[v _CLC2GLS1 `VEuc  1 e 1 @3869 ]
"2802
[v _LC2G2D1N `VEb  1 e 0 @30952 ]
"2803
[v _LC2G2D1T `VEb  1 e 0 @30953 ]
"2804
[v _LC2G2D2N `VEb  1 e 0 @30954 ]
"2805
[v _LC2G2D2T `VEb  1 e 0 @30955 ]
"2806
[v _LC2G2D3N `VEb  1 e 0 @30956 ]
"2807
[v _LC2G2D3T `VEb  1 e 0 @30957 ]
"2808
[v _LC2G2D4N `VEb  1 e 0 @30958 ]
"2809
[v _LC2G2D4T `VEb  1 e 0 @30959 ]
"2840
[v _CLC2GLS1bits `VES2496  1 e 1 @3869 ]
"2845
[v _CLC2GLS2 `VEuc  1 e 1 @3870 ]
"2847
[v _LC2G3D1N `VEb  1 e 0 @30960 ]
"2848
[v _LC2G3D1T `VEb  1 e 0 @30961 ]
"2849
[v _LC2G3D2N `VEb  1 e 0 @30962 ]
"2850
[v _LC2G3D2T `VEb  1 e 0 @30963 ]
"2851
[v _LC2G3D3N `VEb  1 e 0 @30964 ]
"2852
[v _LC2G3D3T `VEb  1 e 0 @30965 ]
"2853
[v _LC2G3D4N `VEb  1 e 0 @30966 ]
"2854
[v _LC2G3D4T `VEb  1 e 0 @30967 ]
"2885
[v _CLC2GLS2bits `VES2496  1 e 1 @3870 ]
"2890
[v _CLC2GLS3 `VEuc  1 e 1 @3871 ]
"2892
[v _LC2G4D1N `VEb  1 e 0 @30968 ]
"2893
[v _LC2G4D1T `VEb  1 e 0 @30969 ]
"2894
[v _LC2G4D2N `VEb  1 e 0 @30970 ]
"2895
[v _LC2G4D2T `VEb  1 e 0 @30971 ]
"2896
[v _LC2G4D3N `VEb  1 e 0 @30972 ]
"2897
[v _LC2G4D3T `VEb  1 e 0 @30973 ]
"2898
[v _LC2G4D4N `VEb  1 e 0 @30974 ]
"2899
[v _LC2G4D4T `VEb  1 e 0 @30975 ]
"2930
[v _CLC2GLS3bits `VES2496  1 e 1 @3871 ]
"2939
[v _BSR_ICDSHAD `VEuc  1 e 1 @4067 ]
"2946
[v _BSR_ICDSHADbits `VES3066  1 e 1 @4067 ]
"2950
[v _STATUS_SHAD `VEuc  1 e 1 @4068 ]
"2952
[v _C_SHAD `VEb  1 e 0 @32544 ]
"2953
[v _DC_SHAD `VEb  1 e 0 @32545 ]
"2954
[v _Z_SHAD `VEb  1 e 0 @32546 ]
"2962
[v _STATUS_SHADbits `VES3079  1 e 1 @4068 ]
"2966
[v _WREG_SHAD `VEuc  1 e 1 @4069 ]
"2970
[v _BSR_SHAD `VEuc  1 e 1 @4070 ]
"2977
[v _BSR_SHADbits `VES3066  1 e 1 @4070 ]
"2981
[v _PCLATH_SHAD `VEuc  1 e 1 @4071 ]
"2988
[v _PCLATH_SHADbits `VES83  1 e 1 @4071 ]
"2992
[v _FSR0L_SHAD `VEuc  1 e 1 @4072 ]
"2996
[v _FSR0H_SHAD `VEuc  1 e 1 @4073 ]
"3000
[v _FSR1L_SHAD `VEuc  1 e 1 @4074 ]
"3004
[v _FSR1H_SHAD `VEuc  1 e 1 @4075 ]
"3009
[v _STKPTR `VEuc  1 e 1 @4077 ]
"3016
[v _STKPTRbits `VES3066  1 e 1 @4077 ]
"3021
[v _TOSL `VEuc  1 e 1 @4078 ]
"3026
[v _TOSH `VEuc  1 e 1 @4079 ]
"3033
[v _TOSHbits `VES83  1 e 1 @4079 ]
"31 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _main `(v  1 e 0 0 ]
{
"44
} 0
"299
[v _charge_deal `(v  1 e 0 0 ]
{
"417
[v charge_deal@i_5379 `uc  1 a 1 37 ]
"356
[v charge_deal@I `ui  1 a 2 34 ]
"329
[v charge_deal@BT `ui  1 a 2 32 ]
"302
[v charge_deal@i `uc  1 a 1 36 ]
"491
} 0
"202
[v _smoke_deal `(v  1 e 0 0 ]
{
"223
} 0
"277
[v _BTpower `(v  1 e 0 0 ]
{
"294
} 0
"100 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\AD.c
[v _GetUsbI `(ui  1 e 2 0 ]
{
"101
[v GetUsbI@I `ui  1 a 2 30 ]
[v GetUsbI@V `ui  1 a 2 28 ]
[v GetUsbI@BT `ui  1 a 2 26 ]
"112
} 0
"102 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _key_deal `(v  1 e 0 0 ]
{
"156
} 0
"76 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\AD.c
[v _GetIsense `(ui  1 e 2 0 ]
{
"77
[v GetIsense@I `ui  1 a 2 8 ]
"85
} 0
"63
[v _GetBT `(ui  1 e 2 0 ]
{
"64
[v GetBT@BT `ui  1 a 2 22 ]
"72
} 0
"51
[v _GetHotV `(ui  1 e 2 0 ]
{
"52
[v GetHotV@H `ui  1 a 2 8 ]
"60
} 0
"160 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _power `(v  1 e 0 0 ]
{
"161
[v power@i `uc  1 a 1 5 ]
"198
} 0
"229
[v _warn_deal `(v  1 e 0 0 ]
{
"233
[v warn_deal@num `uc  1 a 1 6 ]
"232
[v warn_deal@i `uc  1 a 1 5 ]
"274
} 0
"68
[v _sleep_deal `(v  1 e 0 0 ]
{
"98
} 0
"49
[v _powerInit_deal `(v  1 e 0 0 ]
{
"50
[v powerInit_deal@i `uc  1 a 1 5 ]
"65
} 0
"11 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\AD.c
[v _GetAD `(ui  1 e 2 0 ]
{
"14
[v GetAD@SumBuf `[8]ui  1 a 16 0 ]
"13
[v GetAD@SumADC `ui  1 a 2 16 ]
"12
[v GetAD@i `uc  1 a 1 19 ]
[v GetAD@t `uc  1 a 1 18 ]
"47
} 0
"5 d:\Program Files\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
{
"6
[v ___aldiv@quotient `l  1 a 4 10 ]
"7
[v ___aldiv@sign `uc  1 a 1 9 ]
[v ___aldiv@counter `uc  1 a 1 8 ]
"5
[v ___aldiv@divisor `l  1 p 4 0 ]
[v ___aldiv@dividend `l  1 p 4 4 ]
"37
} 0
"6 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\PWM.c
[v _HOTPWM `(v  1 e 0 0 ]
{
"17
} 0
"20
[v _USBPWM `(v  1 e 0 0 ]
{
"31
} 0
"55 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\Register.c
[v _Init `(v  1 e 0 0 ]
{
"81
} 0
"5
[v _Variates `(v  1 e 0 0 ]
{
"50
} 0
"12 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\main.c
[v _delay `(v  1 e 0 0 ]
{
"14
[v delay@i `ui  1 a 2 2 ]
"13
[v delay@t `uc  1 a 1 4 ]
"12
[v delay@nms `ui  1 p 2 0 ]
"17
} 0
"89 D:\DATA\PROJECT\TPS-050040BCA-00_A-SV101\Source\Register.c
[v _itr `I(v  1 e 0 0 ]
{
"187
} 0
