

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Jan 26 19:56:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.488 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    92261|    92261|  0.923 ms|  0.923 ms|  92257|  92257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92259|    92259|         5|          1|          1|  92256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 0, i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 14 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 0, i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 16 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 0, i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 17 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 19 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp_eq  i17 %indvar_flatten12_load, i17 92256" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%add_ln34_2 = add i17 %indvar_flatten12_load, i17 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 21 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc38.i, void %_Z4pad1PfS_i.exit.exitStub" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 22 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_eq  i10 %indvar_flatten_load, i10 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 26 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i5 0, i5 %i_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 27 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 28 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln36 = icmp_eq  i5 %j_load, i5 31" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 30 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 31 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty = or i1 %and_ln34, i1 %icmp_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 32 'or' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.41ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty, i5 0, i5 %j_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 33 'select' 'j_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.41ns)   --->   "%select_ln35 = select i1 %and_ln34, i5 %add_ln35, i5 %select_ln34" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 34 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln35, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%icmp = icmp_eq  i4 %tmp, i4 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 37 'icmp' 'icmp' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln35, i5 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%empty_1361 = sub i10 %p_shl, i10 %zext_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 39 'sub' 'empty_1361' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%cmp10_i = icmp_ugt  i5 %select_ln35, i5 28" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 40 'icmp' 'cmp10_i' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 41 'mul' 'empty_1362' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %j_mid2, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 42 'partselect' 'tmp_177' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %tmp_177, i4 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln39_1 = icmp_ugt  i5 %j_mid2, i5 28" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 44 'icmp' 'icmp_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %icmp, i1 %cmp10_i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 45 'or' 'or_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39_2 = or i1 %icmp_ln39, i1 %icmp_ln39_1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 46 'or' 'or_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39_2, i1 %or_ln39" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 47 'or' 'or_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln36 = add i5 %j_mid2, i5 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 48 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln35_2 = add i10 %indvar_flatten_load, i10 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 49 'add' 'add_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.40ns)   --->   "%select_ln35_1 = select i1 %icmp_ln35, i10 1, i10 %add_ln35_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 50 'select' 'select_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln34 = store i17 %add_ln34_2, i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 51 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln35 = store i10 %select_ln35_1, i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 52 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %select_ln35, i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 53 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 54 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%c_load = load i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 55 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %c_load, i7 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 56 'add' 'add_ln34' <Predicate = (icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.36ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i7 %add_ln34, i7 %c_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 57 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 58 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 59 'mul' 'empty_1359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 60 'mul' 'empty_1362' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 %select_ln34_1, i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 61 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 62 'mul' 'empty_1359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (2.14ns)   --->   "%empty_1360 = mul i17 %zext_ln34, i17 729" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 63 'mul' 'empty_1360' <Predicate = (!or_ln39_1)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 64 'mul' 'empty_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%zext_ln36 = zext i10 %empty_1362" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_1360, i17 %zext_ln36" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 66 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 67 'mul' 'empty_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %j_mid2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 68 'zext' 'zext_ln36_1' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %j_mid2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 69 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41_2 = add i17 %empty_1359, i17 %zext_ln36_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 70 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_1360, i17 %zext_ln36" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 71 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln45_4 = add i7 %zext_ln36_1, i7 72" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 72 'add' 'add_ln45_4' <Predicate = (!or_ln39_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln45_4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 73 'sext' 'sext_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.86ns)   --->   "%add_ln45 = add i17 %sext_ln45, i17 %add_ln45_3" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 74 'add' 'add_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i17 %add_ln45" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 75 'zext' 'zext_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%Norm1_out_img_addr = getelementptr i32 %Norm1_out_img, i64 0, i64 %zext_ln45" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 76 'getelementptr' 'Norm1_out_img_addr' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%Norm1_out_img_load = load i17 %Norm1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 77 'load' 'Norm1_out_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 92256, i64 92256, i64 92256"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_1361" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 80 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37->NN.cpp:57]   --->   Operation 81 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41_2 = add i17 %empty_1359, i17 %zext_ln36_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 82 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln41 = add i17 %add_ln41_2, i17 %p_cast" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 83 'add' 'add_ln41' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i17 %add_ln41" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 84 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%Pad1_out_img_addr = getelementptr i32 %Pad1_out_img, i64 0, i64 %zext_ln41" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 85 'getelementptr' 'Pad1_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Norm1_out_img_load = load i17 %Norm1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 86 'load' 'Norm1_out_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_6 : Operation 87 [1/1] (0.44ns)   --->   "%storemerge = select i1 %or_ln39_1, i32 0, i32 %Norm1_out_img_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 87 'select' 'storemerge' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %storemerge, i17 %Pad1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 88 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 92256> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body8.i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 89 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten12') [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [8]  (0.427 ns)

 <State 2>: 3.488ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten_load', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57) on local variable 'indvar_flatten' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57) [27]  (0.787 ns)
	'select' operation 5 bit ('select_ln34', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) [28]  (0.414 ns)
	'add' operation 5 bit ('add_ln35', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57) [33]  (0.789 ns)
	'select' operation 5 bit ('select_ln35', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57) [36]  (0.414 ns)
	'icmp' operation 1 bit ('icmp', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57) [42]  (0.797 ns)
	'or' operation 1 bit ('or_ln39', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57) [55]  (0.000 ns)
	'or' operation 1 bit ('or_ln39_1', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57) [57]  (0.287 ns)

 <State 3>: 2.129ns
The critical path consists of the following:
	'load' operation 7 bit ('c_load', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) on local variable 'c', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57 [23]  (0.000 ns)
	'add' operation 7 bit ('add_ln34', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) [24]  (0.773 ns)
	'select' operation 7 bit ('select_ln34_1', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) [32]  (0.360 ns)
	'mul' operation 17 bit of DSP[58] ('empty_1359', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) [38]  (0.996 ns)

 <State 4>: 2.785ns
The critical path consists of the following:
	'mul' operation 17 bit ('empty_1360', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57) [39]  (2.140 ns)
	'add' operation 17 bit of DSP[62] ('add_ln45_3', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) [62]  (0.645 ns)

 <State 5>: 2.873ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln45_4', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) [63]  (0.773 ns)
	'add' operation 17 bit ('add_ln45', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) [65]  (0.863 ns)
	'getelementptr' operation 17 bit ('Norm1_out_img_addr', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) [67]  (0.000 ns)
	'load' operation 32 bit ('Norm1_out_img_load', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) on array 'Norm1_out_img' [68]  (1.237 ns)

 <State 6>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('Norm1_out_img_load', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57) on array 'Norm1_out_img' [68]  (1.237 ns)
	'select' operation 32 bit ('storemerge', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57) [69]  (0.449 ns)
	'store' operation 0 bit ('store_ln39', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57) of variable 'storemerge', ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57 on array 'Pad1_out_img' [70]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
