;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV @121, 103
	SUB 100, -109
	MOV @121, 103
	SUB -18, <10
	ADD 211, 60
	MOV -11, <-20
	MOV -11, <-20
	MOV -500, -600
	MOV @121, 103
	MOV @121, 103
	SPL @12, #260
	JMN 12, #10
	SPL 12, #10
	SPL @12, #260
	SPL @12, #260
	SPL @12, #260
	SUB 10, 10
	SUB 10, 10
	SUB -12, @10
	SUB @0, @90
	JMN <121, #106
	SLT @0, @5
	MOV @121, 103
	DJN -1, @-26
	DJN -1, @-26
	SPL -700, -600
	ADD <-30, 9
	SUB 10, 10
	ADD 10, 10
	SUB -700, -600
	SPL -700, -600
	ADD 210, 60
	SLT @0, @5
	SLT @0, @5
	SUB -12, @10
	JMN @12, #100
	JMP 210, 21
	SUB @0, @2
	SUB 100, -109
	ADD #0, @0
	SPL -700, -600
	DJN 10, 10
	SUB -700, -600
	SPL 0, <332
	MOV @121, 103
	SPL -700, -600
	MOV -11, <-20
	CMP -207, <-120
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN <-127, 105
	SUB 0, @10
	DJN -1, @-20
	ADD 210, 30
	SUB 0, @10
	SPL -0, 104
	SUB 0, 90
	SPL 0, -801
	SUB 0, @10
	SUB @127, @106
	SUB @-127, 0
	SUB 297, <-120
	MOV -17, <-20
	MOV -17, <-20
	SUB #10, 200
	SLT 100, 0
	SUB 12, @-0
	SPL 0, 40
	SPL 0, 40
	SPL 0, 40
	SPL 0, 40
	SUB @-127, 0
	SUB @-127, 100
	SUB @-127, 100
	ADD 30, 9
	SUB @-127, 100
	SUB -207, <-120
	SUB 297, <-120
	DJN -1, -30
	SPL 0, <802
	SUB 12, @-0
	SPL 0, <802
	SUB @-211, -306
	SUB -21, @34
	ADD 30, 9
	SUB @-211, -306
	ADD 30, 9
	SUB <101, 906
	SPL 0, <802
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	SPL 0, <802
