Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 19:49:02 2025
| Host         : Junjie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   55          inf        0.000                      0                   55           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 3.524ns (55.019%)  route 2.881ns (44.981%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
    SLICE_X88Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          1.173     1.691    Inst_FSM/current_state[1]
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.150     1.841 r  Inst_FSM/puerta_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.708     3.549    puerta_OBUF
    V6                   OBUF (Prop_obuf_I_O)         2.856     6.405 r  puerta_OBUF_inst/O
                         net (fo=0)                   0.000     6.405    puerta
    V6                                                                r  puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.606ns (57.441%)  route 2.672ns (42.559%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=8, routed)           0.864     1.283    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.610 r  Inst_FSM/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.418    segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.860     6.277 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.277    segment[4]
    R7                                                                r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 3.686ns (59.174%)  route 2.543ns (40.826%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X88Y58         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.876     1.354    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.323     1.677 r  Inst_FSM/motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.344    motor_OBUF[1]
    U9                   OBUF (Prop_obuf_I_O)         2.885     6.230 r  motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.230    motor[1]
    U9                                                                r  motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.433ns (55.300%)  route 2.775ns (44.700%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X88Y58         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           1.109     1.587    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X88Y58         LUT2 (Prop_lut2_I0_O)        0.295     1.882 r  Inst_FSM/motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.548    motor_OBUF[0]
    V9                   OBUF (Prop_obuf_I_O)         2.660     6.209 r  motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.209    motor[0]
    V9                                                                r  motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 3.593ns (58.198%)  route 2.581ns (41.802%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=8, routed)           0.862     1.281    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X89Y55         LUT4 (Prop_lut4_I3_O)        0.327     1.608 r  Inst_FSM/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.718     3.327    segment_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.847     6.174 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.174    segment[1]
    T8                                                                r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.348ns (55.226%)  route 2.714ns (44.774%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=8, routed)           0.862     1.281    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.299     1.580 r  Inst_FSM/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.852     3.432    segment_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.630     6.062 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.062    segment[0]
    U8                                                                r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 3.217ns (53.589%)  route 2.786ns (46.411%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[2]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[2]/Q
                         net (fo=9, routed)           0.881     1.337    Inst_FSM/s_piso_actual_reg[2]
    SLICE_X89Y57         LUT3 (Prop_lut3_I2_O)        0.124     1.461 r  Inst_FSM/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     3.366    segment_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.637     6.002 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.002    segment[2]
    R8                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 3.235ns (54.525%)  route 2.698ns (45.475%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[2]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[2]/Q
                         net (fo=9, routed)           0.883     1.339    Inst_FSM/s_piso_actual_reg[2]
    SLICE_X89Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.816     3.278    segment_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.655     5.933 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.933    segment[5]
    U6                                                                r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.370ns (56.964%)  route 2.546ns (43.036%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=8, routed)           0.864     1.283    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.299     1.582 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.681     3.264    segment_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         2.652     5.915 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.915    segment[6]
    U7                                                                r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.366ns (56.917%)  route 2.548ns (43.083%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=8, routed)           0.864     1.283    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.299     1.582 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.684     3.266    segment_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.648     5.914 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.914    segment[3]
    T6                                                                r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE                         0.000     0.000 r  Inst_SYNCHRNZR4/sreg_reg[0]/C
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X88Y63         SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE                         0.000     0.000 r  Inst_SYNCHRNZR1/sreg_reg[0]/C
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    Inst_SYNCHRNZR1/sreg_reg_n_0_[0]
    SLICE_X84Y60         SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE                         0.000     0.000 r  Inst_SYNCHRNZR3/sreg_reg[0]/C
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    Inst_SYNCHRNZR3/sreg_reg_n_0_[0]
    SLICE_X84Y60         SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR3/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR3/sreg_reg[1]/C
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR3/sreg_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    Inst_EDGEDTCTR3/sreg_0[1]
    SLICE_X87Y63         FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.062%)  route 0.180ns (54.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR2/sreg_reg[0]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR2/sreg_reg[0]/Q
                         net (fo=3, routed)           0.180     0.328    Inst_EDGEDTCTR2/sreg_0[0]
    SLICE_X88Y60         FDRE                                         r  Inst_EDGEDTCTR2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR4/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR4/sreg_reg[1]/C
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR4/sreg_reg[1]/Q
                         net (fo=3, routed)           0.192     0.333    Inst_EDGEDTCTR4/sreg[1]
    SLICE_X89Y63         FDRE                                         r  Inst_EDGEDTCTR4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR3/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.148ns (44.054%)  route 0.188ns (55.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR3/sreg_reg[0]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=3, routed)           0.188     0.336    Inst_EDGEDTCTR3/sreg_0[0]
    SLICE_X87Y63         FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.501%)  route 0.174ns (51.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE                         0.000     0.000 r  Inst_SYNCHRNZR2/sreg_reg[0]/C
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SYNCHRNZR2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.338    Inst_SYNCHRNZR2/sreg_reg_n_0_[0]
    SLICE_X84Y60         SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/Q
                         net (fo=3, routed)           0.181     0.345    Inst_EDGEDTCTR_MOTOR/sreg[1]
    SLICE_X88Y57         FDRE                                         r  Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR1/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.148ns (42.724%)  route 0.198ns (57.276%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE                         0.000     0.000 r  Inst_EDGEDTCTR1/sreg_reg[0]/C
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR1/sreg_reg[0]/Q
                         net (fo=3, routed)           0.198     0.346    Inst_EDGEDTCTR1/sreg[0]
    SLICE_X89Y60         FDRE                                         r  Inst_EDGEDTCTR1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------





