

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Sat May  8 22:33:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       optimized
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     1022|     1022|         3|          1|          1|  1021|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 2" [kernel2.cpp:6]   --->   Operation 9 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%elem2 = load i32* %array_addr_1, align 4" [kernel2.cpp:6]   --->   Operation 10 'load' 'elem2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 0" [kernel2.cpp:3]   --->   Operation 11 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.66ns)   --->   "%elem2 = load i32* %array_addr_1, align 4" [kernel2.cpp:6]   --->   Operation 12 'load' 'elem2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [1024 x i32]* %array_r, i64 0, i64 1" [kernel2.cpp:6]   --->   Operation 13 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.66ns)   --->   "%array_load = load i32* %array_addr_2, align 4" [kernel2.cpp:6]   --->   Operation 14 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 15 [2/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr, align 4" [kernel2.cpp:6]   --->   Operation 15 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 16 [1/2] (2.66ns)   --->   "%array_load = load i32* %array_addr_2, align 4" [kernel2.cpp:6]   --->   Operation 16 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 17 [1/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr, align 4" [kernel2.cpp:6]   --->   Operation 17 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (6.58ns)   --->   "%accum = mul nsw i32 %array_load_1, %array_load" [kernel2.cpp:6]   --->   Operation 20 'mul' 'accum' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (1.06ns)   --->   "br label %1" [kernel2.cpp:9]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%accum_0 = phi i32 [ %accum, %0 ], [ %accum_1, %loop ]"   --->   Operation 22 'phi' 'accum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 3, %0 ], [ %i, %loop ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%prev_0 = phi i32 [ %elem2, %0 ], [ %prev_1, %loop ]"   --->   Operation 24 'phi' 'prev_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (1.32ns)   --->   "%icmp_ln9 = icmp eq i11 %i_0, -1024" [kernel2.cpp:9]   --->   Operation 25 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %loop" [kernel2.cpp:9]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.42ns)   --->   "%add_ln12 = add i11 %i_0, -2" [kernel2.cpp:12]   --->   Operation 28 'add' 'add_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %add_ln12 to i64" [kernel2.cpp:12]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr_4 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln12" [kernel2.cpp:12]   --->   Operation 30 'getelementptr' 'array_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_4, align 4" [kernel2.cpp:12]   --->   Operation 31 'load' 'array_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 32 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel2.cpp:9]   --->   Operation 32 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 33 [1/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_4, align 4" [kernel2.cpp:12]   --->   Operation 33 'load' 'array_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 8.36>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel2.cpp:10]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel2.cpp:10]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel2.cpp:11]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (1.78ns)   --->   "%prev_1 = add nsw i32 %elem2, %accum_0" [kernel2.cpp:11]   --->   Operation 37 'add' 'prev_1' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %i_0 to i64" [kernel2.cpp:11]   --->   Operation 38 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln11" [kernel2.cpp:11]   --->   Operation 39 'getelementptr' 'array_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (2.66ns)   --->   "store i32 %prev_1, i32* %array_addr_3, align 4" [kernel2.cpp:11]   --->   Operation 40 'store' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 41 [1/1] (6.58ns)   --->   "%mul_ln12 = mul nsw i32 %array_load_2, %prev_0" [kernel2.cpp:12]   --->   Operation 41 'mul' 'mul_ln12' <Predicate = (!icmp_ln9)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (1.78ns)   --->   "%accum_1 = add nsw i32 %mul_ln12, %accum_0" [kernel2.cpp:12]   --->   Operation 42 'add' 'accum_1' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp) nounwind" [kernel2.cpp:14]   --->   Operation 43 'specregionend' 'empty_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [kernel2.cpp:9]   --->   Operation 44 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [kernel2.cpp:15]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array_addr_1      (getelementptr    ) [ 001000000]
array_addr        (getelementptr    ) [ 000100000]
elem2             (load             ) [ 000111110]
array_addr_2      (getelementptr    ) [ 000100000]
array_load        (load             ) [ 000010000]
array_load_1      (load             ) [ 000010000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
accum             (mul              ) [ 000011110]
br_ln9            (br               ) [ 000011110]
accum_0           (phi              ) [ 000001110]
i_0               (phi              ) [ 000001110]
prev_0            (phi              ) [ 000001110]
icmp_ln9          (icmp             ) [ 000001110]
empty             (speclooptripcount) [ 000000000]
br_ln9            (br               ) [ 000000000]
add_ln12          (add              ) [ 000000000]
zext_ln12         (zext             ) [ 000000000]
array_addr_4      (getelementptr    ) [ 000001100]
i                 (add              ) [ 000011110]
array_load_2      (load             ) [ 000001010]
specloopname_ln10 (specloopname     ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
specpipeline_ln11 (specpipeline     ) [ 000000000]
prev_1            (add              ) [ 000011110]
zext_ln11         (zext             ) [ 000000000]
array_addr_3      (getelementptr    ) [ 000000000]
store_ln11        (store            ) [ 000000000]
mul_ln12          (mul              ) [ 000000000]
accum_1           (add              ) [ 000011110]
empty_2           (specregionend    ) [ 000000000]
br_ln9            (br               ) [ 000011110]
ret_ln15          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="array_addr_1_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="3" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="1"/>
<pin id="78" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="elem2/1 array_load/2 array_load_1/2 array_load_2/5 store_ln11/7 "/>
</bind>
</comp>

<comp id="58" class="1004" name="array_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="array_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="array_addr_4_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_4/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="array_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_3/7 "/>
</bind>
</comp>

<comp id="96" class="1005" name="accum_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="accum_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accum_0/5 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="118" class="1005" name="prev_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="prev_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="prev_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="3"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_0/5 "/>
</bind>
</comp>

<comp id="128" class="1005" name="reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load array_load_2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="accum_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="accum/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln12_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln12_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="prev_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="5"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_1/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln11_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="2"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln12_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="accum_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_1/7 "/>
</bind>
</comp>

<comp id="184" class="1005" name="array_addr_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="array_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="1"/>
<pin id="191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="elem2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="3"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="elem2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="array_addr_2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="array_load_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="accum_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln9_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="219" class="1005" name="array_addr_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="prev_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prev_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="accum_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="66" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="79"><net_src comp="58" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="105"><net_src comp="99" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="127"><net_src comp="121" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="52" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="52" pin="7"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="110" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="110" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="159"><net_src comp="110" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="96" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="166"><net_src comp="161" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="170"><net_src comp="106" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="176"><net_src comp="128" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="118" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="96" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="44" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="192"><net_src comp="58" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="197"><net_src comp="52" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="203"><net_src comp="66" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="208"><net_src comp="52" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="213"><net_src comp="133" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="218"><net_src comp="138" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="80" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="227"><net_src comp="155" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="232"><net_src comp="161" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="237"><net_src comp="178" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {7 }
 - Input state : 
	Port: kernel2 : array_r | {1 2 3 5 6 }
  - Chain level:
	State 1
		elem2 : 1
	State 2
		array_load : 1
		array_load_1 : 1
	State 3
	State 4
	State 5
		icmp_ln9 : 1
		br_ln9 : 2
		add_ln12 : 1
		zext_ln12 : 2
		array_addr_4 : 3
		array_load_2 : 4
		i : 1
	State 6
	State 7
		array_addr_3 : 1
		store_ln11 : 2
		accum_1 : 1
		empty_2 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |  add_ln12_fu_144 |    0    |    0    |    18   |
|    add   |     i_fu_155     |    0    |    0    |    18   |
|          |   prev_1_fu_161  |    0    |    0    |    39   |
|          |  accum_1_fu_178  |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|    mul   |   accum_fu_133   |    3    |    0    |    21   |
|          |  mul_ln12_fu_172 |    3    |    0    |    21   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln9_fu_138 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln12_fu_150 |    0    |    0    |    0    |
|          | zext_ln11_fu_167 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    6    |    0    |   169   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   accum_0_reg_96   |   32   |
|   accum_1_reg_234  |   32   |
|    accum_reg_210   |   32   |
|array_addr_1_reg_184|   10   |
|array_addr_2_reg_200|   10   |
|array_addr_4_reg_219|   10   |
| array_addr_reg_189 |   10   |
|array_load_1_reg_205|   32   |
|    elem2_reg_194   |   32   |
|     i_0_reg_106    |   11   |
|      i_reg_224     |   11   |
|  icmp_ln9_reg_215  |    1   |
|   prev_0_reg_118   |   32   |
|   prev_1_reg_229   |   32   |
|       reg_128      |   32   |
+--------------------+--------+
|        Total       |   319  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_52 |  p2  |   4  |   0  |    0   ||    21   |
|    i_0_reg_106   |  p0  |   2  |  11  |   22   ||    9    |
|      reg_128     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  4.5865 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   319  |   235  |
+-----------+--------+--------+--------+--------+
