/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10CL120YF484) Path("C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/output_files/") File("NNFPGA_CL10LP.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
