Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  9 14:04:09 2024
| Host         : TianChang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.142        0.000                      0                50952        0.013        0.000                      0                50952        3.000        0.000                       0                 15396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         6.942        0.000                      0                41263        0.013        0.000                      0                41263        8.870        0.000                       0                 15358  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   5.728        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll        1.142        0.000                      0                13143        1.452        0.000                      0                13143  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.914ns  (logic 1.361ns (10.539%)  route 11.553ns (89.461%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.988    14.038    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X53Y198        LUT4 (Prop_lut4_I1_O)        0.264    14.302 r  mrcore/inst/ROB_module/Hi_wdata[22]_i_1/O
                         net (fo=1, routed)           0.000    14.302    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[22]
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[22]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X53Y198        FDRE (Setup_fdre_C_D)        0.033    21.244    mrcore/inst/Commit_module/Hi_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.858ns  (logic 1.361ns (10.585%)  route 11.497ns (89.415%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.931    13.982    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X50Y199        LUT4 (Prop_lut4_I1_O)        0.264    14.246 r  mrcore/inst/ROB_module/Hi_wdata[25]_i_1/O
                         net (fo=1, routed)           0.000    14.246    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[25]
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[25]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)        0.032    21.243    mrcore/inst/Commit_module/Hi_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.855ns  (logic 1.361ns (10.587%)  route 11.494ns (89.413%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.928    13.979    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X50Y199        LUT4 (Prop_lut4_I1_O)        0.264    14.243 r  mrcore/inst/ROB_module/Hi_wdata[24]_i_1/O
                         net (fo=1, routed)           0.000    14.243    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[24]
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[24]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)        0.032    21.243    mrcore/inst/Commit_module/Hi_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.855ns  (logic 1.361ns (10.587%)  route 11.494ns (89.413%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.928    13.979    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X50Y199        LUT4 (Prop_lut4_I1_O)        0.264    14.243 r  mrcore/inst/ROB_module/Hi_wdata[28]_i_1/O
                         net (fo=1, routed)           0.000    14.243    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[28]
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X50Y199        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[28]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X50Y199        FDRE (Setup_fdre_C_D)        0.033    21.244    mrcore/inst/Commit_module/Hi_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 1.361ns (10.706%)  route 11.351ns (89.294%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.786    13.836    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X53Y198        LUT4 (Prop_lut4_I1_O)        0.264    14.100 r  mrcore/inst/ROB_module/Hi_wdata[21]_i_1/O
                         net (fo=1, routed)           0.000    14.100    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[21]
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[21]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X53Y198        FDRE (Setup_fdre_C_D)        0.032    21.243    mrcore/inst/Commit_module/Hi_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 1.361ns (10.603%)  route 11.474ns (89.397%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.453 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.909    13.960    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X50Y201        LUT4 (Prop_lut4_I1_O)        0.264    14.224 r  mrcore/inst/ROB_module/Hi_wdata[27]_i_1/O
                         net (fo=1, routed)           0.000    14.224    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[27]
    SLICE_X50Y201        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.453    21.453    mrcore/inst/Commit_module/aclk
    SLICE_X50Y201        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[27]/C
                         clock pessimism              0.007    21.460    
                         clock uncertainty           -0.084    21.376    
    SLICE_X50Y201        FDRE (Setup_fdre_C_D)        0.032    21.408    mrcore/inst/Commit_module/Hi_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         21.408    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.659ns  (logic 1.361ns (10.752%)  route 11.298ns (89.248%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.732    13.783    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X53Y197        LUT4 (Prop_lut4_I1_O)        0.264    14.047 r  mrcore/inst/ROB_module/Hi_wdata[23]_i_1/O
                         net (fo=1, routed)           0.000    14.047    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[23]
    SLICE_X53Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X53Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[23]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X53Y197        FDRE (Setup_fdre_C_D)        0.032    21.243    mrcore/inst/Commit_module/Hi_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 1.361ns (10.755%)  route 11.294ns (89.245%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.728    13.779    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X53Y197        LUT4 (Prop_lut4_I1_O)        0.264    14.043 r  mrcore/inst/ROB_module/Hi_wdata[20]_i_1/O
                         net (fo=1, routed)           0.000    14.043    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[20]
    SLICE_X53Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X53Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[20]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X53Y197        FDRE (Setup_fdre_C_D)        0.030    21.241    mrcore/inst/Commit_module/Hi_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 1.361ns (10.780%)  route 11.264ns (89.220%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 21.285 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.699    13.750    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X61Y197        LUT4 (Prop_lut4_I1_O)        0.264    14.014 r  mrcore/inst/ROB_module/Hi_wdata[17]_i_1/O
                         net (fo=1, routed)           0.000    14.014    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[17]
    SLICE_X61Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.285    21.285    mrcore/inst/Commit_module/aclk
    SLICE_X61Y197        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[17]/C
                         clock pessimism              0.007    21.292    
                         clock uncertainty           -0.084    21.208    
    SLICE_X61Y197        FDRE (Setup_fdre_C_D)        0.030    21.238    mrcore/inst/Commit_module/Hi_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 mrcore/inst/ROB_module/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/Hi_wdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.486ns  (logic 1.361ns (10.900%)  route 11.125ns (89.100%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.388     1.388    mrcore/inst/ROB_module/aclk
    SLICE_X93Y163        FDRE                                         r  mrcore/inst/ROB_module/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_fdre_C_Q)         0.379     1.767 r  mrcore/inst/ROB_module/head_reg[1]/Q
                         net (fo=206, routed)         2.911     4.679    mrcore/inst/ROB_module/head_reg[1]_0[0]
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.105     4.784 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8/O
                         net (fo=53, routed)          2.535     7.319    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_8_n_0
    SLICE_X94Y158        LUT5 (Prop_lut5_I1_O)        0.105     7.424 r  mrcore/inst/ROB_module/lasttag_target[31]_i_4/O
                         net (fo=38, routed)          0.880     8.303    mrcore/inst/ROB_module/lasttag_target[31]_i_4_n_0
    SLICE_X95Y155        LUT3 (Prop_lut3_I0_O)        0.126     8.429 r  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11/O
                         net (fo=1, routed)           0.661     9.091    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_11_n_0
    SLICE_X93Y159        LUT6 (Prop_lut6_I1_O)        0.267     9.358 f  mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4/O
                         net (fo=8, routed)           0.578     9.936    mrcore/inst/ROB_module/tlb_miss_excode[3]_i_4_n_0
    SLICE_X92Y159        LUT3 (Prop_lut3_I0_O)        0.115    10.051 r  mrcore/inst/ROB_module/arf_wen1_i_3/O
                         net (fo=84, routed)          3.560    13.610    mrcore/inst/ROB_module/inst1_valid_en
    SLICE_X53Y198        LUT4 (Prop_lut4_I1_O)        0.264    13.874 r  mrcore/inst/ROB_module/Hi_wdata[18]_i_1/O
                         net (fo=1, routed)           0.000    13.874    mrcore/inst/Commit_module/Hi_wdata_reg[31]_1[18]
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.288    21.288    mrcore/inst/Commit_module/aclk
    SLICE_X53Y198        FDRE                                         r  mrcore/inst/Commit_module/Hi_wdata_reg[18]/C
                         clock pessimism              0.007    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X53Y198        FDRE (Setup_fdre_C_D)        0.030    21.241    mrcore/inst/Commit_module/Hi_wdata_reg[18]
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  7.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mrcore/inst/L2_TLB_module/tlbs_reg[4][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/L2_TLB_module/findtlb_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.271ns (69.338%)  route 0.120ns (30.662%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.577     0.577    mrcore/inst/L2_TLB_module/aclk
    SLICE_X66Y150        FDRE                                         r  mrcore/inst/L2_TLB_module/tlbs_reg[4][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.164     0.741 r  mrcore/inst/L2_TLB_module/tlbs_reg[4][67]/Q
                         net (fo=2, routed)           0.120     0.861    mrcore/inst/L2_TLB_module/tlbs_reg_n_0_[4][67]
    SLICE_X67Y149        LUT5 (Prop_lut5_I0_O)        0.045     0.906 r  mrcore/inst/L2_TLB_module/findtlb[67]_i_2/O
                         net (fo=1, routed)           0.000     0.906    mrcore/inst/L2_TLB_module/findtlb[67]_i_2_n_0
    SLICE_X67Y149        MUXF7 (Prop_muxf7_I0_O)      0.062     0.968 r  mrcore/inst/L2_TLB_module/findtlb_reg[67]_i_1/O
                         net (fo=1, routed)           0.000     0.968    mrcore/inst/L2_TLB_module/p_2_in[67]
    SLICE_X67Y149        FDRE                                         r  mrcore/inst/L2_TLB_module/findtlb_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.850     0.850    mrcore/inst/L2_TLB_module/aclk
    SLICE_X67Y149        FDRE                                         r  mrcore/inst/L2_TLB_module/findtlb_reg[67]/C
                         clock pessimism              0.000     0.850    
    SLICE_X67Y149        FDRE (Hold_fdre_C_D)         0.105     0.955    mrcore/inst/L2_TLB_module/findtlb_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.592     0.592    mrcore/inst/Fetch_module/aclk
    SLICE_X125Y139       FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y139       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[18]/Q
                         net (fo=1, routed)           0.055     0.788    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/DIA0
    SLICE_X124Y139       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.863     0.863    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/WCLK
    SLICE_X124Y139       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X124Y139       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.752    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.594     0.594    mrcore/inst/Fetch_module/aclk
    SLICE_X129Y144       FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[36]/Q
                         net (fo=1, routed)           0.055     0.790    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/DIA0
    SLICE_X128Y144       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.865     0.865    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/WCLK
    SLICE_X128Y144       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/RAMA/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X128Y144       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.754    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpurob_result1_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.571     0.571    mrcore/inst/fpu/aclk
    SLICE_X89Y158        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y158        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  mrcore/inst/fpu/fwb_result_reg[56]/Q
                         net (fo=3, routed)           0.067     0.779    mrcore/inst/fpurob_result1_reg_0_3_24_29/DIA0
    SLICE_X88Y158        RAMD32                                       r  mrcore/inst/fpurob_result1_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.840     0.840    mrcore/inst/fpurob_result1_reg_0_3_24_29/WCLK
    SLICE_X88Y158        RAMD32                                       r  mrcore/inst/fpurob_result1_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.257     0.584    
    SLICE_X88Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.731    mrcore/inst/fpurob_result1_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.573     0.573    mrcore/inst/fpu/aclk
    SLICE_X91Y159        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y159        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mrcore/inst/fpu/fwb_result_reg[50]/Q
                         net (fo=3, routed)           0.067     0.781    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/DIA0
    SLICE_X90Y159        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.843     0.843    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/WCLK
    SLICE_X90Y159        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X90Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.733    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/remain_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.468ns (89.318%)  route 0.056ns (10.682%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.584     0.584    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X51Y195        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y195        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/Q
                         net (fo=2, routed)           0.055     0.780    mrcore/inst/FU_MDU_module/mydiv/remain_reg_n_0_[38]
    SLICE_X51Y195        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.897 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__8/CO[3]
                         net (fo=1, routed)           0.000     0.897    mrcore/inst/FU_MDU_module/mydiv/midres_carry__8_n_0
    SLICE_X51Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__9/CO[3]
                         net (fo=1, routed)           0.000     0.936    mrcore/inst/FU_MDU_module/mydiv/midres_carry__9_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.975 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__10/CO[3]
                         net (fo=1, routed)           0.000     0.975    mrcore/inst/FU_MDU_module/mydiv/midres_carry__10_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.014 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.014    mrcore/inst/FU_MDU_module/mydiv/midres_carry__11_n_0
    SLICE_X51Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.053 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.054    mrcore/inst/FU_MDU_module/mydiv/midres_carry__12_n_0
    SLICE_X51Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.108 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__13/O[0]
                         net (fo=1, routed)           0.000     1.108    mrcore/inst/FU_MDU_module/mydiv/midres_carry__13_n_7
    SLICE_X51Y200        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.947     0.947    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X51Y200        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[56]/C
                         clock pessimism             -0.005     0.942    
    SLICE_X51Y200        FDRE (Hold_fdre_C_D)         0.105     1.047    mrcore/inst/FU_MDU_module/mydiv/remain_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.682%)  route 0.112ns (44.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.580     0.580    mrcore/inst/BranchPredictor_module/aclk
    SLICE_X97Y141        FDRE                                         r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/Q
                         net (fo=48, routed)          0.112     0.833    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/A5
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.851     0.851    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/WCLK
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.255     0.596    
    SLICE_X98Y142        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.766    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.682%)  route 0.112ns (44.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.580     0.580    mrcore/inst/BranchPredictor_module/aclk
    SLICE_X97Y141        FDRE                                         r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/Q
                         net (fo=48, routed)          0.112     0.833    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/A5
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.851     0.851    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/WCLK
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.LOW/CLK
                         clock pessimism             -0.255     0.596    
    SLICE_X98Y142        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.766    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.682%)  route 0.112ns (44.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.580     0.580    mrcore/inst/BranchPredictor_module/aclk
    SLICE_X97Y141        FDRE                                         r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/Q
                         net (fo=48, routed)          0.112     0.833    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/A5
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.851     0.851    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/WCLK
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.HIGH/CLK
                         clock pessimism             -0.255     0.596    
    SLICE_X98Y142        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.766    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.682%)  route 0.112ns (44.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.580     0.580    mrcore/inst/BranchPredictor_module/aclk
    SLICE_X97Y141        FDRE                                         r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/BranchPredictor_module/update_next_history_reg[5]/Q
                         net (fo=48, routed)          0.112     0.833    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/A5
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.851     0.851    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/WCLK
    SLICE_X98Y142        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.255     0.596    
    SLICE_X98Y142        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.766    mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y29     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y29     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y27     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y27     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y26     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y26     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y25     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y25     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y181    mrcore/inst/ROB_module/robmem_mu_result_reg_r3_0_7_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y179    mrcore/inst/ROB_module/robmem_mu_result_reg_r5_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y179    mrcore/inst/ROB_module/robmem_mu_result_reg_r5_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y154    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y173    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y154    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 rstcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.748ns (18.262%)  route 3.348ns (81.738%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.385     5.484    sys_clk_IBUF_BUFG
    SLICE_X72Y127        FDRE                                         r  rstcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.433     5.917 r  rstcnt_reg[8]/Q
                         net (fo=2, routed)           0.893     6.809    rstcnt_reg[8]
    SLICE_X73Y127        LUT6 (Prop_lut6_I2_O)        0.105     6.914 r  resetn_i_6/O
                         net (fo=1, routed)           0.343     7.257    resetn_i_6_n_1
    SLICE_X73Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.362 r  resetn_i_3/O
                         net (fo=1, routed)           0.618     7.980    resetn_i_3_n_1
    SLICE_X73Y132        LUT3 (Prop_lut3_I1_O)        0.105     8.085 r  resetn_i_1/O
                         net (fo=1, routed)           1.494     9.580    resetn_i_1_n_1
    SLICE_X80Y161        FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.157    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
                         clock pessimism              0.201    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X80Y161        FDRE (Setup_fdre_C_D)       -0.015    15.308    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.844ns (80.109%)  route 0.458ns (19.891%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    rstcnt_reg[24]_i_1_n_1
    SLICE_X72Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.783 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.783    rstcnt_reg[28]_i_1_n_5
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)        0.101    15.530    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.839ns (80.065%)  route 0.458ns (19.935%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    rstcnt_reg[24]_i_1_n_1
    SLICE_X72Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.778 r  rstcnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.778    rstcnt_reg[28]_i_1_n_7
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[29]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)        0.101    15.530    rstcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 1.781ns (79.549%)  route 0.458ns (20.451%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    rstcnt_reg[24]_i_1_n_1
    SLICE_X72Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.720 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.720    rstcnt_reg[28]_i_1_n_6
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)        0.101    15.530    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.760ns (79.355%)  route 0.458ns (20.645%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.521 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    rstcnt_reg[24]_i_1_n_1
    SLICE_X72Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.699 r  rstcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.699    rstcnt_reg[28]_i_1_n_8
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[28]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)        0.101    15.530    rstcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 1.744ns (79.205%)  route 0.458ns (20.795%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.683 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.683    rstcnt_reg[24]_i_1_n_5
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.282    15.179    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X72Y131        FDRE (Setup_fdre_C_D)        0.101    15.529    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.739ns (79.158%)  route 0.458ns (20.842%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.678 r  rstcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.678    rstcnt_reg[24]_i_1_n_7
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.282    15.179    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[25]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X72Y131        FDRE (Setup_fdre_C_D)        0.101    15.529    rstcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.681ns (78.593%)  route 0.458ns (21.407%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.620 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.620    rstcnt_reg[24]_i_1_n_6
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.282    15.179    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X72Y131        FDRE (Setup_fdre_C_D)        0.101    15.529    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 1.660ns (78.380%)  route 0.458ns (21.620%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.421 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    rstcnt_reg[20]_i_1_n_1
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.599 r  rstcnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.599    rstcnt_reg[24]_i_1_n_8
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.282    15.179    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[24]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X72Y131        FDRE (Setup_fdre_C_D)        0.101    15.529    rstcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 1.644ns (78.216%)  route 0.458ns (21.784%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.433     5.914 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.458     6.372    rstcnt_reg[1]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.921 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rstcnt_reg[0]_i_2_n_1
    SLICE_X72Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    rstcnt_reg[4]_i_1_n_1
    SLICE_X72Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rstcnt_reg[8]_i_1_n_1
    SLICE_X72Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    rstcnt_reg[12]_i_1_n_1
    SLICE_X72Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.321 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    rstcnt_reg[16]_i_1_n_1
    SLICE_X72Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.583 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.583    rstcnt_reg[20]_i_1_n_5
    SLICE_X72Y130        FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.281    15.178    sys_clk_IBUF_BUFG
    SLICE_X72Y130        FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X72Y130        FDRE (Setup_fdre_C_D)        0.101    15.528    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.236%)  route 0.122ns (30.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.568     1.920    sys_clk_IBUF_BUFG
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.164     2.084 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.122     2.206    rstcnt_reg[18]
    SLICE_X72Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.316 r  rstcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.316    rstcnt_reg[16]_i_1_n_6
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.466    sys_clk_IBUF_BUFG
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[18]/C
                         clock pessimism             -0.546     1.920    
    SLICE_X72Y129        FDRE (Hold_fdre_C_D)         0.134     2.054    rstcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.917    sys_clk_IBUF_BUFG
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.164     2.081 r  rstcnt_reg[6]/Q
                         net (fo=2, routed)           0.122     2.203    rstcnt_reg[6]
    SLICE_X72Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.313 r  rstcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.313    rstcnt_reg[4]_i_1_n_6
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.462    sys_clk_IBUF_BUFG
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[6]/C
                         clock pessimism             -0.545     1.917    
    SLICE_X72Y126        FDRE (Hold_fdre_C_D)         0.134     2.051    rstcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.571     1.923    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDRE (Prop_fdre_C_Q)         0.164     2.087 r  rstcnt_reg[30]/Q
                         net (fo=2, routed)           0.123     2.210    rstcnt_reg[30]
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.320 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.320    rstcnt_reg[28]_i_1_n_6
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.840     2.469    sys_clk_IBUF_BUFG
    SLICE_X72Y132        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism             -0.546     1.923    
    SLICE_X72Y132        FDRE (Hold_fdre_C_D)         0.134     2.057    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X72Y127        FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.164     2.083 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.123     2.206    rstcnt_reg[10]
    SLICE_X72Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.316 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.316    rstcnt_reg[8]_i_1_n_6
    SLICE_X72Y127        FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.464    sys_clk_IBUF_BUFG
    SLICE_X72Y127        FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.545     1.919    
    SLICE_X72Y127        FDRE (Hold_fdre_C_D)         0.134     2.053    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.921    sys_clk_IBUF_BUFG
    SLICE_X72Y130        FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.164     2.085 r  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.123     2.208    rstcnt_reg[22]
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.318 r  rstcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.318    rstcnt_reg[20]_i_1_n_6
    SLICE_X72Y130        FDRE                                         r  rstcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     2.467    sys_clk_IBUF_BUFG
    SLICE_X72Y130        FDRE                                         r  rstcnt_reg[22]/C
                         clock pessimism             -0.546     1.921    
    SLICE_X72Y130        FDRE (Hold_fdre_C_D)         0.134     2.055    rstcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X72Y128        FDRE                                         r  rstcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.164     2.083 r  rstcnt_reg[14]/Q
                         net (fo=2, routed)           0.124     2.207    rstcnt_reg[14]
    SLICE_X72Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.317 r  rstcnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.317    rstcnt_reg[12]_i_1_n_6
    SLICE_X72Y128        FDRE                                         r  rstcnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.465    sys_clk_IBUF_BUFG
    SLICE_X72Y128        FDRE                                         r  rstcnt_reg[14]/C
                         clock pessimism             -0.546     1.919    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.134     2.053    rstcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.916    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.164     2.080 r  rstcnt_reg[2]/Q
                         net (fo=2, routed)           0.124     2.204    rstcnt_reg[2]
    SLICE_X72Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.314 r  rstcnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.314    rstcnt_reg[0]_i_2_n_6
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     2.461    sys_clk_IBUF_BUFG
    SLICE_X72Y125        FDRE                                         r  rstcnt_reg[2]/C
                         clock pessimism             -0.545     1.916    
    SLICE_X72Y125        FDRE (Hold_fdre_C_D)         0.134     2.050    rstcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.922    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.164     2.086 r  rstcnt_reg[26]/Q
                         net (fo=2, routed)           0.124     2.210    rstcnt_reg[26]
    SLICE_X72Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.320 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.320    rstcnt_reg[24]_i_1_n_6
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     2.468    sys_clk_IBUF_BUFG
    SLICE_X72Y131        FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism             -0.546     1.922    
    SLICE_X72Y131        FDRE (Hold_fdre_C_D)         0.134     2.056    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.801%)  route 0.122ns (28.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.568     1.920    sys_clk_IBUF_BUFG
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.164     2.084 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.122     2.206    rstcnt_reg[18]
    SLICE_X72Y129        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.352 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.352    rstcnt_reg[16]_i_1_n_5
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.466    sys_clk_IBUF_BUFG
    SLICE_X72Y129        FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.546     1.920    
    SLICE_X72Y129        FDRE (Hold_fdre_C_D)         0.134     2.054    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rstcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.917    sys_clk_IBUF_BUFG
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.164     2.081 r  rstcnt_reg[6]/Q
                         net (fo=2, routed)           0.122     2.203    rstcnt_reg[6]
    SLICE_X72Y126        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.349 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.349    rstcnt_reg[4]_i_1_n_5
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.462    sys_clk_IBUF_BUFG
    SLICE_X72Y126        FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.545     1.917    
    SLICE_X72Y126        FDRE (Hold_fdre_C_D)         0.134     2.051    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y161  resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y125  rstcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y127  rstcnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y127  rstcnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y128  rstcnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y128  rstcnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y128  rstcnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y128  rstcnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y129  rstcnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y131  rstcnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y131  rstcnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y131  rstcnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y131  rstcnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y126  rstcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y126  rstcnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y129  rstcnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y129  rstcnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y129  rstcnt_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y129  rstcnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y161  resetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y125  rstcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y125  rstcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y130  rstcnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/inst/cached_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.069ns  (logic 0.538ns (13.220%)  route 3.531ns (86.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         2.386    18.286    lcd/inst/aresetn
    SLICE_X53Y128        LUT1 (Prop_lut1_I0_O)        0.105    18.391 r  lcd/inst/reg_lcd_rs_i_1/O
                         net (fo=270, routed)         1.146    19.537    lcd/inst/reg_lcd_rs_i_1_n_0
    SLICE_X66Y131        FDRE                                         r  lcd/inst/cached_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.284    21.284    lcd/inst/aclk
    SLICE_X66Y131        FDRE                                         r  lcd/inst/cached_addr_reg[1]/C
                         clock pessimism              0.000    21.284    
                         clock uncertainty           -0.182    21.102    
    SLICE_X66Y131        FDRE (Setup_fdre_C_R)       -0.423    20.679    lcd/inst/cached_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         20.679    
                         arrival time                         -19.537    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/genblk1[1].station_fpu_prior_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.594ns  (logic 0.538ns (11.712%)  route 4.056ns (88.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 21.361 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         4.056    19.956    mrcore/inst/fpu/aresetn
    SLICE_X147Y191       LUT6 (Prop_lut6_I2_O)        0.105    20.061 r  mrcore/inst/fpu/genblk1[1].station_fpu_prior[1][0]_i_1/O
                         net (fo=1, routed)           0.000    20.061    mrcore/inst/fpu/genblk1[1].station_fpu_prior[1][0]_i_1_n_0
    SLICE_X147Y191       FDRE                                         r  mrcore/inst/fpu/genblk1[1].station_fpu_prior_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.361    21.361    mrcore/inst/fpu/aclk
    SLICE_X147Y191       FDRE                                         r  mrcore/inst/fpu/genblk1[1].station_fpu_prior_reg[1][0]/C
                         clock pessimism              0.000    21.361    
                         clock uncertainty           -0.182    21.179    
    SLICE_X147Y191       FDRE (Setup_fdre_C_D)        0.030    21.209    mrcore/inst/fpu/genblk1[1].station_fpu_prior_reg[1][0]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -20.061    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.197ns  (logic 0.433ns (10.317%)  route 3.764ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -4.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 21.334 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         3.764    19.664    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/lopt
    RAMB36_X2Y23         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.334    21.334    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y23         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    21.334    
                         clock uncertainty           -0.182    21.152    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    20.820    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.820    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.135ns  (logic 0.433ns (10.471%)  route 3.702ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        -4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 21.328 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         3.702    19.602    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/lopt
    RAMB36_X2Y24         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.328    21.328    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y24         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    21.328    
                         clock uncertainty           -0.182    21.146    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    20.814    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/inst/cached_len_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        3.992ns  (logic 0.538ns (13.478%)  route 3.454ns (86.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 21.278 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         2.386    18.286    lcd/inst/aresetn
    SLICE_X53Y128        LUT1 (Prop_lut1_I0_O)        0.105    18.391 r  lcd/inst/reg_lcd_rs_i_1/O
                         net (fo=270, routed)         1.068    19.459    lcd/inst/reg_lcd_rs_i_1_n_0
    SLICE_X66Y126        FDRE                                         r  lcd/inst/cached_len_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.278    21.278    lcd/inst/aclk
    SLICE_X66Y126        FDRE                                         r  lcd/inst/cached_len_reg[3]/C
                         clock pessimism              0.000    21.278    
                         clock uncertainty           -0.182    21.096    
    SLICE_X66Y126        FDRE (Setup_fdre_C_R)       -0.423    20.673    lcd/inst/cached_len_reg[3]
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/genblk1[0].station_fpu_valid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.059ns  (logic 0.538ns (13.254%)  route 3.521ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 21.361 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         0.647    16.547    mrcore/inst/Commit_module/aresetn
    SLICE_X77Y158        LUT2 (Prop_lut2_I1_O)        0.105    16.652 r  mrcore/inst/Commit_module/arf_wen0_i_1/O
                         net (fo=61, routed)          2.875    19.526    mrcore/inst/fpu/genblk1[0].station_fpu_valid_reg[0]_0
    SLICE_X146Y191       FDRE                                         r  mrcore/inst/fpu/genblk1[0].station_fpu_valid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.361    21.361    mrcore/inst/fpu/aclk
    SLICE_X146Y191       FDRE                                         r  mrcore/inst/fpu/genblk1[0].station_fpu_valid_reg[0]/C
                         clock pessimism              0.000    21.361    
                         clock uncertainty           -0.182    21.179    
    SLICE_X146Y191       FDRE (Setup_fdre_C_R)       -0.423    20.756    mrcore/inst/fpu/genblk1[0].station_fpu_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -19.526    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/inst/cached_id_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.049ns  (logic 0.538ns (13.286%)  route 3.511ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 21.283 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         2.386    18.286    lcd/inst/aresetn
    SLICE_X53Y128        LUT1 (Prop_lut1_I0_O)        0.105    18.391 r  lcd/inst/reg_lcd_rs_i_1/O
                         net (fo=270, routed)         1.125    19.516    lcd/inst/reg_lcd_rs_i_1_n_0
    SLICE_X67Y130        FDRE                                         r  lcd/inst/cached_id_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.283    21.283    lcd/inst/aclk
    SLICE_X67Y130        FDRE                                         r  lcd/inst/cached_id_reg[0]/C
                         clock pessimism              0.000    21.283    
                         clock uncertainty           -0.182    21.101    
    SLICE_X67Y130        FDRE (Setup_fdre_C_R)       -0.352    20.749    lcd/inst/cached_id_reg[0]
  -------------------------------------------------------------------
                         required time                         20.749    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/genblk1[2].station_fpu_prior_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.550ns  (logic 0.538ns (11.825%)  route 4.012ns (88.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 21.362 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         4.012    19.912    mrcore/inst/fpu/aresetn
    SLICE_X146Y192       LUT5 (Prop_lut5_I4_O)        0.105    20.017 r  mrcore/inst/fpu/genblk1[2].station_fpu_prior[2][1]_i_1/O
                         net (fo=1, routed)           0.000    20.017    mrcore/inst/fpu/genblk1[2].station_fpu_prior[2][1]_i_1_n_0
    SLICE_X146Y192       FDRE                                         r  mrcore/inst/fpu/genblk1[2].station_fpu_prior_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.362    21.362    mrcore/inst/fpu/aclk
    SLICE_X146Y192       FDRE                                         r  mrcore/inst/fpu/genblk1[2].station_fpu_prior_reg[2][1]/C
                         clock pessimism              0.000    21.362    
                         clock uncertainty           -0.182    21.180    
    SLICE_X146Y192       FDRE (Setup_fdre_C_D)        0.072    21.252    mrcore/inst/fpu/genblk1[2].station_fpu_prior_reg[2][1]
  -------------------------------------------------------------------
                         required time                         21.252    
                         arrival time                         -20.017    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.190ns  (logic 0.433ns (10.335%)  route 3.757ns (89.665%))
  Logic Levels:           0  
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 21.415 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         3.757    19.657    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/lopt
    RAMB36_X0Y25         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.415    21.415    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y25         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    21.415    
                         clock uncertainty           -0.182    21.233    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    20.901    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -19.657    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/inst/ptr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.028ns  (logic 0.538ns (13.358%)  route 3.490ns (86.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 21.298 - 20.000 ) 
    Source Clock Delay      (SCD):    5.467ns = ( 15.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.368    15.467    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433    15.900 f  resetn_reg/Q
                         net (fo=144, routed)         2.386    18.286    lcd/inst/aresetn
    SLICE_X53Y128        LUT1 (Prop_lut1_I0_O)        0.105    18.391 r  lcd/inst/reg_lcd_rs_i_1/O
                         net (fo=270, routed)         1.104    19.495    lcd/inst/reg_lcd_rs_i_1_n_0
    SLICE_X57Y137        FDRE                                         r  lcd/inst/ptr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       1.298    21.298    lcd/inst/aclk
    SLICE_X57Y137        FDRE                                         r  lcd/inst/ptr_reg[13]/C
                         clock pessimism              0.000    21.298    
                         clock uncertainty           -0.182    21.116    
    SLICE_X57Y137        FDRE (Setup_fdre_C_R)       -0.352    20.764    lcd/inst/ptr_reg[13]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                         -19.495    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_MU_module/mc/real_rob_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.033%)  route 0.443ns (67.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.443     2.522    mrcore/inst/FU_MU_module/mc/aresetn
    SLICE_X77Y156        LUT4 (Prop_lut4_I2_O)        0.045     2.567 r  mrcore/inst/FU_MU_module/mc/real_rob_valid_i_1/O
                         net (fo=1, routed)           0.000     2.567    mrcore/inst/FU_MU_module/mc/real_rob_valid_i_1_n_0
    SLICE_X77Y156        FDRE                                         r  mrcore/inst/FU_MU_module/mc/real_rob_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/FU_MU_module/mc/aclk
    SLICE_X77Y156        FDRE                                         r  mrcore/inst/FU_MU_module/mc/real_rob_valid_reg/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y156        FDRE (Hold_fdre_C_D)         0.091     1.115    mrcore/inst/FU_MU_module/mc/real_rob_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Commit_module/excode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.209ns (29.957%)  route 0.489ns (70.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.489     2.567    mrcore/inst/Commit_module/aresetn
    SLICE_X77Y159        LUT5 (Prop_lut5_I1_O)        0.045     2.612 r  mrcore/inst/Commit_module/excode[2]_i_1/O
                         net (fo=1, routed)           0.000     2.612    mrcore/inst/Commit_module/excode[2]_i_1_n_0
    SLICE_X77Y159        FDRE                                         r  mrcore/inst/Commit_module/excode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.840     0.840    mrcore/inst/Commit_module/aclk
    SLICE_X77Y159        FDRE                                         r  mrcore/inst/Commit_module/excode_reg[2]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.182     1.023    
    SLICE_X77Y159        FDRE (Hold_fdre_C_D)         0.091     1.114    mrcore/inst/Commit_module/excode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_MU_module/mc/rh_valid0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.218%)  route 0.506ns (70.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.506     2.585    mrcore/inst/ROB_module/aresetn
    SLICE_X77Y156        LUT3 (Prop_lut3_I1_O)        0.045     2.630 r  mrcore/inst/ROB_module/rh_valid0_i_1/O
                         net (fo=1, routed)           0.000     2.630    mrcore/inst/FU_MU_module/mc/rh_valid0_reg_0
    SLICE_X77Y156        FDRE                                         r  mrcore/inst/FU_MU_module/mc/rh_valid0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/FU_MU_module/mc/aclk
    SLICE_X77Y156        FDRE                                         r  mrcore/inst/FU_MU_module/mc/rh_valid0_reg/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y156        FDRE (Hold_fdre_C_D)         0.092     1.116    mrcore/inst/FU_MU_module/mc/rh_valid0_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.533%)  route 0.610ns (74.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.610     2.688    mrcore/inst/i_TLB_module/aresetn
    SLICE_X72Y158        LUT5 (Prop_lut5_I3_O)        0.045     2.733 r  mrcore/inst/i_TLB_module/genblk2[0].fifobit[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.733    mrcore/inst/i_TLB_module/genblk2[0].fifobit[0][0]_i_1__0_n_0
    SLICE_X72Y158        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.845     0.844    mrcore/inst/i_TLB_module/aclk
    SLICE_X72Y158        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.182     1.027    
    SLICE_X72Y158        FDRE (Hold_fdre_C_D)         0.120     1.147    mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA_D1/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB_D1/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.406%)  route 0.582ns (73.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.914    sys_clk_IBUF_BUFG
    SLICE_X80Y161        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  resetn_reg/Q
                         net (fo=144, routed)         0.440     2.518    mrcore/inst/FU_MU_module/aresetn
    SLICE_X76Y154        LUT2 (Prop_lut2_I1_O)        0.045     2.563 r  mrcore/inst/FU_MU_module/robmem_mu_result_reg_r1_0_7_0_5_i_1/O
                         net (fo=400, routed)         0.143     2.706    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WE
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15356, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/WCLK
    SLICE_X76Y155        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC_D1/CLK
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y155        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     1.071    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.635    





