{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698717542236 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "autito EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"autito\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698717542244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698717542290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698717542291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698717542291 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698717542371 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698717542371 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll3_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll3_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698717542372 ""}  } { { "db/altpll3_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll3_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698717542372 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698717542373 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698717542373 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 24414 0 0 " "Implementing clock multiplication of 1, clock division of 24414, and phase shift of 0 degrees (0 ps) for segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698717542375 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698717542375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698717542411 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698717542425 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698717542770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698717542770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698717542770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698717542770 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698717542787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698717542787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698717542787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698717542787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698717542787 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698717542787 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698717542792 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1 velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 " "Successfully merged PLL altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1 and PLL velocimetro:IZQUIERDO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1" {  } { { "db/altpll3_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll3_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll3:inst4|altpll:altpll_component|altpll3_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1698717543598 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1 " "Successfully merged PLL velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 and PLL altpll3:inst4\|altpll:altpll_component\|altpll3_altpll:auto_generated\|pll1" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { velocimetro:DERECHO|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1698717543598 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 " "The parameters of the PLL segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and the PLL velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 and PLL segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 and PLL segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 and PLL segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698717543601 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll1_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segundero:inst|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 79 9224 9983 0} { 0 { 0 ""} 0 286 9224 9983 0}  }  } } { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { velocimetro:DERECHO|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1698717543601 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "autito_principal.bdf" "" { Schematic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/autito_principal.bdf" { { 584 488 720 680 "inst" "" } } } } { "db/altpll1_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll1_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segundero:inst|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1698717543607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "autito.sdc " "Synopsys Design Constraints File file not found: 'autito.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698717543856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698717543857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698717543858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698717543861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698717543862 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698717543863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node segundero:inst\|altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698717543876 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll1_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segundero:inst|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698717543876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node velocimetro:DERECHO\|altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698717543876 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { velocimetro:DERECHO|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698717543876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segundero:inst\|inst7  " "Automatically promoted node segundero:inst\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698717543876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segundero:inst\|lpm_counter3:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_i7k:auto_generated\|cout_actual " "Destination node segundero:inst\|lpm_counter3:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_i7k:auto_generated\|cout_actual" {  } { { "db/cntr_i7k.tdf" "" { Text "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/db/cntr_i7k.tdf" 60 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segundero:inst|lpm_counter3:inst17|lpm_counter:LPM_COUNTER_component|cntr_i7k:auto_generated|cout_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698717543876 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698717543876 ""}  } { { "segundero.bdf" "" { Schematic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/segundero.bdf" { { 512 1168 1232 592 "inst7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segundero:inst|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698717543876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698717544198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698717544199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698717544200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698717544201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698717544202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698717544204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698717544204 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698717544205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698717544206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698717544208 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698717544208 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717544236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698717546259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717546348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698717546357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698717546774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717546774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698717547333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698717548222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698717548222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717549002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698717549005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698717549005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698717549021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698717549082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698717549295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698717549353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698717549517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717549924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/output_files/autito.fit.smsg " "Generated suppressed messages file C:/Users/Celeste/Desktop/Lab_autito_2023 - copiaGIT/output_files/autito.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698717550686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698717551019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 22:59:11 2023 " "Processing ended: Mon Oct 30 22:59:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698717551019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698717551019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698717551019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698717551019 ""}
