// Seed: 436677448
module module_0;
  tri  id_1, id_2 = 1'b0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial $display;
  module_0();
  wire id_6, id_7;
  xor (id_1, id_3, id_4, id_5);
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1
);
  wire id_3, id_4, id_5;
  wire id_6, id_7;
  wire id_8;
  assign id_0 = 1'b0;
  module_0();
endmodule
