Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep  9 15:37:46 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UPzynq20_test_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/clk_sign_reg/Q (HIGH)

 There are 858 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/sclk_sign_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v2_0_S00_AXI_inst/slv_reg3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2067 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.346        0.000                      0                20215        0.078        0.000                      0                20215        9.230        0.000                       0                  8628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.346        0.000                      0                20215        0.078        0.000                      0                20215        9.230        0.000                       0                  8628  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.346ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 0.535ns (6.451%)  route 7.758ns (93.549%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.270     9.860    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/reset
    SLICE_X50Y72         LUT3 (Prop_lut3_I2_O)        0.097     9.957 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[7]_i_2/O
                         net (fo=8, routed)           0.488    10.445    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[7]_i_2_n_1
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.097    10.542 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.542    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt[3]_i_1_n_1
    SLICE_X50Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.091    21.950    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/Clk
    SLICE_X50Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt_reg[3]/C
                         clock pessimism              0.168    22.118    
                         clock uncertainty           -0.302    21.816    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)        0.072    21.888    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27/U0/TimeCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.888    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 11.346    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.438ns (5.554%)  route 7.449ns (94.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.094     9.684    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/reset
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.097     9.781 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.355    10.136    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1_n_1
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/Clk
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[0]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.373    21.496    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.496    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.438ns (5.554%)  route 7.449ns (94.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.094     9.684    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/reset
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.097     9.781 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.355    10.136    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1_n_1
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/Clk
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[4]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.373    21.496    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.496    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.438ns (5.554%)  route 7.449ns (94.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.094     9.684    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/reset
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.097     9.781 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.355    10.136    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1_n_1
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/Clk
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[6]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.373    21.496    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.496    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.438ns (5.554%)  route 7.449ns (94.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.094     9.684    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/reset
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.097     9.781 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.355    10.136    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt[7]_i_1_n_1
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/Clk
    SLICE_X58Y71         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[7]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.373    21.496    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30/U0/TimeCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.496    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.366ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 0.535ns (6.457%)  route 7.751ns (93.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         6.770     9.360    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/reset
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.097     9.457 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_2/O
                         net (fo=8, routed)           0.980    10.438    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_2_n_1
    SLICE_X57Y72         LUT5 (Prop_lut5_I3_O)        0.097    10.535 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.535    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[3]_i_1_n_1
    SLICE_X57Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/Clk
    SLICE_X57Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[3]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.032    21.901    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 11.366    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 0.535ns (6.504%)  route 7.691ns (93.496%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         6.860     9.450    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/reset
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.097     9.547 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[7]_i_2/O
                         net (fo=8, routed)           0.831    10.378    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[7]_i_2_n_1
    SLICE_X52Y72         LUT5 (Prop_lut5_I3_O)        0.097    10.475 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.475    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt[1]_i_1_n_1
    SLICE_X52Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.091    21.950    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/Clk
    SLICE_X52Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt_reg[1]/C
                         clock pessimism              0.168    22.118    
                         clock uncertainty           -0.302    21.816    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.030    21.846    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25/U0/TimeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.846    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.395ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.438ns (5.537%)  route 7.473ns (94.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.135     9.725    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/reset
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.097     9.822 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.338    10.160    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1_n_1
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/Clk
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[0]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X56Y72         FDRE (Setup_fdre_C_R)       -0.314    21.555    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 11.395    

Slack (MET) :             11.395ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.438ns (5.537%)  route 7.473ns (94.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.135     9.725    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/reset
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.097     9.822 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.338    10.160    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1_n_1
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/Clk
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[2]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X56Y72         FDRE (Setup_fdre_C_R)       -0.314    21.555    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 11.395    

Slack (MET) :             11.395ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.438ns (5.537%)  route 7.473ns (94.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.307     2.249    UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y95         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.341     2.590 f  UPzynq20_test_design_i/IP_AXI_INVERTER_0/U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst/Reset_reg/Q
                         net (fo=352, routed)         7.135     9.725    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/reset
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.097     9.822 r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1/O
                         net (fo=5, routed)           0.338    10.160    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt[7]_i_1_n_1
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        1.144    22.003    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/Clk
    SLICE_X56Y72         FDRE                                         r  UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[4]/C
                         clock pessimism              0.168    22.171    
                         clock uncertainty           -0.302    21.869    
    SLICE_X56Y72         FDRE (Setup_fdre_C_R)       -0.314    21.555    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26/U0/TimeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 11.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.185ns (33.152%)  route 0.373ns (66.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.553     0.889    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=53, routed)          0.373     1.403    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[1]
    SLICE_X50Y100        LUT3 (Prop_lut3_I1_O)        0.044     1.447 r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.447    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.907     1.273    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.131     1.369    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.964%)  route 0.157ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.656     0.992    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.157     1.277    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X31Y99         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.845     1.211    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.017     1.193    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.590%)  route 0.162ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.556     0.892    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.162     1.194    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X36Y94         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.824     1.190    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.517%)  route 0.175ns (48.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.656     0.992    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.175     1.308    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X28Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.353 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.353    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X28Y95         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.844     1.210    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y95         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.092     1.267    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.975%)  route 0.200ns (61.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.639     0.975    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y100        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.200     1.303    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X36Y99         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.825     1.191    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y99         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.217    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.431ns (79.205%)  route 0.113ns (20.795%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.607     0.943    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/externalCLK
    SLICE_X93Y98         FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y98         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]/Q
                         net (fo=3, routed)           0.112     1.196    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]
    SLICE_X93Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.393 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.393    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[16]_i_1_n_1
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.432 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.433    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[20]_i_1_n_1
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.487 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.487    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]_i_1_n_8
    SLICE_X93Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.963     1.329    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/externalCLK
    SLICE_X93Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     1.399    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_high_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.639%)  route 0.173ns (51.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.691     1.027    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/externalCLK
    SLICE_X102Y100       FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDRE (Prop_fdre_C_Q)         0.164     1.191 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_reg/Q
                         net (fo=7, routed)           0.173     1.364    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_reg_n_1
    SLICE_X101Y99        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.879     1.245    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/externalCLK
    SLICE_X101Y99        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_prev_reg/C
                         clock pessimism             -0.035     1.210    
    SLICE_X101Y99        FDRE (Hold_fdre_C_D)         0.066     1.276    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/key2_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.271%)  route 0.373ns (66.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.553     0.889    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=53, routed)          0.373     1.403    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[1]
    SLICE_X50Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.448 r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.448    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_2_out
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.907     1.273    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.359    UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.453ns (78.731%)  route 0.122ns (21.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.608     0.944    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/externalCLK
    SLICE_X94Y97         FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[10]/Q
                         net (fo=3, routed)           0.122     1.229    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[10]
    SLICE_X94Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.385 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.385    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[8]_i_1_n_1
    SLICE_X94Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.425 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[12]_i_1_n_1
    SLICE_X94Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.465 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.466    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[16]_i_1_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.519 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.519    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]_i_1_n_8
    SLICE_X94Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.964     1.330    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/externalCLK
    SLICE_X94Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y100        FDRE (Hold_fdre_C_D)         0.134     1.429    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0/U0/minTimeCounter_high_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.453ns (78.717%)  route 0.122ns (21.283%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.607     0.943    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/externalCLK
    SLICE_X90Y97         FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y97         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[2]/Q
                         net (fo=3, routed)           0.122     1.228    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[2]
    SLICE_X90Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.384 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.384    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[0]_i_3_n_1
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.424 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.424    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[4]_i_1_n_1
    SLICE_X90Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.464 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.465    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[8]_i_1_n_1
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.518 r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.518    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]_i_1_n_8
    SLICE_X90Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8628, routed)        0.963     1.329    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/externalCLK
    SLICE_X90Y100        FDRE                                         r  UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.134     1.428    UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7/U0/minTimeCounter_low_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y74    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X60Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y74    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y74    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X61Y73    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/TimeCnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X57Y75    UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28/U0/currentPr_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y93    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y95    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y98    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y98    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y97    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y99    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X36Y98    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



