<profile>

<section name = "Vitis HLS Report for 'u64_to_u8_array'" level="0">
<item name = "Date">Tue May 28 19:29:18 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">EsperimentiVitisHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.182 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 2, 2, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 398, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln7_1_fu_364_p2">+, 0, 0, 13, 5, 2</column>
<column name="add_ln7_2_fu_370_p2">+, 0, 0, 13, 5, 2</column>
<column name="add_ln7_3_fu_376_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln7_4_fu_382_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln7_5_fu_388_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln7_6_fu_394_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln7_fu_358_p2">+, 0, 0, 13, 5, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="b_0_address0">48, 9, 3, 27</column>
<column name="b_0_d0">48, 9, 8, 72</column>
<column name="b_1_address0">48, 9, 3, 27</column>
<column name="b_1_d0">48, 9, 8, 72</column>
<column name="b_2_address0">48, 9, 3, 27</column>
<column name="b_2_d0">48, 9, 8, 72</column>
<column name="b_3_address0">48, 9, 3, 27</column>
<column name="b_3_d0">48, 9, 8, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="b_0_addr_5_reg_666">3, 0, 3, 0</column>
<column name="b_0_addr_6_reg_694">3, 0, 3, 0</column>
<column name="b_0_addr_7_reg_722">3, 0, 3, 0</column>
<column name="b_0_addr_reg_638">3, 0, 3, 0</column>
<column name="b_1_addr_5_reg_671">3, 0, 3, 0</column>
<column name="b_1_addr_6_reg_699">3, 0, 3, 0</column>
<column name="b_1_addr_7_reg_727">3, 0, 3, 0</column>
<column name="b_1_addr_reg_643">3, 0, 3, 0</column>
<column name="b_2_addr_5_reg_676">3, 0, 3, 0</column>
<column name="b_2_addr_6_reg_704">3, 0, 3, 0</column>
<column name="b_2_addr_7_reg_732">3, 0, 3, 0</column>
<column name="b_2_addr_reg_648">3, 0, 3, 0</column>
<column name="b_3_addr_5_reg_681">3, 0, 3, 0</column>
<column name="b_3_addr_6_reg_709">3, 0, 3, 0</column>
<column name="b_3_addr_7_reg_737">3, 0, 3, 0</column>
<column name="b_3_addr_reg_653">3, 0, 3, 0</column>
<column name="empty_reg_634">2, 0, 2, 0</column>
<column name="trunc_ln13_1_reg_658">8, 0, 8, 0</column>
<column name="trunc_ln13_2_reg_686">8, 0, 8, 0</column>
<column name="trunc_ln13_3_reg_714">8, 0, 8, 0</column>
<column name="trunc_ln13_4_reg_742">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, u64_to_u8_array, return value</column>
<column name="a">in, 64, ap_none, a, scalar</column>
<column name="b_0_address0">out, 3, ap_memory, b_0, array</column>
<column name="b_0_ce0">out, 1, ap_memory, b_0, array</column>
<column name="b_0_we0">out, 1, ap_memory, b_0, array</column>
<column name="b_0_d0">out, 8, ap_memory, b_0, array</column>
<column name="b_1_address0">out, 3, ap_memory, b_1, array</column>
<column name="b_1_ce0">out, 1, ap_memory, b_1, array</column>
<column name="b_1_we0">out, 1, ap_memory, b_1, array</column>
<column name="b_1_d0">out, 8, ap_memory, b_1, array</column>
<column name="b_2_address0">out, 3, ap_memory, b_2, array</column>
<column name="b_2_ce0">out, 1, ap_memory, b_2, array</column>
<column name="b_2_we0">out, 1, ap_memory, b_2, array</column>
<column name="b_2_d0">out, 8, ap_memory, b_2, array</column>
<column name="b_3_address0">out, 3, ap_memory, b_3, array</column>
<column name="b_3_ce0">out, 1, ap_memory, b_3, array</column>
<column name="b_3_we0">out, 1, ap_memory, b_3, array</column>
<column name="b_3_d0">out, 8, ap_memory, b_3, array</column>
<column name="idx">in, 5, ap_none, idx, scalar</column>
</table>
</item>
</section>
</profile>
