INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/sin_ram/sin_ram.srcs/sources_1/new/sin_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/mixer/mixer.srcs/sources_1/new/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/mixer/mixer.srcs/sources_1/new/top_mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/mixer/mixer.srcs/sim_1/new/tb_top_mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/mixer/mixer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
