// Seed: 3627028702
module module_0;
  wor id_2, id_3;
  assign id_3 = ~id_2;
  wire id_4;
  assign id_2 = 1 == id_1;
  wire id_5;
  id_6(
      .id_0(1)
  );
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11, id_12;
  assign id_1 = 1;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(negedge id_2, posedge 1) ~id_3)
  else;
  always begin
  end
  module_0();
  wand id_5 = 1'b0;
  wire id_6;
  wire id_7;
endmodule
