// Seed: 3987435521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  `define pp_16 0
  if (1 || 1'd0 || id_6) id_17(.id_0(id_11), .id_1(id_15), .id_2(1), .id_3(1));
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_3 or posedge id_3) begin
    id_3 <= 1;
  end
  supply1 id_5 = 1'b0;
  assign id_5 = 1;
  assign id_3 = 1'b0;
  nor (id_4, id_2, id_3, id_5);
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_2, id_5, id_5, id_5, id_5, id_2, id_5, id_1, id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
