
physical-io.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004828  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08004938  08004938  00014938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a38  08004a38  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08004a38  08004a38  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a38  08004a38  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a3c  08004a3c  00014a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004a40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019e0  20000010  08004a50  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019f0  08004a50  000219f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001236f  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af6  00000000  00000000  000323a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00034ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  00035c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017513  00000000  00000000  000368f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed6d  00000000  00000000  0004de0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b199  00000000  00000000  0005cb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7d11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000370c  00000000  00000000  000e7d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08004920 	.word	0x08004920

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08004920 	.word	0x08004920

08000150 <btn_matrix_init>:
uint8_t debounce_buffer_2[ROW_LEN][COL_LEN];
uint8_t valid_buffer[ROW_LEN][COL_LEN];
uint8_t valid_buffer_prev[ROW_LEN][COL_LEN];


void btn_matrix_init(void) {
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
	for (int i = 0; i < ROW_LEN; i++) {
 8000156:	2300      	movs	r3, #0
 8000158:	607b      	str	r3, [r7, #4]
 800015a:	e02b      	b.n	80001b4 <btn_matrix_init+0x64>
		for (int j = 0; j < COL_LEN; j++) {
 800015c:	2300      	movs	r3, #0
 800015e:	603b      	str	r3, [r7, #0]
 8000160:	e022      	b.n	80001a8 <btn_matrix_init+0x58>
			debounce_buffer_1[i][j] = BUTTON_RELEASED;
 8000162:	4a19      	ldr	r2, [pc, #100]	; (80001c8 <btn_matrix_init+0x78>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	009b      	lsls	r3, r3, #2
 8000168:	441a      	add	r2, r3
 800016a:	683b      	ldr	r3, [r7, #0]
 800016c:	4413      	add	r3, r2
 800016e:	2200      	movs	r2, #0
 8000170:	701a      	strb	r2, [r3, #0]
			debounce_buffer_2[i][j] = BUTTON_RELEASED;
 8000172:	4a16      	ldr	r2, [pc, #88]	; (80001cc <btn_matrix_init+0x7c>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	009b      	lsls	r3, r3, #2
 8000178:	441a      	add	r2, r3
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	4413      	add	r3, r2
 800017e:	2200      	movs	r2, #0
 8000180:	701a      	strb	r2, [r3, #0]
			valid_buffer[i][j] = BUTTON_RELEASED;
 8000182:	4a13      	ldr	r2, [pc, #76]	; (80001d0 <btn_matrix_init+0x80>)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	009b      	lsls	r3, r3, #2
 8000188:	441a      	add	r2, r3
 800018a:	683b      	ldr	r3, [r7, #0]
 800018c:	4413      	add	r3, r2
 800018e:	2200      	movs	r2, #0
 8000190:	701a      	strb	r2, [r3, #0]
			valid_buffer_prev[i][j] = BUTTON_RELEASED;
 8000192:	4a10      	ldr	r2, [pc, #64]	; (80001d4 <btn_matrix_init+0x84>)
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	009b      	lsls	r3, r3, #2
 8000198:	441a      	add	r2, r3
 800019a:	683b      	ldr	r3, [r7, #0]
 800019c:	4413      	add	r3, r2
 800019e:	2200      	movs	r2, #0
 80001a0:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < COL_LEN; j++) {
 80001a2:	683b      	ldr	r3, [r7, #0]
 80001a4:	3301      	adds	r3, #1
 80001a6:	603b      	str	r3, [r7, #0]
 80001a8:	683b      	ldr	r3, [r7, #0]
 80001aa:	2b03      	cmp	r3, #3
 80001ac:	ddd9      	ble.n	8000162 <btn_matrix_init+0x12>
	for (int i = 0; i < ROW_LEN; i++) {
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	3301      	adds	r3, #1
 80001b2:	607b      	str	r3, [r7, #4]
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	ddd0      	ble.n	800015c <btn_matrix_init+0xc>
		}
	}
}
 80001ba:	bf00      	nop
 80001bc:	bf00      	nop
 80001be:	370c      	adds	r7, #12
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20001948 	.word	0x20001948
 80001cc:	20001950 	.word	0x20001950
 80001d0:	20001938 	.word	0x20001938
 80001d4:	20001940 	.word	0x20001940

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001dc:	f000 fad4 	bl	8000788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e0:	f000 f846 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e4:	f000 f8aa 	bl	800033c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e8:	f000 f87e 	bl	80002e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  btn_matrix_init();
 80001ec:	f7ff ffb0 	bl	8000150 <btn_matrix_init>
  rs485_init(&huart2);
 80001f0:	4813      	ldr	r0, [pc, #76]	; (8000240 <main+0x68>)
 80001f2:	f000 f94b 	bl	800048c <rs485_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001f6:	f001 fb7b 	bl	80018f0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of cmd_q */
  cmd_qHandle = osMessageQueueNew (10, sizeof(cmd_t), &cmd_q_attributes);
 80001fa:	4a12      	ldr	r2, [pc, #72]	; (8000244 <main+0x6c>)
 80001fc:	210d      	movs	r1, #13
 80001fe:	200a      	movs	r0, #10
 8000200:	f001 fcf0 	bl	8001be4 <osMessageQueueNew>
 8000204:	4603      	mov	r3, r0
 8000206:	4a10      	ldr	r2, [pc, #64]	; (8000248 <main+0x70>)
 8000208:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800020a:	4a10      	ldr	r2, [pc, #64]	; (800024c <main+0x74>)
 800020c:	2100      	movs	r1, #0
 800020e:	4810      	ldr	r0, [pc, #64]	; (8000250 <main+0x78>)
 8000210:	f001 fbd4 	bl	80019bc <osThreadNew>
 8000214:	4603      	mov	r3, r0
 8000216:	4a0f      	ldr	r2, [pc, #60]	; (8000254 <main+0x7c>)
 8000218:	6013      	str	r3, [r2, #0]

  /* creation of rs485_task */
  rs485_taskHandle = osThreadNew(rs485_handler, NULL, &rs485_task_attributes);
 800021a:	4a0f      	ldr	r2, [pc, #60]	; (8000258 <main+0x80>)
 800021c:	2100      	movs	r1, #0
 800021e:	480f      	ldr	r0, [pc, #60]	; (800025c <main+0x84>)
 8000220:	f001 fbcc 	bl	80019bc <osThreadNew>
 8000224:	4603      	mov	r3, r0
 8000226:	4a0e      	ldr	r2, [pc, #56]	; (8000260 <main+0x88>)
 8000228:	6013      	str	r3, [r2, #0]

  /* creation of btn_task */
  btn_taskHandle = osThreadNew(btn_handler, NULL, &btn_task_attributes);
 800022a:	4a0e      	ldr	r2, [pc, #56]	; (8000264 <main+0x8c>)
 800022c:	2100      	movs	r1, #0
 800022e:	480e      	ldr	r0, [pc, #56]	; (8000268 <main+0x90>)
 8000230:	f001 fbc4 	bl	80019bc <osThreadNew>
 8000234:	4603      	mov	r3, r0
 8000236:	4a0d      	ldr	r2, [pc, #52]	; (800026c <main+0x94>)
 8000238:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800023a:	f001 fb8b 	bl	8001954 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023e:	e7fe      	b.n	800023e <main+0x66>
 8000240:	20001968 	.word	0x20001968
 8000244:	08004a08 	.word	0x08004a08
 8000248:	20001964 	.word	0x20001964
 800024c:	0800499c 	.word	0x0800499c
 8000250:	080003ed 	.word	0x080003ed
 8000254:	20001958 	.word	0x20001958
 8000258:	080049c0 	.word	0x080049c0
 800025c:	080003fd 	.word	0x080003fd
 8000260:	20001960 	.word	0x20001960
 8000264:	080049e4 	.word	0x080049e4
 8000268:	0800044d 	.word	0x0800044d
 800026c:	2000195c 	.word	0x2000195c

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b090      	sub	sp, #64	; 0x40
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	2228      	movs	r2, #40	; 0x28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fb46 	bl	8004910 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
 8000290:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000292:	2302      	movs	r3, #2
 8000294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	2301      	movs	r3, #1
 8000298:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029a:	2310      	movs	r3, #16
 800029c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800029e:	2300      	movs	r3, #0
 80002a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a2:	f107 0318 	add.w	r3, r7, #24
 80002a6:	4618      	mov	r0, r3
 80002a8:	f000 fd50 	bl	8000d4c <HAL_RCC_OscConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002b2:	f000 f8e5 	bl	8000480 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b6:	230f      	movs	r3, #15
 80002b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ba:	2300      	movs	r3, #0
 80002bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 ffbc 	bl	800124c <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002da:	f000 f8d1 	bl	8000480 <Error_Handler>
  }
}
 80002de:	bf00      	nop
 80002e0:	3740      	adds	r7, #64	; 0x40
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002ec:	4b11      	ldr	r3, [pc, #68]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 80002ee:	4a12      	ldr	r2, [pc, #72]	; (8000338 <MX_USART2_UART_Init+0x50>)
 80002f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80002f2:	4b10      	ldr	r3, [pc, #64]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 80002f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000300:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000306:	4b0b      	ldr	r3, [pc, #44]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800030c:	4b09      	ldr	r3, [pc, #36]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 800030e:	220c      	movs	r2, #12
 8000310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000312:	4b08      	ldr	r3, [pc, #32]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000318:	4b06      	ldr	r3, [pc, #24]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 800031a:	2200      	movs	r2, #0
 800031c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800031e:	4805      	ldr	r0, [pc, #20]	; (8000334 <MX_USART2_UART_Init+0x4c>)
 8000320:	f001 f92e 	bl	8001580 <HAL_UART_Init>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800032a:	f000 f8a9 	bl	8000480 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20001968 	.word	0x20001968
 8000338:	40004400 	.word	0x40004400

0800033c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b088      	sub	sp, #32
 8000340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000342:	f107 0310 	add.w	r3, r7, #16
 8000346:	2200      	movs	r2, #0
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	605a      	str	r2, [r3, #4]
 800034c:	609a      	str	r2, [r3, #8]
 800034e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000350:	4b23      	ldr	r3, [pc, #140]	; (80003e0 <MX_GPIO_Init+0xa4>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	4a22      	ldr	r2, [pc, #136]	; (80003e0 <MX_GPIO_Init+0xa4>)
 8000356:	f043 0320 	orr.w	r3, r3, #32
 800035a:	6193      	str	r3, [r2, #24]
 800035c:	4b20      	ldr	r3, [pc, #128]	; (80003e0 <MX_GPIO_Init+0xa4>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	f003 0320 	and.w	r3, r3, #32
 8000364:	60fb      	str	r3, [r7, #12]
 8000366:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000368:	4b1d      	ldr	r3, [pc, #116]	; (80003e0 <MX_GPIO_Init+0xa4>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a1c      	ldr	r2, [pc, #112]	; (80003e0 <MX_GPIO_Init+0xa4>)
 800036e:	f043 0304 	orr.w	r3, r3, #4
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b1a      	ldr	r3, [pc, #104]	; (80003e0 <MX_GPIO_Init+0xa4>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0304 	and.w	r3, r3, #4
 800037c:	60bb      	str	r3, [r7, #8]
 800037e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000380:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <MX_GPIO_Init+0xa4>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	4a16      	ldr	r2, [pc, #88]	; (80003e0 <MX_GPIO_Init+0xa4>)
 8000386:	f043 0308 	orr.w	r3, r3, #8
 800038a:	6193      	str	r3, [r2, #24]
 800038c:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <MX_GPIO_Init+0xa4>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	f003 0308 	and.w	r3, r3, #8
 8000394:	607b      	str	r3, [r7, #4]
 8000396:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000398:	2200      	movs	r2, #0
 800039a:	21f0      	movs	r1, #240	; 0xf0
 800039c:	4811      	ldr	r0, [pc, #68]	; (80003e4 <MX_GPIO_Init+0xa8>)
 800039e:	f000 fcbd 	bl	8000d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80003a2:	23f0      	movs	r3, #240	; 0xf0
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003aa:	2302      	movs	r3, #2
 80003ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	4619      	mov	r1, r3
 80003b8:	480a      	ldr	r0, [pc, #40]	; (80003e4 <MX_GPIO_Init+0xa8>)
 80003ba:	f000 fb2b 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80003be:	2330      	movs	r3, #48	; 0x30
 80003c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c2:	2300      	movs	r3, #0
 80003c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003c6:	2302      	movs	r3, #2
 80003c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ca:	f107 0310 	add.w	r3, r7, #16
 80003ce:	4619      	mov	r1, r3
 80003d0:	4805      	ldr	r0, [pc, #20]	; (80003e8 <MX_GPIO_Init+0xac>)
 80003d2:	f000 fb1f 	bl	8000a14 <HAL_GPIO_Init>

}
 80003d6:	bf00      	nop
 80003d8:	3720      	adds	r7, #32
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010800 	.word	0x40010800
 80003e8:	40010c00 	.word	0x40010c00

080003ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003f4:	2001      	movs	r0, #1
 80003f6:	f001 fbc7 	bl	8001b88 <osDelay>
 80003fa:	e7fb      	b.n	80003f4 <StartDefaultTask+0x8>

080003fc <rs485_handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_rs485_handler */
void rs485_handler(void *argument)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN rs485_handler */
  /* Infinite loop */
  for(;;)
  {
	  cmd_t cmd;
	  if (osMessageQueueGet(cmd_qHandle, &cmd, NULL, 0) == osOK) {
 8000404:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <rs485_handler+0x48>)
 8000406:	6818      	ldr	r0, [r3, #0]
 8000408:	f107 0108 	add.w	r1, r7, #8
 800040c:	2300      	movs	r3, #0
 800040e:	2200      	movs	r2, #0
 8000410:	f001 fce2 	bl	8001dd8 <osMessageQueueGet>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d110      	bne.n	800043c <rs485_handler+0x40>
		  osThreadSetPriority(rs485_taskHandle, osPriorityRealtime2);
 800041a:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <rs485_handler+0x4c>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2132      	movs	r1, #50	; 0x32
 8000420:	4618      	mov	r0, r3
 8000422:	f001 fb75 	bl	8001b10 <osThreadSetPriority>
		  rs485_send(&cmd);
 8000426:	f107 0308 	add.w	r3, r7, #8
 800042a:	4618      	mov	r0, r3
 800042c:	f000 f8c2 	bl	80005b4 <rs485_send>
		  osThreadSetPriority(rs485_taskHandle, osPriorityRealtime1);
 8000430:	4b05      	ldr	r3, [pc, #20]	; (8000448 <rs485_handler+0x4c>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	2131      	movs	r1, #49	; 0x31
 8000436:	4618      	mov	r0, r3
 8000438:	f001 fb6a 	bl	8001b10 <osThreadSetPriority>
	  }
	  osDelay(1);
 800043c:	2001      	movs	r0, #1
 800043e:	f001 fba3 	bl	8001b88 <osDelay>
  {
 8000442:	e7df      	b.n	8000404 <rs485_handler+0x8>
 8000444:	20001964 	.word	0x20001964
 8000448:	20001960 	.word	0x20001960

0800044c <btn_handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_btn_handler */
void btn_handler(void *argument)
{
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b087      	sub	sp, #28
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]

	  osDelay(DEBOUNCE_INTERVAL);
	  */

	  //TESTING
		cmd_t test_cmd = {
 8000454:	4b08      	ldr	r3, [pc, #32]	; (8000478 <btn_handler+0x2c>)
 8000456:	f107 0408 	add.w	r4, r7, #8
 800045a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800045c:	c407      	stmia	r4!, {r0, r1, r2}
 800045e:	7023      	strb	r3, [r4, #0]
				.func = 0x05,
				.data.data = {0x00, 0x02, 0x55, 0x00, 0x00, 0x00, 0x00, 0x00},
				.data.size = 0x4,
				.crc = {0x53, 0x5A}
		};
	if (osMessageQueuePut(cmd_qHandle, (void *)&test_cmd, 1, 0) == osOK) {
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <btn_handler+0x30>)
 8000462:	6818      	ldr	r0, [r3, #0]
 8000464:	f107 0108 	add.w	r1, r7, #8
 8000468:	2300      	movs	r3, #0
 800046a:	2201      	movs	r2, #1
 800046c:	f001 fc40 	bl	8001cf0 <osMessageQueuePut>
	}
	  osDelay(100);
 8000470:	2064      	movs	r0, #100	; 0x64
 8000472:	f001 fb89 	bl	8001b88 <osDelay>
  {
 8000476:	e7ed      	b.n	8000454 <btn_handler+0x8>
 8000478:	08004964 	.word	0x08004964
 800047c:	20001964 	.word	0x20001964

08000480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000484:	b672      	cpsid	i
}
 8000486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000488:	e7fe      	b.n	8000488 <Error_Handler+0x8>
	...

0800048c <rs485_init>:
#include "crc.h"
#include "cmd.h"

static UART_HandleTypeDef *huart;

void rs485_init(UART_HandleTypeDef *huart_ptr) {
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
	huart = huart_ptr;
 8000494:	4a18      	ldr	r2, [pc, #96]	; (80004f8 <rs485_init+0x6c>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	6013      	str	r3, [r2, #0]
	huart->Instance = USART2;
 800049a:	4b17      	ldr	r3, [pc, #92]	; (80004f8 <rs485_init+0x6c>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4a17      	ldr	r2, [pc, #92]	; (80004fc <rs485_init+0x70>)
 80004a0:	601a      	str	r2, [r3, #0]
	huart->Init.BaudRate = 9600;
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <rs485_init+0x6c>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80004aa:	605a      	str	r2, [r3, #4]
	huart->Init.WordLength = UART_WORDLENGTH_8B;
 80004ac:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <rs485_init+0x6c>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2200      	movs	r2, #0
 80004b2:	609a      	str	r2, [r3, #8]
	huart->Init.StopBits = UART_STOPBITS_1;
 80004b4:	4b10      	ldr	r3, [pc, #64]	; (80004f8 <rs485_init+0x6c>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2200      	movs	r2, #0
 80004ba:	60da      	str	r2, [r3, #12]
	huart->Init.Parity = UART_PARITY_NONE;
 80004bc:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <rs485_init+0x6c>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2200      	movs	r2, #0
 80004c2:	611a      	str	r2, [r3, #16]
	huart->Init.Mode = UART_MODE_TX_RX;
 80004c4:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <rs485_init+0x6c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	220c      	movs	r2, #12
 80004ca:	615a      	str	r2, [r3, #20]
	huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004cc:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <rs485_init+0x6c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2200      	movs	r2, #0
 80004d2:	619a      	str	r2, [r3, #24]
	huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80004d4:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <rs485_init+0x6c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(huart) != HAL_OK)
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <rs485_init+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4618      	mov	r0, r3
 80004e2:	f001 f84d 	bl	8001580 <HAL_UART_Init>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <rs485_init+0x64>
	{
		Error_Handler();
 80004ec:	f7ff ffc8 	bl	8000480 <Error_Handler>
	}
}
 80004f0:	bf00      	nop
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	2000002c 	.word	0x2000002c
 80004fc:	40004400 	.word	0x40004400

08000500 <rs485_compose>:

cmd_byte_t rs485_compose(cmd_t *cmd) {
 8000500:	b4b0      	push	{r4, r5, r7}
 8000502:	b089      	sub	sp, #36	; 0x24
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
	cmd_byte_t buffer;
	buffer.size = 4 + cmd->data.size;
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	7a9b      	ldrb	r3, [r3, #10]
 800050e:	3304      	adds	r3, #4
 8000510:	b2db      	uxtb	r3, r3
 8000512:	763b      	strb	r3, [r7, #24]
	int i = 0;
 8000514:	2300      	movs	r3, #0
 8000516:	61fb      	str	r3, [r7, #28]
	buffer.data[i++] = cmd->addr;
 8000518:	69fb      	ldr	r3, [r7, #28]
 800051a:	1c5a      	adds	r2, r3, #1
 800051c:	61fa      	str	r2, [r7, #28]
 800051e:	683a      	ldr	r2, [r7, #0]
 8000520:	7812      	ldrb	r2, [r2, #0]
 8000522:	f107 0120 	add.w	r1, r7, #32
 8000526:	440b      	add	r3, r1
 8000528:	f803 2c18 	strb.w	r2, [r3, #-24]
	buffer.data[i++] = cmd->func;
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	1c5a      	adds	r2, r3, #1
 8000530:	61fa      	str	r2, [r7, #28]
 8000532:	683a      	ldr	r2, [r7, #0]
 8000534:	7852      	ldrb	r2, [r2, #1]
 8000536:	f107 0120 	add.w	r1, r7, #32
 800053a:	440b      	add	r3, r1
 800053c:	f803 2c18 	strb.w	r2, [r3, #-24]
	for (uint8_t k = 0; k < cmd->data.size; k++) {
 8000540:	2300      	movs	r3, #0
 8000542:	76fb      	strb	r3, [r7, #27]
 8000544:	e00e      	b.n	8000564 <rs485_compose+0x64>
		buffer.data[i++] = cmd->data.data[k];
 8000546:	7efa      	ldrb	r2, [r7, #27]
 8000548:	69fb      	ldr	r3, [r7, #28]
 800054a:	1c59      	adds	r1, r3, #1
 800054c:	61f9      	str	r1, [r7, #28]
 800054e:	6839      	ldr	r1, [r7, #0]
 8000550:	440a      	add	r2, r1
 8000552:	7892      	ldrb	r2, [r2, #2]
 8000554:	f107 0120 	add.w	r1, r7, #32
 8000558:	440b      	add	r3, r1
 800055a:	f803 2c18 	strb.w	r2, [r3, #-24]
	for (uint8_t k = 0; k < cmd->data.size; k++) {
 800055e:	7efb      	ldrb	r3, [r7, #27]
 8000560:	3301      	adds	r3, #1
 8000562:	76fb      	strb	r3, [r7, #27]
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	7a9b      	ldrb	r3, [r3, #10]
 8000568:	7efa      	ldrb	r2, [r7, #27]
 800056a:	429a      	cmp	r2, r3
 800056c:	d3eb      	bcc.n	8000546 <rs485_compose+0x46>
	}
	buffer.data[i++] = cmd->crc[0];
 800056e:	69fb      	ldr	r3, [r7, #28]
 8000570:	1c5a      	adds	r2, r3, #1
 8000572:	61fa      	str	r2, [r7, #28]
 8000574:	683a      	ldr	r2, [r7, #0]
 8000576:	7ad2      	ldrb	r2, [r2, #11]
 8000578:	f107 0120 	add.w	r1, r7, #32
 800057c:	440b      	add	r3, r1
 800057e:	f803 2c18 	strb.w	r2, [r3, #-24]
	buffer.data[i] = cmd->crc[1];
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	7b19      	ldrb	r1, [r3, #12]
 8000586:	f107 0208 	add.w	r2, r7, #8
 800058a:	69fb      	ldr	r3, [r7, #28]
 800058c:	4413      	add	r3, r2
 800058e:	460a      	mov	r2, r1
 8000590:	701a      	strb	r2, [r3, #0]

	return buffer;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	461d      	mov	r5, r3
 8000596:	f107 0408 	add.w	r4, r7, #8
 800059a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800059c:	6028      	str	r0, [r5, #0]
 800059e:	6069      	str	r1, [r5, #4]
 80005a0:	60aa      	str	r2, [r5, #8]
 80005a2:	60eb      	str	r3, [r5, #12]
 80005a4:	7823      	ldrb	r3, [r4, #0]
 80005a6:	742b      	strb	r3, [r5, #16]
}
 80005a8:	6878      	ldr	r0, [r7, #4]
 80005aa:	3724      	adds	r7, #36	; 0x24
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bcb0      	pop	{r4, r5, r7}
 80005b0:	4770      	bx	lr
	...

080005b4 <rs485_send>:

void rs485_send(cmd_t *cmd) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b088      	sub	sp, #32
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	cmd_byte_t buffer = rs485_compose(cmd);
 80005bc:	f107 030c 	add.w	r3, r7, #12
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f7ff ff9c 	bl	8000500 <rs485_compose>
	HAL_UART_Transmit(huart, buffer.data, buffer.size, 10);
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <rs485_send+0x30>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	7f3b      	ldrb	r3, [r7, #28]
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	f107 010c 	add.w	r1, r7, #12
 80005d4:	230a      	movs	r3, #10
 80005d6:	f001 f820 	bl	800161a <HAL_UART_Transmit>
}
 80005da:	bf00      	nop
 80005dc:	3720      	adds	r7, #32
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	2000002c 	.word	0x2000002c

080005e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ee:	4b18      	ldr	r3, [pc, #96]	; (8000650 <HAL_MspInit+0x68>)
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	4a17      	ldr	r2, [pc, #92]	; (8000650 <HAL_MspInit+0x68>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6193      	str	r3, [r2, #24]
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_MspInit+0x68>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_MspInit+0x68>)
 8000608:	69db      	ldr	r3, [r3, #28]
 800060a:	4a11      	ldr	r2, [pc, #68]	; (8000650 <HAL_MspInit+0x68>)
 800060c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000610:	61d3      	str	r3, [r2, #28]
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <HAL_MspInit+0x68>)
 8000614:	69db      	ldr	r3, [r3, #28]
 8000616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	210f      	movs	r1, #15
 8000622:	f06f 0001 	mvn.w	r0, #1
 8000626:	f000 f9cc 	bl	80009c2 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <HAL_MspInit+0x6c>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <HAL_MspInit+0x6c>)
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000
 8000654:	40010000 	.word	0x40010000

08000658 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b088      	sub	sp, #32
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0310 	add.w	r3, r7, #16
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a1b      	ldr	r2, [pc, #108]	; (80006e0 <HAL_UART_MspInit+0x88>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d12f      	bne.n	80006d8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000678:	4b1a      	ldr	r3, [pc, #104]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 800067a:	69db      	ldr	r3, [r3, #28]
 800067c:	4a19      	ldr	r2, [pc, #100]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 800067e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000682:	61d3      	str	r3, [r2, #28]
 8000684:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 8000686:	69db      	ldr	r3, [r3, #28]
 8000688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a13      	ldr	r2, [pc, #76]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 8000696:	f043 0304 	orr.w	r3, r3, #4
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <HAL_UART_MspInit+0x8c>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0304 	and.w	r3, r3, #4
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80006a8:	2304      	movs	r3, #4
 80006aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ac:	2302      	movs	r3, #2
 80006ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b0:	2303      	movs	r3, #3
 80006b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	4619      	mov	r1, r3
 80006ba:	480b      	ldr	r0, [pc, #44]	; (80006e8 <HAL_UART_MspInit+0x90>)
 80006bc:	f000 f9aa 	bl	8000a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006c0:	2308      	movs	r3, #8
 80006c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	f107 0310 	add.w	r3, r7, #16
 80006d0:	4619      	mov	r1, r3
 80006d2:	4805      	ldr	r0, [pc, #20]	; (80006e8 <HAL_UART_MspInit+0x90>)
 80006d4:	f000 f99e 	bl	8000a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006d8:	bf00      	nop
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40004400 	.word	0x40004400
 80006e4:	40021000 	.word	0x40021000
 80006e8:	40010800 	.word	0x40010800

080006ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <NMI_Handler+0x4>

080006f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006f6:	e7fe      	b.n	80006f6 <HardFault_Handler+0x4>

080006f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <MemManage_Handler+0x4>

080006fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000702:	e7fe      	b.n	8000702 <BusFault_Handler+0x4>

08000704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <UsageFault_Handler+0x4>

0800070a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	46bd      	mov	sp, r7
 8000712:	bc80      	pop	{r7}
 8000714:	4770      	bx	lr

08000716 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800071a:	f000 f87b 	bl	8000814 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800071e:	f003 f90b 	bl	8003938 <xTaskGetSchedulerState>
 8000722:	4603      	mov	r3, r0
 8000724:	2b01      	cmp	r3, #1
 8000726:	d001      	beq.n	800072c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000728:	f003 fe66 	bl	80043f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}

08000730 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr

0800073c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800073c:	480c      	ldr	r0, [pc, #48]	; (8000770 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800073e:	490d      	ldr	r1, [pc, #52]	; (8000774 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000740:	4a0d      	ldr	r2, [pc, #52]	; (8000778 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000744:	e002      	b.n	800074c <LoopCopyDataInit>

08000746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800074a:	3304      	adds	r3, #4

0800074c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800074c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800074e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000750:	d3f9      	bcc.n	8000746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000752:	4a0a      	ldr	r2, [pc, #40]	; (800077c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000754:	4c0a      	ldr	r4, [pc, #40]	; (8000780 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000758:	e001      	b.n	800075e <LoopFillZerobss>

0800075a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800075a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800075c:	3204      	adds	r2, #4

0800075e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800075e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000760:	d3fb      	bcc.n	800075a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000762:	f7ff ffe5 	bl	8000730 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000766:	f004 f8a1 	bl	80048ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800076a:	f7ff fd35 	bl	80001d8 <main>
  bx lr
 800076e:	4770      	bx	lr
  ldr r0, =_sdata
 8000770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000774:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000778:	08004a40 	.word	0x08004a40
  ldr r2, =_sbss
 800077c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000780:	200019f0 	.word	0x200019f0

08000784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000784:	e7fe      	b.n	8000784 <ADC1_2_IRQHandler>
	...

08000788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800078c:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <HAL_Init+0x28>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a07      	ldr	r2, [pc, #28]	; (80007b0 <HAL_Init+0x28>)
 8000792:	f043 0310 	orr.w	r3, r3, #16
 8000796:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000798:	2003      	movs	r0, #3
 800079a:	f000 f907 	bl	80009ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800079e:	200f      	movs	r0, #15
 80007a0:	f000 f808 	bl	80007b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007a4:	f7ff ff20 	bl	80005e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007a8:	2300      	movs	r3, #0
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40022000 	.word	0x40022000

080007b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007bc:	4b12      	ldr	r3, [pc, #72]	; (8000808 <HAL_InitTick+0x54>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <HAL_InitTick+0x58>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	4619      	mov	r1, r3
 80007c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 f911 	bl	80009fa <HAL_SYSTICK_Config>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	e00e      	b.n	8000800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b0f      	cmp	r3, #15
 80007e6:	d80a      	bhi.n	80007fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e8:	2200      	movs	r2, #0
 80007ea:	6879      	ldr	r1, [r7, #4]
 80007ec:	f04f 30ff 	mov.w	r0, #4294967295
 80007f0:	f000 f8e7 	bl	80009c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007f4:	4a06      	ldr	r2, [pc, #24]	; (8000810 <HAL_InitTick+0x5c>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007fa:	2300      	movs	r3, #0
 80007fc:	e000      	b.n	8000800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
}
 8000800:	4618      	mov	r0, r3
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000000 	.word	0x20000000
 800080c:	20000008 	.word	0x20000008
 8000810:	20000004 	.word	0x20000004

08000814 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <HAL_IncTick+0x1c>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	461a      	mov	r2, r3
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <HAL_IncTick+0x20>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4413      	add	r3, r2
 8000824:	4a03      	ldr	r2, [pc, #12]	; (8000834 <HAL_IncTick+0x20>)
 8000826:	6013      	str	r3, [r2, #0]
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr
 8000830:	20000008 	.word	0x20000008
 8000834:	200019ac 	.word	0x200019ac

08000838 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  return uwTick;
 800083c:	4b02      	ldr	r3, [pc, #8]	; (8000848 <HAL_GetTick+0x10>)
 800083e:	681b      	ldr	r3, [r3, #0]
}
 8000840:	4618      	mov	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	200019ac 	.word	0x200019ac

0800084c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087e:	4a04      	ldr	r2, [pc, #16]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	60d3      	str	r3, [r2, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <__NVIC_GetPriorityGrouping+0x18>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	f003 0307 	and.w	r3, r3, #7
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	db0a      	blt.n	80008da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	490c      	ldr	r1, [pc, #48]	; (80008fc <__NVIC_SetPriority+0x4c>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	b2d2      	uxtb	r2, r2
 80008d2:	440b      	add	r3, r1
 80008d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d8:	e00a      	b.n	80008f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	4908      	ldr	r1, [pc, #32]	; (8000900 <__NVIC_SetPriority+0x50>)
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	f003 030f 	and.w	r3, r3, #15
 80008e6:	3b04      	subs	r3, #4
 80008e8:	0112      	lsls	r2, r2, #4
 80008ea:	b2d2      	uxtb	r2, r2
 80008ec:	440b      	add	r3, r1
 80008ee:	761a      	strb	r2, [r3, #24]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000904:	b480      	push	{r7}
 8000906:	b089      	sub	sp, #36	; 0x24
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	f1c3 0307 	rsb	r3, r3, #7
 800091e:	2b04      	cmp	r3, #4
 8000920:	bf28      	it	cs
 8000922:	2304      	movcs	r3, #4
 8000924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	3304      	adds	r3, #4
 800092a:	2b06      	cmp	r3, #6
 800092c:	d902      	bls.n	8000934 <NVIC_EncodePriority+0x30>
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	3b03      	subs	r3, #3
 8000932:	e000      	b.n	8000936 <NVIC_EncodePriority+0x32>
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	f04f 32ff 	mov.w	r2, #4294967295
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	43da      	mvns	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	401a      	ands	r2, r3
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800094c:	f04f 31ff 	mov.w	r1, #4294967295
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	fa01 f303 	lsl.w	r3, r1, r3
 8000956:	43d9      	mvns	r1, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800095c:	4313      	orrs	r3, r2
         );
}
 800095e:	4618      	mov	r0, r3
 8000960:	3724      	adds	r7, #36	; 0x24
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	3b01      	subs	r3, #1
 8000974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000978:	d301      	bcc.n	800097e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800097a:	2301      	movs	r3, #1
 800097c:	e00f      	b.n	800099e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800097e:	4a0a      	ldr	r2, [pc, #40]	; (80009a8 <SysTick_Config+0x40>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3b01      	subs	r3, #1
 8000984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000986:	210f      	movs	r1, #15
 8000988:	f04f 30ff 	mov.w	r0, #4294967295
 800098c:	f7ff ff90 	bl	80008b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <SysTick_Config+0x40>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <SysTick_Config+0x40>)
 8000998:	2207      	movs	r2, #7
 800099a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800099c:	2300      	movs	r3, #0
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	e000e010 	.word	0xe000e010

080009ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff ff49 	bl	800084c <__NVIC_SetPriorityGrouping>
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b086      	sub	sp, #24
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	4603      	mov	r3, r0
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
 80009ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d4:	f7ff ff5e 	bl	8000894 <__NVIC_GetPriorityGrouping>
 80009d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	68b9      	ldr	r1, [r7, #8]
 80009de:	6978      	ldr	r0, [r7, #20]
 80009e0:	f7ff ff90 	bl	8000904 <NVIC_EncodePriority>
 80009e4:	4602      	mov	r2, r0
 80009e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ea:	4611      	mov	r1, r2
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff ff5f 	bl	80008b0 <__NVIC_SetPriority>
}
 80009f2:	bf00      	nop
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ffb0 	bl	8000968 <SysTick_Config>
 8000a08:	4603      	mov	r3, r0
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b08b      	sub	sp, #44	; 0x2c
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a26:	e169      	b.n	8000cfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	69fa      	ldr	r2, [r7, #28]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	f040 8158 	bne.w	8000cf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	4a9a      	ldr	r2, [pc, #616]	; (8000cb4 <HAL_GPIO_Init+0x2a0>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d05e      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a50:	4a98      	ldr	r2, [pc, #608]	; (8000cb4 <HAL_GPIO_Init+0x2a0>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d875      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a56:	4a98      	ldr	r2, [pc, #608]	; (8000cb8 <HAL_GPIO_Init+0x2a4>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d058      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a5c:	4a96      	ldr	r2, [pc, #600]	; (8000cb8 <HAL_GPIO_Init+0x2a4>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d86f      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a62:	4a96      	ldr	r2, [pc, #600]	; (8000cbc <HAL_GPIO_Init+0x2a8>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d052      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a68:	4a94      	ldr	r2, [pc, #592]	; (8000cbc <HAL_GPIO_Init+0x2a8>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d869      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a6e:	4a94      	ldr	r2, [pc, #592]	; (8000cc0 <HAL_GPIO_Init+0x2ac>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d04c      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a74:	4a92      	ldr	r2, [pc, #584]	; (8000cc0 <HAL_GPIO_Init+0x2ac>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d863      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a7a:	4a92      	ldr	r2, [pc, #584]	; (8000cc4 <HAL_GPIO_Init+0x2b0>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d046      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a80:	4a90      	ldr	r2, [pc, #576]	; (8000cc4 <HAL_GPIO_Init+0x2b0>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d85d      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a86:	2b12      	cmp	r3, #18
 8000a88:	d82a      	bhi.n	8000ae0 <HAL_GPIO_Init+0xcc>
 8000a8a:	2b12      	cmp	r3, #18
 8000a8c:	d859      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a8e:	a201      	add	r2, pc, #4	; (adr r2, 8000a94 <HAL_GPIO_Init+0x80>)
 8000a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a94:	08000b0f 	.word	0x08000b0f
 8000a98:	08000ae9 	.word	0x08000ae9
 8000a9c:	08000afb 	.word	0x08000afb
 8000aa0:	08000b3d 	.word	0x08000b3d
 8000aa4:	08000b43 	.word	0x08000b43
 8000aa8:	08000b43 	.word	0x08000b43
 8000aac:	08000b43 	.word	0x08000b43
 8000ab0:	08000b43 	.word	0x08000b43
 8000ab4:	08000b43 	.word	0x08000b43
 8000ab8:	08000b43 	.word	0x08000b43
 8000abc:	08000b43 	.word	0x08000b43
 8000ac0:	08000b43 	.word	0x08000b43
 8000ac4:	08000b43 	.word	0x08000b43
 8000ac8:	08000b43 	.word	0x08000b43
 8000acc:	08000b43 	.word	0x08000b43
 8000ad0:	08000b43 	.word	0x08000b43
 8000ad4:	08000b43 	.word	0x08000b43
 8000ad8:	08000af1 	.word	0x08000af1
 8000adc:	08000b05 	.word	0x08000b05
 8000ae0:	4a79      	ldr	r2, [pc, #484]	; (8000cc8 <HAL_GPIO_Init+0x2b4>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d013      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ae6:	e02c      	b.n	8000b42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	623b      	str	r3, [r7, #32]
          break;
 8000aee:	e029      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	3304      	adds	r3, #4
 8000af6:	623b      	str	r3, [r7, #32]
          break;
 8000af8:	e024      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	3308      	adds	r3, #8
 8000b00:	623b      	str	r3, [r7, #32]
          break;
 8000b02:	e01f      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	330c      	adds	r3, #12
 8000b0a:	623b      	str	r3, [r7, #32]
          break;
 8000b0c:	e01a      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d102      	bne.n	8000b1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b16:	2304      	movs	r3, #4
 8000b18:	623b      	str	r3, [r7, #32]
          break;
 8000b1a:	e013      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	689b      	ldr	r3, [r3, #8]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d105      	bne.n	8000b30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b24:	2308      	movs	r3, #8
 8000b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	611a      	str	r2, [r3, #16]
          break;
 8000b2e:	e009      	b.n	8000b44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b30:	2308      	movs	r3, #8
 8000b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	69fa      	ldr	r2, [r7, #28]
 8000b38:	615a      	str	r2, [r3, #20]
          break;
 8000b3a:	e003      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	623b      	str	r3, [r7, #32]
          break;
 8000b40:	e000      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          break;
 8000b42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2bff      	cmp	r3, #255	; 0xff
 8000b48:	d801      	bhi.n	8000b4e <HAL_GPIO_Init+0x13a>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	e001      	b.n	8000b52 <HAL_GPIO_Init+0x13e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3304      	adds	r3, #4
 8000b52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	2bff      	cmp	r3, #255	; 0xff
 8000b58:	d802      	bhi.n	8000b60 <HAL_GPIO_Init+0x14c>
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	e002      	b.n	8000b66 <HAL_GPIO_Init+0x152>
 8000b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b62:	3b08      	subs	r3, #8
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	fa01 f303 	lsl.w	r3, r1, r3
 8000b74:	43db      	mvns	r3, r3
 8000b76:	401a      	ands	r2, r3
 8000b78:	6a39      	ldr	r1, [r7, #32]
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	431a      	orrs	r2, r3
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 80b1 	beq.w	8000cf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b94:	4b4d      	ldr	r3, [pc, #308]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a4c      	ldr	r2, [pc, #304]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b4a      	ldr	r3, [pc, #296]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bac:	4a48      	ldr	r2, [pc, #288]	; (8000cd0 <HAL_GPIO_Init+0x2bc>)
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	089b      	lsrs	r3, r3, #2
 8000bb2:	3302      	adds	r3, #2
 8000bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbc:	f003 0303 	and.w	r3, r3, #3
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	220f      	movs	r2, #15
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	68fa      	ldr	r2, [r7, #12]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a40      	ldr	r2, [pc, #256]	; (8000cd4 <HAL_GPIO_Init+0x2c0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d013      	beq.n	8000c00 <HAL_GPIO_Init+0x1ec>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a3f      	ldr	r2, [pc, #252]	; (8000cd8 <HAL_GPIO_Init+0x2c4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d00d      	beq.n	8000bfc <HAL_GPIO_Init+0x1e8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a3e      	ldr	r2, [pc, #248]	; (8000cdc <HAL_GPIO_Init+0x2c8>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d007      	beq.n	8000bf8 <HAL_GPIO_Init+0x1e4>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a3d      	ldr	r2, [pc, #244]	; (8000ce0 <HAL_GPIO_Init+0x2cc>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d101      	bne.n	8000bf4 <HAL_GPIO_Init+0x1e0>
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	e006      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e004      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	e002      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	e000      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000c00:	2300      	movs	r3, #0
 8000c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c04:	f002 0203 	and.w	r2, r2, #3
 8000c08:	0092      	lsls	r2, r2, #2
 8000c0a:	4093      	lsls	r3, r2
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c12:	492f      	ldr	r1, [pc, #188]	; (8000cd0 <HAL_GPIO_Init+0x2bc>)
 8000c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c16:	089b      	lsrs	r3, r3, #2
 8000c18:	3302      	adds	r3, #2
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d006      	beq.n	8000c3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	492c      	ldr	r1, [pc, #176]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	600b      	str	r3, [r1, #0]
 8000c38:	e006      	b.n	8000c48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	43db      	mvns	r3, r3
 8000c42:	4928      	ldr	r1, [pc, #160]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c44:	4013      	ands	r3, r2
 8000c46:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d006      	beq.n	8000c62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c54:	4b23      	ldr	r3, [pc, #140]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	4922      	ldr	r1, [pc, #136]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	604b      	str	r3, [r1, #4]
 8000c60:	e006      	b.n	8000c70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c62:	4b20      	ldr	r3, [pc, #128]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c64:	685a      	ldr	r2, [r3, #4]
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	491e      	ldr	r1, [pc, #120]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c7c:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	689a      	ldr	r2, [r3, #8]
 8000c80:	4918      	ldr	r1, [pc, #96]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	608b      	str	r3, [r1, #8]
 8000c88:	e006      	b.n	8000c98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	4914      	ldr	r1, [pc, #80]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c94:	4013      	ands	r3, r2
 8000c96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d021      	beq.n	8000ce8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000ca6:	68da      	ldr	r2, [r3, #12]
 8000ca8:	490e      	ldr	r1, [pc, #56]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	60cb      	str	r3, [r1, #12]
 8000cb0:	e021      	b.n	8000cf6 <HAL_GPIO_Init+0x2e2>
 8000cb2:	bf00      	nop
 8000cb4:	10320000 	.word	0x10320000
 8000cb8:	10310000 	.word	0x10310000
 8000cbc:	10220000 	.word	0x10220000
 8000cc0:	10210000 	.word	0x10210000
 8000cc4:	10120000 	.word	0x10120000
 8000cc8:	10110000 	.word	0x10110000
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010000 	.word	0x40010000
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	40010c00 	.word	0x40010c00
 8000cdc:	40011000 	.word	0x40011000
 8000ce0:	40011400 	.word	0x40011400
 8000ce4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <HAL_GPIO_Init+0x304>)
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	4909      	ldr	r1, [pc, #36]	; (8000d18 <HAL_GPIO_Init+0x304>)
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	fa22 f303 	lsr.w	r3, r2, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	f47f ae8e 	bne.w	8000a28 <HAL_GPIO_Init+0x14>
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	bf00      	nop
 8000d10:	372c      	adds	r7, #44	; 0x2c
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr
 8000d18:	40010400 	.word	0x40010400

08000d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d2c:	787b      	ldrb	r3, [r7, #1]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d003      	beq.n	8000d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d32:	887a      	ldrh	r2, [r7, #2]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d38:	e003      	b.n	8000d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	041a      	lsls	r2, r3, #16
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	611a      	str	r2, [r3, #16]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d101      	bne.n	8000d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e26c      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	f000 8087 	beq.w	8000e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d6c:	4b92      	ldr	r3, [pc, #584]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f003 030c 	and.w	r3, r3, #12
 8000d74:	2b04      	cmp	r3, #4
 8000d76:	d00c      	beq.n	8000d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d78:	4b8f      	ldr	r3, [pc, #572]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 030c 	and.w	r3, r3, #12
 8000d80:	2b08      	cmp	r3, #8
 8000d82:	d112      	bne.n	8000daa <HAL_RCC_OscConfig+0x5e>
 8000d84:	4b8c      	ldr	r3, [pc, #560]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d90:	d10b      	bne.n	8000daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d92:	4b89      	ldr	r3, [pc, #548]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d06c      	beq.n	8000e78 <HAL_RCC_OscConfig+0x12c>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d168      	bne.n	8000e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e246      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db2:	d106      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x76>
 8000db4:	4b80      	ldr	r3, [pc, #512]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a7f      	ldr	r2, [pc, #508]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e02e      	b.n	8000e20 <HAL_RCC_OscConfig+0xd4>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d10c      	bne.n	8000de4 <HAL_RCC_OscConfig+0x98>
 8000dca:	4b7b      	ldr	r3, [pc, #492]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a7a      	ldr	r2, [pc, #488]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd4:	6013      	str	r3, [r2, #0]
 8000dd6:	4b78      	ldr	r3, [pc, #480]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a77      	ldr	r2, [pc, #476]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	e01d      	b.n	8000e20 <HAL_RCC_OscConfig+0xd4>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dec:	d10c      	bne.n	8000e08 <HAL_RCC_OscConfig+0xbc>
 8000dee:	4b72      	ldr	r3, [pc, #456]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a71      	ldr	r2, [pc, #452]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	4b6f      	ldr	r3, [pc, #444]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a6e      	ldr	r2, [pc, #440]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	e00b      	b.n	8000e20 <HAL_RCC_OscConfig+0xd4>
 8000e08:	4b6b      	ldr	r3, [pc, #428]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a6a      	ldr	r2, [pc, #424]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	4b68      	ldr	r3, [pc, #416]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a67      	ldr	r2, [pc, #412]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d013      	beq.n	8000e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e28:	f7ff fd06 	bl	8000838 <HAL_GetTick>
 8000e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e30:	f7ff fd02 	bl	8000838 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b64      	cmp	r3, #100	; 0x64
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e1fa      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e42:	4b5d      	ldr	r3, [pc, #372]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0f0      	beq.n	8000e30 <HAL_RCC_OscConfig+0xe4>
 8000e4e:	e014      	b.n	8000e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e50:	f7ff fcf2 	bl	8000838 <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e56:	e008      	b.n	8000e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e58:	f7ff fcee 	bl	8000838 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b64      	cmp	r3, #100	; 0x64
 8000e64:	d901      	bls.n	8000e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e1e6      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e6a:	4b53      	ldr	r3, [pc, #332]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f0      	bne.n	8000e58 <HAL_RCC_OscConfig+0x10c>
 8000e76:	e000      	b.n	8000e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d063      	beq.n	8000f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e86:	4b4c      	ldr	r3, [pc, #304]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f003 030c 	and.w	r3, r3, #12
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00b      	beq.n	8000eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e92:	4b49      	ldr	r3, [pc, #292]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f003 030c 	and.w	r3, r3, #12
 8000e9a:	2b08      	cmp	r3, #8
 8000e9c:	d11c      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x18c>
 8000e9e:	4b46      	ldr	r3, [pc, #280]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d116      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eaa:	4b43      	ldr	r3, [pc, #268]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d005      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x176>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d001      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e1ba      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ec2:	4b3d      	ldr	r3, [pc, #244]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	695b      	ldr	r3, [r3, #20]
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	4939      	ldr	r1, [pc, #228]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed6:	e03a      	b.n	8000f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d020      	beq.n	8000f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ee0:	4b36      	ldr	r3, [pc, #216]	; (8000fbc <HAL_RCC_OscConfig+0x270>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee6:	f7ff fca7 	bl	8000838 <HAL_GetTick>
 8000eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eec:	e008      	b.n	8000f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eee:	f7ff fca3 	bl	8000838 <HAL_GetTick>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d901      	bls.n	8000f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000efc:	2303      	movs	r3, #3
 8000efe:	e19b      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f00:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0302 	and.w	r3, r3, #2
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d0f0      	beq.n	8000eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f0c:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	4927      	ldr	r1, [pc, #156]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	600b      	str	r3, [r1, #0]
 8000f20:	e015      	b.n	8000f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f22:	4b26      	ldr	r3, [pc, #152]	; (8000fbc <HAL_RCC_OscConfig+0x270>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f28:	f7ff fc86 	bl	8000838 <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f30:	f7ff fc82 	bl	8000838 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e17a      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f42:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f0      	bne.n	8000f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0308 	and.w	r3, r3, #8
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d03a      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d019      	beq.n	8000f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f62:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <HAL_RCC_OscConfig+0x274>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f68:	f7ff fc66 	bl	8000838 <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f70:	f7ff fc62 	bl	8000838 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e15a      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d0f0      	beq.n	8000f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f000 fad8 	bl	8001544 <RCC_Delay>
 8000f94:	e01c      	b.n	8000fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f96:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <HAL_RCC_OscConfig+0x274>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f9c:	f7ff fc4c 	bl	8000838 <HAL_GetTick>
 8000fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa2:	e00f      	b.n	8000fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa4:	f7ff fc48 	bl	8000838 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d908      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e140      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	42420000 	.word	0x42420000
 8000fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fc4:	4b9e      	ldr	r3, [pc, #632]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1e9      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 0304 	and.w	r3, r3, #4
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 80a6 	beq.w	800112a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fe2:	4b97      	ldr	r3, [pc, #604]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d10d      	bne.n	800100a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fee:	4b94      	ldr	r3, [pc, #592]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	4a93      	ldr	r2, [pc, #588]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8000ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff8:	61d3      	str	r3, [r2, #28]
 8000ffa:	4b91      	ldr	r3, [pc, #580]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001006:	2301      	movs	r3, #1
 8001008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800100a:	4b8e      	ldr	r3, [pc, #568]	; (8001244 <HAL_RCC_OscConfig+0x4f8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001012:	2b00      	cmp	r3, #0
 8001014:	d118      	bne.n	8001048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001016:	4b8b      	ldr	r3, [pc, #556]	; (8001244 <HAL_RCC_OscConfig+0x4f8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a8a      	ldr	r2, [pc, #552]	; (8001244 <HAL_RCC_OscConfig+0x4f8>)
 800101c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001022:	f7ff fc09 	bl	8000838 <HAL_GetTick>
 8001026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001028:	e008      	b.n	800103c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800102a:	f7ff fc05 	bl	8000838 <HAL_GetTick>
 800102e:	4602      	mov	r2, r0
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	2b64      	cmp	r3, #100	; 0x64
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e0fd      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800103c:	4b81      	ldr	r3, [pc, #516]	; (8001244 <HAL_RCC_OscConfig+0x4f8>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001044:	2b00      	cmp	r3, #0
 8001046:	d0f0      	beq.n	800102a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d106      	bne.n	800105e <HAL_RCC_OscConfig+0x312>
 8001050:	4b7b      	ldr	r3, [pc, #492]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	4a7a      	ldr	r2, [pc, #488]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	6213      	str	r3, [r2, #32]
 800105c:	e02d      	b.n	80010ba <HAL_RCC_OscConfig+0x36e>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d10c      	bne.n	8001080 <HAL_RCC_OscConfig+0x334>
 8001066:	4b76      	ldr	r3, [pc, #472]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001068:	6a1b      	ldr	r3, [r3, #32]
 800106a:	4a75      	ldr	r2, [pc, #468]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800106c:	f023 0301 	bic.w	r3, r3, #1
 8001070:	6213      	str	r3, [r2, #32]
 8001072:	4b73      	ldr	r3, [pc, #460]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	4a72      	ldr	r2, [pc, #456]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001078:	f023 0304 	bic.w	r3, r3, #4
 800107c:	6213      	str	r3, [r2, #32]
 800107e:	e01c      	b.n	80010ba <HAL_RCC_OscConfig+0x36e>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	2b05      	cmp	r3, #5
 8001086:	d10c      	bne.n	80010a2 <HAL_RCC_OscConfig+0x356>
 8001088:	4b6d      	ldr	r3, [pc, #436]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800108a:	6a1b      	ldr	r3, [r3, #32]
 800108c:	4a6c      	ldr	r2, [pc, #432]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800108e:	f043 0304 	orr.w	r3, r3, #4
 8001092:	6213      	str	r3, [r2, #32]
 8001094:	4b6a      	ldr	r3, [pc, #424]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	4a69      	ldr	r2, [pc, #420]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6213      	str	r3, [r2, #32]
 80010a0:	e00b      	b.n	80010ba <HAL_RCC_OscConfig+0x36e>
 80010a2:	4b67      	ldr	r3, [pc, #412]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	4a66      	ldr	r2, [pc, #408]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80010a8:	f023 0301 	bic.w	r3, r3, #1
 80010ac:	6213      	str	r3, [r2, #32]
 80010ae:	4b64      	ldr	r3, [pc, #400]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	4a63      	ldr	r2, [pc, #396]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80010b4:	f023 0304 	bic.w	r3, r3, #4
 80010b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d015      	beq.n	80010ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c2:	f7ff fbb9 	bl	8000838 <HAL_GetTick>
 80010c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c8:	e00a      	b.n	80010e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ca:	f7ff fbb5 	bl	8000838 <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d8:	4293      	cmp	r3, r2
 80010da:	d901      	bls.n	80010e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010dc:	2303      	movs	r3, #3
 80010de:	e0ab      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e0:	4b57      	ldr	r3, [pc, #348]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80010e2:	6a1b      	ldr	r3, [r3, #32]
 80010e4:	f003 0302 	and.w	r3, r3, #2
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0ee      	beq.n	80010ca <HAL_RCC_OscConfig+0x37e>
 80010ec:	e014      	b.n	8001118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ee:	f7ff fba3 	bl	8000838 <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010f4:	e00a      	b.n	800110c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010f6:	f7ff fb9f 	bl	8000838 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	f241 3288 	movw	r2, #5000	; 0x1388
 8001104:	4293      	cmp	r3, r2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e095      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110c:	4b4c      	ldr	r3, [pc, #304]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1ee      	bne.n	80010f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001118:	7dfb      	ldrb	r3, [r7, #23]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d105      	bne.n	800112a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800111e:	4b48      	ldr	r3, [pc, #288]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	4a47      	ldr	r2, [pc, #284]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	2b00      	cmp	r3, #0
 8001130:	f000 8081 	beq.w	8001236 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001134:	4b42      	ldr	r3, [pc, #264]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	2b08      	cmp	r3, #8
 800113e:	d061      	beq.n	8001204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	69db      	ldr	r3, [r3, #28]
 8001144:	2b02      	cmp	r3, #2
 8001146:	d146      	bne.n	80011d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001148:	4b3f      	ldr	r3, [pc, #252]	; (8001248 <HAL_RCC_OscConfig+0x4fc>)
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114e:	f7ff fb73 	bl	8000838 <HAL_GetTick>
 8001152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001154:	e008      	b.n	8001168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001156:	f7ff fb6f 	bl	8000838 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e067      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001168:	4b35      	ldr	r3, [pc, #212]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f0      	bne.n	8001156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800117c:	d108      	bne.n	8001190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800117e:	4b30      	ldr	r3, [pc, #192]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	492d      	ldr	r1, [pc, #180]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 800118c:	4313      	orrs	r3, r2
 800118e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001190:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a19      	ldr	r1, [r3, #32]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a0:	430b      	orrs	r3, r1
 80011a2:	4927      	ldr	r1, [pc, #156]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011a8:	4b27      	ldr	r3, [pc, #156]	; (8001248 <HAL_RCC_OscConfig+0x4fc>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ae:	f7ff fb43 	bl	8000838 <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011b4:	e008      	b.n	80011c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011b6:	f7ff fb3f 	bl	8000838 <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e037      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011c8:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0f0      	beq.n	80011b6 <HAL_RCC_OscConfig+0x46a>
 80011d4:	e02f      	b.n	8001236 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d6:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <HAL_RCC_OscConfig+0x4fc>)
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fb2c 	bl	8000838 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011e4:	f7ff fb28 	bl	8000838 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e020      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x498>
 8001202:	e018      	b.n	8001236 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69db      	ldr	r3, [r3, #28]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d101      	bne.n	8001210 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e013      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001210:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HAL_RCC_OscConfig+0x4f4>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a1b      	ldr	r3, [r3, #32]
 8001220:	429a      	cmp	r2, r3
 8001222:	d106      	bne.n	8001232 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800122e:	429a      	cmp	r2, r3
 8001230:	d001      	beq.n	8001236 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40021000 	.word	0x40021000
 8001244:	40007000 	.word	0x40007000
 8001248:	42420060 	.word	0x42420060

0800124c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d101      	bne.n	8001260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e0d0      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001260:	4b6a      	ldr	r3, [pc, #424]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	429a      	cmp	r2, r3
 800126c:	d910      	bls.n	8001290 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800126e:	4b67      	ldr	r3, [pc, #412]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f023 0207 	bic.w	r2, r3, #7
 8001276:	4965      	ldr	r1, [pc, #404]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	4313      	orrs	r3, r2
 800127c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800127e:	4b63      	ldr	r3, [pc, #396]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	683a      	ldr	r2, [r7, #0]
 8001288:	429a      	cmp	r2, r3
 800128a:	d001      	beq.n	8001290 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e0b8      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d020      	beq.n	80012de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d005      	beq.n	80012b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012a8:	4b59      	ldr	r3, [pc, #356]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	4a58      	ldr	r2, [pc, #352]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0308 	and.w	r3, r3, #8
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d005      	beq.n	80012cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012c0:	4b53      	ldr	r3, [pc, #332]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	4a52      	ldr	r2, [pc, #328]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012cc:	4b50      	ldr	r3, [pc, #320]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	494d      	ldr	r1, [pc, #308]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	4313      	orrs	r3, r2
 80012dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d040      	beq.n	800136c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d107      	bne.n	8001302 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f2:	4b47      	ldr	r3, [pc, #284]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d115      	bne.n	800132a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e07f      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b02      	cmp	r3, #2
 8001308:	d107      	bne.n	800131a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800130a:	4b41      	ldr	r3, [pc, #260]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d109      	bne.n	800132a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e073      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800131a:	4b3d      	ldr	r3, [pc, #244]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e06b      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800132a:	4b39      	ldr	r3, [pc, #228]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f023 0203 	bic.w	r2, r3, #3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	4936      	ldr	r1, [pc, #216]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	4313      	orrs	r3, r2
 800133a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800133c:	f7ff fa7c 	bl	8000838 <HAL_GetTick>
 8001340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001342:	e00a      	b.n	800135a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001344:	f7ff fa78 	bl	8000838 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001352:	4293      	cmp	r3, r2
 8001354:	d901      	bls.n	800135a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e053      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800135a:	4b2d      	ldr	r3, [pc, #180]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 020c 	and.w	r2, r3, #12
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	429a      	cmp	r2, r3
 800136a:	d1eb      	bne.n	8001344 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800136c:	4b27      	ldr	r3, [pc, #156]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0307 	and.w	r3, r3, #7
 8001374:	683a      	ldr	r2, [r7, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d210      	bcs.n	800139c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137a:	4b24      	ldr	r3, [pc, #144]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f023 0207 	bic.w	r2, r3, #7
 8001382:	4922      	ldr	r1, [pc, #136]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	4313      	orrs	r3, r2
 8001388:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800138a:	4b20      	ldr	r3, [pc, #128]	; (800140c <HAL_RCC_ClockConfig+0x1c0>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	683a      	ldr	r2, [r7, #0]
 8001394:	429a      	cmp	r2, r3
 8001396:	d001      	beq.n	800139c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e032      	b.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0304 	and.w	r3, r3, #4
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d008      	beq.n	80013ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013a8:	4b19      	ldr	r3, [pc, #100]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	4916      	ldr	r1, [pc, #88]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d009      	beq.n	80013da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013c6:	4b12      	ldr	r3, [pc, #72]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	490e      	ldr	r1, [pc, #56]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013da:	f000 f821 	bl	8001420 <HAL_RCC_GetSysClockFreq>
 80013de:	4602      	mov	r2, r0
 80013e0:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	091b      	lsrs	r3, r3, #4
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	490a      	ldr	r1, [pc, #40]	; (8001414 <HAL_RCC_ClockConfig+0x1c8>)
 80013ec:	5ccb      	ldrb	r3, [r1, r3]
 80013ee:	fa22 f303 	lsr.w	r3, r2, r3
 80013f2:	4a09      	ldr	r2, [pc, #36]	; (8001418 <HAL_RCC_ClockConfig+0x1cc>)
 80013f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_RCC_ClockConfig+0x1d0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff f9da 	bl	80007b4 <HAL_InitTick>

  return HAL_OK;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40022000 	.word	0x40022000
 8001410:	40021000 	.word	0x40021000
 8001414:	08004a20 	.word	0x08004a20
 8001418:	20000000 	.word	0x20000000
 800141c:	20000004 	.word	0x20000004

08001420 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001420:	b490      	push	{r4, r7}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001426:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001428:	1d3c      	adds	r4, r7, #4
 800142a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800142c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001430:	f240 2301 	movw	r3, #513	; 0x201
 8001434:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
 800143a:	2300      	movs	r3, #0
 800143c:	61bb      	str	r3, [r7, #24]
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001446:	2300      	movs	r3, #0
 8001448:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800144a:	4b22      	ldr	r3, [pc, #136]	; (80014d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b04      	cmp	r3, #4
 8001458:	d002      	beq.n	8001460 <HAL_RCC_GetSysClockFreq+0x40>
 800145a:	2b08      	cmp	r3, #8
 800145c:	d003      	beq.n	8001466 <HAL_RCC_GetSysClockFreq+0x46>
 800145e:	e02d      	b.n	80014bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001462:	623b      	str	r3, [r7, #32]
      break;
 8001464:	e02d      	b.n	80014c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	0c9b      	lsrs	r3, r3, #18
 800146a:	f003 030f 	and.w	r3, r3, #15
 800146e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001472:	4413      	add	r3, r2
 8001474:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001478:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d013      	beq.n	80014ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	0c5b      	lsrs	r3, r3, #17
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001492:	4413      	add	r3, r2
 8001494:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001498:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	4a0e      	ldr	r2, [pc, #56]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800149e:	fb02 f203 	mul.w	r2, r2, r3
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
 80014aa:	e004      	b.n	80014b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80014b0:	fb02 f303 	mul.w	r3, r2, r3
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	623b      	str	r3, [r7, #32]
      break;
 80014ba:	e002      	b.n	80014c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014be:	623b      	str	r3, [r7, #32]
      break;
 80014c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014c2:	6a3b      	ldr	r3, [r7, #32]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3728      	adds	r7, #40	; 0x28
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc90      	pop	{r4, r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	08004974 	.word	0x08004974
 80014d4:	40021000 	.word	0x40021000
 80014d8:	007a1200 	.word	0x007a1200
 80014dc:	003d0900 	.word	0x003d0900

080014e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014e4:	4b02      	ldr	r3, [pc, #8]	; (80014f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80014e6:	681b      	ldr	r3, [r3, #0]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr
 80014f0:	20000000 	.word	0x20000000

080014f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f8:	f7ff fff2 	bl	80014e0 <HAL_RCC_GetHCLKFreq>
 80014fc:	4602      	mov	r2, r0
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	0a1b      	lsrs	r3, r3, #8
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	4903      	ldr	r1, [pc, #12]	; (8001518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800150a:	5ccb      	ldrb	r3, [r1, r3]
 800150c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40021000 	.word	0x40021000
 8001518:	08004a30 	.word	0x08004a30

0800151c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001520:	f7ff ffde 	bl	80014e0 <HAL_RCC_GetHCLKFreq>
 8001524:	4602      	mov	r2, r0
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	0adb      	lsrs	r3, r3, #11
 800152c:	f003 0307 	and.w	r3, r3, #7
 8001530:	4903      	ldr	r1, [pc, #12]	; (8001540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001532:	5ccb      	ldrb	r3, [r1, r3]
 8001534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001538:	4618      	mov	r0, r3
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40021000 	.word	0x40021000
 8001540:	08004a30 	.word	0x08004a30

08001544 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <RCC_Delay+0x34>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a0a      	ldr	r2, [pc, #40]	; (800157c <RCC_Delay+0x38>)
 8001552:	fba2 2303 	umull	r2, r3, r2, r3
 8001556:	0a5b      	lsrs	r3, r3, #9
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001560:	bf00      	nop
  }
  while (Delay --);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	1e5a      	subs	r2, r3, #1
 8001566:	60fa      	str	r2, [r7, #12]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f9      	bne.n	8001560 <RCC_Delay+0x1c>
}
 800156c:	bf00      	nop
 800156e:	bf00      	nop
 8001570:	3714      	adds	r7, #20
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	20000000 	.word	0x20000000
 800157c:	10624dd3 	.word	0x10624dd3

08001580 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e03f      	b.n	8001612 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d106      	bne.n	80015ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff f856 	bl	8000658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2224      	movs	r2, #36	; 0x24
 80015b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80015c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f000 f905 	bl	80017d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80015d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	695a      	ldr	r2, [r3, #20]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80015e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80015f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2220      	movs	r2, #32
 8001604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2220      	movs	r2, #32
 800160c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b08a      	sub	sp, #40	; 0x28
 800161e:	af02      	add	r7, sp, #8
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	4613      	mov	r3, r2
 8001628:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b20      	cmp	r3, #32
 8001638:	d17c      	bne.n	8001734 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d002      	beq.n	8001646 <HAL_UART_Transmit+0x2c>
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e075      	b.n	8001736 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001650:	2b01      	cmp	r3, #1
 8001652:	d101      	bne.n	8001658 <HAL_UART_Transmit+0x3e>
 8001654:	2302      	movs	r3, #2
 8001656:	e06e      	b.n	8001736 <HAL_UART_Transmit+0x11c>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2201      	movs	r2, #1
 800165c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2200      	movs	r2, #0
 8001664:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2221      	movs	r2, #33	; 0x21
 800166a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800166e:	f7ff f8e3 	bl	8000838 <HAL_GetTick>
 8001672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	88fa      	ldrh	r2, [r7, #6]
 8001678:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	88fa      	ldrh	r2, [r7, #6]
 800167e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001688:	d108      	bne.n	800169c <HAL_UART_Transmit+0x82>
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	691b      	ldr	r3, [r3, #16]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d104      	bne.n	800169c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	61bb      	str	r3, [r7, #24]
 800169a:	e003      	b.n	80016a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80016ac:	e02a      	b.n	8001704 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	2200      	movs	r2, #0
 80016b6:	2180      	movs	r1, #128	; 0x80
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f000 f840 	bl	800173e <UART_WaitOnFlagUntilTimeout>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e036      	b.n	8001736 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d10b      	bne.n	80016e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	461a      	mov	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	3302      	adds	r3, #2
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	e007      	b.n	80016f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	781a      	ldrb	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	3301      	adds	r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	3b01      	subs	r3, #1
 80016fe:	b29a      	uxth	r2, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001708:	b29b      	uxth	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1cf      	bne.n	80016ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	2200      	movs	r2, #0
 8001716:	2140      	movs	r1, #64	; 0x40
 8001718:	68f8      	ldr	r0, [r7, #12]
 800171a:	f000 f810 	bl	800173e <UART_WaitOnFlagUntilTimeout>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e006      	b.n	8001736 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2220      	movs	r2, #32
 800172c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	e000      	b.n	8001736 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001734:	2302      	movs	r3, #2
  }
}
 8001736:	4618      	mov	r0, r3
 8001738:	3720      	adds	r7, #32
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	603b      	str	r3, [r7, #0]
 800174a:	4613      	mov	r3, r2
 800174c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800174e:	e02c      	b.n	80017aa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001756:	d028      	beq.n	80017aa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d007      	beq.n	800176e <UART_WaitOnFlagUntilTimeout+0x30>
 800175e:	f7ff f86b 	bl	8000838 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	429a      	cmp	r2, r3
 800176c:	d21d      	bcs.n	80017aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	68da      	ldr	r2, [r3, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800177c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	695a      	ldr	r2, [r3, #20]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 0201 	bic.w	r2, r2, #1
 800178c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2220      	movs	r2, #32
 8001792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2220      	movs	r2, #32
 800179a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e00f      	b.n	80017ca <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	4013      	ands	r3, r2
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	bf0c      	ite	eq
 80017ba:	2301      	moveq	r3, #1
 80017bc:	2300      	movne	r3, #0
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	461a      	mov	r2, r3
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d0c3      	beq.n	8001750 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	695b      	ldr	r3, [r3, #20]
 8001800:	4313      	orrs	r3, r2
 8001802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800180e:	f023 030c 	bic.w	r3, r3, #12
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	430b      	orrs	r3, r1
 800181a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699a      	ldr	r2, [r3, #24]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a2c      	ldr	r2, [pc, #176]	; (80018e8 <UART_SetConfig+0x114>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d103      	bne.n	8001844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800183c:	f7ff fe6e 	bl	800151c <HAL_RCC_GetPCLK2Freq>
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	e002      	b.n	800184a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001844:	f7ff fe56 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
 8001848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	009a      	lsls	r2, r3, #2
 8001854:	441a      	add	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001860:	4a22      	ldr	r2, [pc, #136]	; (80018ec <UART_SetConfig+0x118>)
 8001862:	fba2 2303 	umull	r2, r3, r2, r3
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	0119      	lsls	r1, r3, #4
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	009a      	lsls	r2, r3, #2
 8001874:	441a      	add	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001880:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <UART_SetConfig+0x118>)
 8001882:	fba3 0302 	umull	r0, r3, r3, r2
 8001886:	095b      	lsrs	r3, r3, #5
 8001888:	2064      	movs	r0, #100	; 0x64
 800188a:	fb00 f303 	mul.w	r3, r0, r3
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	011b      	lsls	r3, r3, #4
 8001892:	3332      	adds	r3, #50	; 0x32
 8001894:	4a15      	ldr	r2, [pc, #84]	; (80018ec <UART_SetConfig+0x118>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	095b      	lsrs	r3, r3, #5
 800189c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018a0:	4419      	add	r1, r3
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4613      	mov	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	009a      	lsls	r2, r3, #2
 80018ac:	441a      	add	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <UART_SetConfig+0x118>)
 80018ba:	fba3 0302 	umull	r0, r3, r3, r2
 80018be:	095b      	lsrs	r3, r3, #5
 80018c0:	2064      	movs	r0, #100	; 0x64
 80018c2:	fb00 f303 	mul.w	r3, r0, r3
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	3332      	adds	r3, #50	; 0x32
 80018cc:	4a07      	ldr	r2, [pc, #28]	; (80018ec <UART_SetConfig+0x118>)
 80018ce:	fba2 2303 	umull	r2, r3, r2, r3
 80018d2:	095b      	lsrs	r3, r3, #5
 80018d4:	f003 020f 	and.w	r2, r3, #15
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	440a      	add	r2, r1
 80018de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80018e0:	bf00      	nop
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40013800 	.word	0x40013800
 80018ec:	51eb851f 	.word	0x51eb851f

080018f0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018f6:	f3ef 8305 	mrs	r3, IPSR
 80018fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80018fc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10f      	bne.n	8001922 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001902:	f3ef 8310 	mrs	r3, PRIMASK
 8001906:	607b      	str	r3, [r7, #4]
  return(result);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d109      	bne.n	8001922 <osKernelInitialize+0x32>
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <osKernelInitialize+0x60>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b02      	cmp	r3, #2
 8001914:	d109      	bne.n	800192a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001916:	f3ef 8311 	mrs	r3, BASEPRI
 800191a:	603b      	str	r3, [r7, #0]
  return(result);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8001922:	f06f 0305 	mvn.w	r3, #5
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	e00c      	b.n	8001944 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <osKernelInitialize+0x60>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d105      	bne.n	800193e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <osKernelInitialize+0x60>)
 8001934:	2201      	movs	r2, #1
 8001936:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	e002      	b.n	8001944 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800193e:	f04f 33ff 	mov.w	r3, #4294967295
 8001942:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001944:	68fb      	ldr	r3, [r7, #12]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	20000030 	.word	0x20000030

08001954 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800195a:	f3ef 8305 	mrs	r3, IPSR
 800195e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001960:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10f      	bne.n	8001986 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001966:	f3ef 8310 	mrs	r3, PRIMASK
 800196a:	607b      	str	r3, [r7, #4]
  return(result);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d109      	bne.n	8001986 <osKernelStart+0x32>
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <osKernelStart+0x64>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2b02      	cmp	r3, #2
 8001978:	d109      	bne.n	800198e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800197a:	f3ef 8311 	mrs	r3, BASEPRI
 800197e:	603b      	str	r3, [r7, #0]
  return(result);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <osKernelStart+0x3a>
    stat = osErrorISR;
 8001986:	f06f 0305 	mvn.w	r3, #5
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	e00e      	b.n	80019ac <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800198e:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <osKernelStart+0x64>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d107      	bne.n	80019a6 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <osKernelStart+0x64>)
 8001998:	2202      	movs	r2, #2
 800199a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800199c:	f001 fb80 	bl	80030a0 <vTaskStartScheduler>
      stat = osOK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	e002      	b.n	80019ac <osKernelStart+0x58>
    } else {
      stat = osError;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
 80019aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80019ac:	68fb      	ldr	r3, [r7, #12]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000030 	.word	0x20000030

080019bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b092      	sub	sp, #72	; 0x48
 80019c0:	af04      	add	r7, sp, #16
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019cc:	f3ef 8305 	mrs	r3, IPSR
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80019d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f040 8094 	bne.w	8001b02 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019da:	f3ef 8310 	mrs	r3, PRIMASK
 80019de:	623b      	str	r3, [r7, #32]
  return(result);
 80019e0:	6a3b      	ldr	r3, [r7, #32]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f040 808d 	bne.w	8001b02 <osThreadNew+0x146>
 80019e8:	4b48      	ldr	r3, [pc, #288]	; (8001b0c <osThreadNew+0x150>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d106      	bne.n	80019fe <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80019f0:	f3ef 8311 	mrs	r3, BASEPRI
 80019f4:	61fb      	str	r3, [r7, #28]
  return(result);
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f040 8082 	bne.w	8001b02 <osThreadNew+0x146>
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d07e      	beq.n	8001b02 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001a08:	2318      	movs	r3, #24
 8001a0a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001a10:	f107 031b 	add.w	r3, r7, #27
 8001a14:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d045      	beq.n	8001aae <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <osThreadNew+0x74>
        name = attr->name;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d008      	beq.n	8001a56 <osThreadNew+0x9a>
 8001a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a46:	2b38      	cmp	r3, #56	; 0x38
 8001a48:	d805      	bhi.n	8001a56 <osThreadNew+0x9a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <osThreadNew+0x9e>
        return (NULL);
 8001a56:	2300      	movs	r3, #0
 8001a58:	e054      	b.n	8001b04 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	695b      	ldr	r3, [r3, #20]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d003      	beq.n	8001a6a <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	089b      	lsrs	r3, r3, #2
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00e      	beq.n	8001a90 <osThreadNew+0xd4>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b5b      	cmp	r3, #91	; 0x5b
 8001a78:	d90a      	bls.n	8001a90 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d006      	beq.n	8001a90 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d002      	beq.n	8001a90 <osThreadNew+0xd4>
        mem = 1;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a8e:	e010      	b.n	8001ab2 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d10c      	bne.n	8001ab2 <osThreadNew+0xf6>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d108      	bne.n	8001ab2 <osThreadNew+0xf6>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d104      	bne.n	8001ab2 <osThreadNew+0xf6>
          mem = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aac:	e001      	b.n	8001ab2 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8001ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d110      	bne.n	8001ada <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ac0:	9202      	str	r2, [sp, #8]
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001acc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f001 f878 	bl	8002bc4 <xTaskCreateStatic>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	e013      	b.n	8001b02 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8001ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d110      	bne.n	8001b02 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f001 f8c2 	bl	8002c7c <xTaskCreate>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d001      	beq.n	8001b02 <osThreadNew+0x146>
          hTask = NULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001b02:	697b      	ldr	r3, [r7, #20]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3738      	adds	r7, #56	; 0x38
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000030 	.word	0x20000030

08001b10 <osThreadSetPriority>:
   */
  (void) thread_id;
  return 0;
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b1e:	f3ef 8305 	mrs	r3, IPSR
 8001b22:	617b      	str	r3, [r7, #20]
  return(result);
 8001b24:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10f      	bne.n	8001b4a <osThreadSetPriority+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8001b2e:	613b      	str	r3, [r7, #16]
  return(result);
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d109      	bne.n	8001b4a <osThreadSetPriority+0x3a>
 8001b36:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <osThreadSetPriority+0x74>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d109      	bne.n	8001b52 <osThreadSetPriority+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001b3e:	f3ef 8311 	mrs	r3, BASEPRI
 8001b42:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <osThreadSetPriority+0x42>
    stat = osErrorISR;
 8001b4a:	f06f 0305 	mvn.w	r3, #5
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	e013      	b.n	8001b7a <osThreadSetPriority+0x6a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d005      	beq.n	8001b64 <osThreadSetPriority+0x54>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	dd02      	ble.n	8001b64 <osThreadSetPriority+0x54>
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	2b38      	cmp	r3, #56	; 0x38
 8001b62:	dd03      	ble.n	8001b6c <osThreadSetPriority+0x5c>
    stat = osErrorParameter;
 8001b64:	f06f 0303 	mvn.w	r3, #3
 8001b68:	61fb      	str	r3, [r7, #28]
 8001b6a:	e006      	b.n	8001b7a <osThreadSetPriority+0x6a>
  }
  else {
    stat = osOK;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4619      	mov	r1, r3
 8001b74:	69b8      	ldr	r0, [r7, #24]
 8001b76:	f001 f9f1 	bl	8002f5c <vTaskPrioritySet>
  }

  return (stat);
 8001b7a:	69fb      	ldr	r3, [r7, #28]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3720      	adds	r7, #32
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000030 	.word	0x20000030

08001b88 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b90:	f3ef 8305 	mrs	r3, IPSR
 8001b94:	613b      	str	r3, [r7, #16]
  return(result);
 8001b96:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d10f      	bne.n	8001bbc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8001ba0:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d109      	bne.n	8001bbc <osDelay+0x34>
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	; (8001be0 <osDelay+0x58>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d109      	bne.n	8001bc4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001bb0:	f3ef 8311 	mrs	r3, BASEPRI
 8001bb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <osDelay+0x3c>
    stat = osErrorISR;
 8001bbc:	f06f 0305 	mvn.w	r3, #5
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e007      	b.n	8001bd4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d002      	beq.n	8001bd4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f001 f990 	bl	8002ef4 <vTaskDelay>
    }
  }

  return (stat);
 8001bd4:	697b      	ldr	r3, [r7, #20]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000030 	.word	0x20000030

08001be4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08c      	sub	sp, #48	; 0x30
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bf4:	f3ef 8305 	mrs	r3, IPSR
 8001bf8:	61bb      	str	r3, [r7, #24]
  return(result);
 8001bfa:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d16f      	bne.n	8001ce0 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c00:	f3ef 8310 	mrs	r3, PRIMASK
 8001c04:	617b      	str	r3, [r7, #20]
  return(result);
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d169      	bne.n	8001ce0 <osMessageQueueNew+0xfc>
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <osMessageQueueNew+0x108>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d105      	bne.n	8001c20 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c14:	f3ef 8311 	mrs	r3, BASEPRI
 8001c18:	613b      	str	r3, [r7, #16]
  return(result);
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d15f      	bne.n	8001ce0 <osMessageQueueNew+0xfc>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d05c      	beq.n	8001ce0 <osMessageQueueNew+0xfc>
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d059      	beq.n	8001ce0 <osMessageQueueNew+0xfc>
    mem = -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c30:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d029      	beq.n	8001c8c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d012      	beq.n	8001c66 <osMessageQueueNew+0x82>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2b4f      	cmp	r3, #79	; 0x4f
 8001c46:	d90e      	bls.n	8001c66 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00a      	beq.n	8001c66 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	695a      	ldr	r2, [r3, #20]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	68b9      	ldr	r1, [r7, #8]
 8001c58:	fb01 f303 	mul.w	r3, r1, r3
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d302      	bcc.n	8001c66 <osMessageQueueNew+0x82>
        mem = 1;
 8001c60:	2301      	movs	r3, #1
 8001c62:	623b      	str	r3, [r7, #32]
 8001c64:	e014      	b.n	8001c90 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d110      	bne.n	8001c90 <osMessageQueueNew+0xac>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10c      	bne.n	8001c90 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d108      	bne.n	8001c90 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d104      	bne.n	8001c90 <osMessageQueueNew+0xac>
          mem = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
 8001c8a:	e001      	b.n	8001c90 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d10b      	bne.n	8001cae <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	691a      	ldr	r2, [r3, #16]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	9100      	str	r1, [sp, #0]
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 fa53 	bl	8002150 <xQueueGenericCreateStatic>
 8001caa:	6278      	str	r0, [r7, #36]	; 0x24
 8001cac:	e008      	b.n	8001cc0 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8001cae:	6a3b      	ldr	r3, [r7, #32]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d105      	bne.n	8001cc0 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f000 fac0 	bl	800223e <xQueueGenericCreate>
 8001cbe:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00c      	beq.n	8001ce0 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d003      	beq.n	8001cd4 <osMessageQueueNew+0xf0>
        name = attr->name;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	61fb      	str	r3, [r7, #28]
 8001cd2:	e001      	b.n	8001cd8 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8001cd8:	69f9      	ldr	r1, [r7, #28]
 8001cda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cdc:	f000 ff16 	bl	8002b0c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3728      	adds	r7, #40	; 0x28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000030 	.word	0x20000030

08001cf0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	603b      	str	r3, [r7, #0]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d08:	f3ef 8305 	mrs	r3, IPSR
 8001d0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8001d0e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10f      	bne.n	8001d34 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d14:	f3ef 8310 	mrs	r3, PRIMASK
 8001d18:	61bb      	str	r3, [r7, #24]
  return(result);
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d109      	bne.n	8001d34 <osMessageQueuePut+0x44>
 8001d20:	4b2b      	ldr	r3, [pc, #172]	; (8001dd0 <osMessageQueuePut+0xe0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d12e      	bne.n	8001d86 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001d28:	f3ef 8311 	mrs	r3, BASEPRI
 8001d2c:	617b      	str	r3, [r7, #20]
  return(result);
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d028      	beq.n	8001d86 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d34:	6a3b      	ldr	r3, [r7, #32]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d005      	beq.n	8001d46 <osMessageQueuePut+0x56>
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <osMessageQueuePut+0x56>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8001d46:	f06f 0303 	mvn.w	r3, #3
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d4c:	e039      	b.n	8001dc2 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001d52:	f107 0210 	add.w	r2, r7, #16
 8001d56:	2300      	movs	r3, #0
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	6a38      	ldr	r0, [r7, #32]
 8001d5c:	f000 fbce 	bl	80024fc <xQueueGenericSendFromISR>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d003      	beq.n	8001d6e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8001d66:	f06f 0302 	mvn.w	r3, #2
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d6c:	e029      	b.n	8001dc2 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d026      	beq.n	8001dc2 <osMessageQueuePut+0xd2>
 8001d74:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <osMessageQueuePut+0xe4>)
 8001d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	f3bf 8f4f 	dsb	sy
 8001d80:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001d84:	e01d      	b.n	8001dc2 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001d86:	6a3b      	ldr	r3, [r7, #32]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <osMessageQueuePut+0xa2>
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d103      	bne.n	8001d9a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8001d92:	f06f 0303 	mvn.w	r3, #3
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
 8001d98:	e014      	b.n	8001dc4 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	68b9      	ldr	r1, [r7, #8]
 8001da0:	6a38      	ldr	r0, [r7, #32]
 8001da2:	f000 faad 	bl	8002300 <xQueueGenericSend>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d00b      	beq.n	8001dc4 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8001db2:	f06f 0301 	mvn.w	r3, #1
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
 8001db8:	e004      	b.n	8001dc4 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8001dba:	f06f 0302 	mvn.w	r3, #2
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc0:	e000      	b.n	8001dc4 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001dc2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3728      	adds	r7, #40	; 0x28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000030 	.word	0x20000030
 8001dd4:	e000ed04 	.word	0xe000ed04

08001dd8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	; 0x28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
 8001de4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001dee:	f3ef 8305 	mrs	r3, IPSR
 8001df2:	61fb      	str	r3, [r7, #28]
  return(result);
 8001df4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d10f      	bne.n	8001e1a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8001dfe:	61bb      	str	r3, [r7, #24]
  return(result);
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <osMessageQueueGet+0x42>
 8001e06:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <osMessageQueueGet+0xdc>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d12e      	bne.n	8001e6c <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001e0e:	f3ef 8311 	mrs	r3, BASEPRI
 8001e12:	617b      	str	r3, [r7, #20]
  return(result);
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d028      	beq.n	8001e6c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <osMessageQueueGet+0x54>
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d002      	beq.n	8001e2c <osMessageQueueGet+0x54>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8001e2c:	f06f 0303 	mvn.w	r3, #3
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001e32:	e038      	b.n	8001ea6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8001e38:	f107 0310 	add.w	r3, r7, #16
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	68b9      	ldr	r1, [r7, #8]
 8001e40:	6a38      	ldr	r0, [r7, #32]
 8001e42:	f000 fcd3 	bl	80027ec <xQueueReceiveFromISR>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d003      	beq.n	8001e54 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8001e4c:	f06f 0302 	mvn.w	r3, #2
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001e52:	e028      	b.n	8001ea6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d025      	beq.n	8001ea6 <osMessageQueueGet+0xce>
 8001e5a:	4b17      	ldr	r3, [pc, #92]	; (8001eb8 <osMessageQueueGet+0xe0>)
 8001e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	f3bf 8f4f 	dsb	sy
 8001e66:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001e6a:	e01c      	b.n	8001ea6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001e6c:	6a3b      	ldr	r3, [r7, #32]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <osMessageQueueGet+0xa0>
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8001e78:	f06f 0303 	mvn.w	r3, #3
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e7e:	e013      	b.n	8001ea8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	6a38      	ldr	r0, [r7, #32]
 8001e86:	f000 fbd1 	bl	800262c <xQueueReceive>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d00b      	beq.n	8001ea8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8001e96:	f06f 0301 	mvn.w	r3, #1
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e9c:	e004      	b.n	8001ea8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8001e9e:	f06f 0302 	mvn.w	r3, #2
 8001ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea4:	e000      	b.n	8001ea8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001ea6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3728      	adds	r7, #40	; 0x28
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20000030 	.word	0x20000030
 8001eb8:	e000ed04 	.word	0xe000ed04

08001ebc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4a06      	ldr	r2, [pc, #24]	; (8001ee4 <vApplicationGetIdleTaskMemory+0x28>)
 8001ecc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	4a05      	ldr	r2, [pc, #20]	; (8001ee8 <vApplicationGetIdleTaskMemory+0x2c>)
 8001ed2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2280      	movs	r2, #128	; 0x80
 8001ed8:	601a      	str	r2, [r3, #0]
}
 8001eda:	bf00      	nop
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	20000034 	.word	0x20000034
 8001ee8:	20000090 	.word	0x20000090

08001eec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <vApplicationGetTimerTaskMemory+0x2c>)
 8001efc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	4a06      	ldr	r2, [pc, #24]	; (8001f1c <vApplicationGetTimerTaskMemory+0x30>)
 8001f02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f0a:	601a      	str	r2, [r3, #0]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	20000290 	.word	0x20000290
 8001f1c:	200002ec 	.word	0x200002ec

08001f20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f103 0208 	add.w	r2, r3, #8
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f04f 32ff 	mov.w	r2, #4294967295
 8001f38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f103 0208 	add.w	r2, r3, #8
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f103 0208 	add.w	r2, r3, #8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr

08001f5e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f76:	b480      	push	{r7}
 8001f78:	b085      	sub	sp, #20
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	601a      	str	r2, [r3, #0]
}
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd2:	d103      	bne.n	8001fdc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	e00c      	b.n	8001ff6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3308      	adds	r3, #8
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	e002      	b.n	8001fea <vListInsert+0x2e>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d2f6      	bcs.n	8001fe4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	601a      	str	r2, [r3, #0]
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6892      	ldr	r2, [r2, #8]
 8002042:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6852      	ldr	r2, [r2, #4]
 800204c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	429a      	cmp	r2, r3
 8002056:	d103      	bne.n	8002060 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	1e5a      	subs	r2, r3, #1
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr
	...

08002080 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10a      	bne.n	80020aa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002098:	f383 8811 	msr	BASEPRI, r3
 800209c:	f3bf 8f6f 	isb	sy
 80020a0:	f3bf 8f4f 	dsb	sy
 80020a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80020a6:	bf00      	nop
 80020a8:	e7fe      	b.n	80020a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80020aa:	f002 f927 	bl	80042fc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b6:	68f9      	ldr	r1, [r7, #12]
 80020b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80020ba:	fb01 f303 	mul.w	r3, r1, r3
 80020be:	441a      	add	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020da:	3b01      	subs	r3, #1
 80020dc:	68f9      	ldr	r1, [r7, #12]
 80020de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80020e0:	fb01 f303 	mul.w	r3, r1, r3
 80020e4:	441a      	add	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	22ff      	movs	r2, #255	; 0xff
 80020ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	22ff      	movs	r2, #255	; 0xff
 80020f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d114      	bne.n	800212a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01a      	beq.n	800213e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3310      	adds	r3, #16
 800210c:	4618      	mov	r0, r3
 800210e:	f001 fa51 	bl	80035b4 <xTaskRemoveFromEventList>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d012      	beq.n	800213e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002118:	4b0c      	ldr	r3, [pc, #48]	; (800214c <xQueueGenericReset+0xcc>)
 800211a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	f3bf 8f4f 	dsb	sy
 8002124:	f3bf 8f6f 	isb	sy
 8002128:	e009      	b.n	800213e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	3310      	adds	r3, #16
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fef6 	bl	8001f20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	3324      	adds	r3, #36	; 0x24
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff fef1 	bl	8001f20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800213e:	f002 f90d 	bl	800435c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002142:	2301      	movs	r3, #1
}
 8002144:	4618      	mov	r0, r3
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	e000ed04 	.word	0xe000ed04

08002150 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08e      	sub	sp, #56	; 0x38
 8002154:	af02      	add	r7, sp, #8
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10a      	bne.n	800217a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002168:	f383 8811 	msr	BASEPRI, r3
 800216c:	f3bf 8f6f 	isb	sy
 8002170:	f3bf 8f4f 	dsb	sy
 8002174:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002176:	bf00      	nop
 8002178:	e7fe      	b.n	8002178 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10a      	bne.n	8002196 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002184:	f383 8811 	msr	BASEPRI, r3
 8002188:	f3bf 8f6f 	isb	sy
 800218c:	f3bf 8f4f 	dsb	sy
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002192:	bf00      	nop
 8002194:	e7fe      	b.n	8002194 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d002      	beq.n	80021a2 <xQueueGenericCreateStatic+0x52>
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <xQueueGenericCreateStatic+0x56>
 80021a2:	2301      	movs	r3, #1
 80021a4:	e000      	b.n	80021a8 <xQueueGenericCreateStatic+0x58>
 80021a6:	2300      	movs	r3, #0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10a      	bne.n	80021c2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80021ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b0:	f383 8811 	msr	BASEPRI, r3
 80021b4:	f3bf 8f6f 	isb	sy
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	623b      	str	r3, [r7, #32]
}
 80021be:	bf00      	nop
 80021c0:	e7fe      	b.n	80021c0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d102      	bne.n	80021ce <xQueueGenericCreateStatic+0x7e>
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <xQueueGenericCreateStatic+0x82>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <xQueueGenericCreateStatic+0x84>
 80021d2:	2300      	movs	r3, #0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10a      	bne.n	80021ee <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80021d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021dc:	f383 8811 	msr	BASEPRI, r3
 80021e0:	f3bf 8f6f 	isb	sy
 80021e4:	f3bf 8f4f 	dsb	sy
 80021e8:	61fb      	str	r3, [r7, #28]
}
 80021ea:	bf00      	nop
 80021ec:	e7fe      	b.n	80021ec <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80021ee:	2350      	movs	r3, #80	; 0x50
 80021f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	2b50      	cmp	r3, #80	; 0x50
 80021f6:	d00a      	beq.n	800220e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80021f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021fc:	f383 8811 	msr	BASEPRI, r3
 8002200:	f3bf 8f6f 	isb	sy
 8002204:	f3bf 8f4f 	dsb	sy
 8002208:	61bb      	str	r3, [r7, #24]
}
 800220a:	bf00      	nop
 800220c:	e7fe      	b.n	800220c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00d      	beq.n	8002234 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002220:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	4613      	mov	r3, r2
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f000 f843 	bl	80022ba <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002236:	4618      	mov	r0, r3
 8002238:	3730      	adds	r7, #48	; 0x30
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800223e:	b580      	push	{r7, lr}
 8002240:	b08a      	sub	sp, #40	; 0x28
 8002242:	af02      	add	r7, sp, #8
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	4613      	mov	r3, r2
 800224a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10a      	bne.n	8002268 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002256:	f383 8811 	msr	BASEPRI, r3
 800225a:	f3bf 8f6f 	isb	sy
 800225e:	f3bf 8f4f 	dsb	sy
 8002262:	613b      	str	r3, [r7, #16]
}
 8002264:	bf00      	nop
 8002266:	e7fe      	b.n	8002266 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d102      	bne.n	8002274 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	e004      	b.n	800227e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	68ba      	ldr	r2, [r7, #8]
 8002278:	fb02 f303 	mul.w	r3, r2, r3
 800227c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	3350      	adds	r3, #80	; 0x50
 8002282:	4618      	mov	r0, r3
 8002284:	f002 f93a 	bl	80044fc <pvPortMalloc>
 8002288:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d00f      	beq.n	80022b0 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	3350      	adds	r3, #80	; 0x50
 8002294:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800229e:	79fa      	ldrb	r2, [r7, #7]
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 f805 	bl	80022ba <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80022b0:	69bb      	ldr	r3, [r7, #24]
	}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3720      	adds	r7, #32
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b084      	sub	sp, #16
 80022be:	af00      	add	r7, sp, #0
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d103      	bne.n	80022d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	e002      	b.n	80022dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	68ba      	ldr	r2, [r7, #8]
 80022e6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80022e8:	2101      	movs	r1, #1
 80022ea:	69b8      	ldr	r0, [r7, #24]
 80022ec:	f7ff fec8 	bl	8002080 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08e      	sub	sp, #56	; 0x38
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800230e:	2300      	movs	r3, #0
 8002310:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10a      	bne.n	8002332 <xQueueGenericSend+0x32>
	__asm volatile
 800231c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002320:	f383 8811 	msr	BASEPRI, r3
 8002324:	f3bf 8f6f 	isb	sy
 8002328:	f3bf 8f4f 	dsb	sy
 800232c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800232e:	bf00      	nop
 8002330:	e7fe      	b.n	8002330 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d103      	bne.n	8002340 <xQueueGenericSend+0x40>
 8002338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <xQueueGenericSend+0x44>
 8002340:	2301      	movs	r3, #1
 8002342:	e000      	b.n	8002346 <xQueueGenericSend+0x46>
 8002344:	2300      	movs	r3, #0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10a      	bne.n	8002360 <xQueueGenericSend+0x60>
	__asm volatile
 800234a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800234e:	f383 8811 	msr	BASEPRI, r3
 8002352:	f3bf 8f6f 	isb	sy
 8002356:	f3bf 8f4f 	dsb	sy
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800235c:	bf00      	nop
 800235e:	e7fe      	b.n	800235e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	2b02      	cmp	r3, #2
 8002364:	d103      	bne.n	800236e <xQueueGenericSend+0x6e>
 8002366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <xQueueGenericSend+0x72>
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <xQueueGenericSend+0x74>
 8002372:	2300      	movs	r3, #0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10a      	bne.n	800238e <xQueueGenericSend+0x8e>
	__asm volatile
 8002378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800237c:	f383 8811 	msr	BASEPRI, r3
 8002380:	f3bf 8f6f 	isb	sy
 8002384:	f3bf 8f4f 	dsb	sy
 8002388:	623b      	str	r3, [r7, #32]
}
 800238a:	bf00      	nop
 800238c:	e7fe      	b.n	800238c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800238e:	f001 fad3 	bl	8003938 <xTaskGetSchedulerState>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d102      	bne.n	800239e <xQueueGenericSend+0x9e>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <xQueueGenericSend+0xa2>
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <xQueueGenericSend+0xa4>
 80023a2:	2300      	movs	r3, #0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d10a      	bne.n	80023be <xQueueGenericSend+0xbe>
	__asm volatile
 80023a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ac:	f383 8811 	msr	BASEPRI, r3
 80023b0:	f3bf 8f6f 	isb	sy
 80023b4:	f3bf 8f4f 	dsb	sy
 80023b8:	61fb      	str	r3, [r7, #28]
}
 80023ba:	bf00      	nop
 80023bc:	e7fe      	b.n	80023bc <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80023be:	f001 ff9d 	bl	80042fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80023c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d302      	bcc.n	80023d4 <xQueueGenericSend+0xd4>
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d129      	bne.n	8002428 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	68b9      	ldr	r1, [r7, #8]
 80023d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023da:	f000 fa87 	bl	80028ec <prvCopyDataToQueue>
 80023de:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80023e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d010      	beq.n	800240a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ea:	3324      	adds	r3, #36	; 0x24
 80023ec:	4618      	mov	r0, r3
 80023ee:	f001 f8e1 	bl	80035b4 <xTaskRemoveFromEventList>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d013      	beq.n	8002420 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80023f8:	4b3f      	ldr	r3, [pc, #252]	; (80024f8 <xQueueGenericSend+0x1f8>)
 80023fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	f3bf 8f4f 	dsb	sy
 8002404:	f3bf 8f6f 	isb	sy
 8002408:	e00a      	b.n	8002420 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800240a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240c:	2b00      	cmp	r3, #0
 800240e:	d007      	beq.n	8002420 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002410:	4b39      	ldr	r3, [pc, #228]	; (80024f8 <xQueueGenericSend+0x1f8>)
 8002412:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	f3bf 8f4f 	dsb	sy
 800241c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002420:	f001 ff9c 	bl	800435c <vPortExitCritical>
				return pdPASS;
 8002424:	2301      	movs	r3, #1
 8002426:	e063      	b.n	80024f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d103      	bne.n	8002436 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800242e:	f001 ff95 	bl	800435c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002432:	2300      	movs	r3, #0
 8002434:	e05c      	b.n	80024f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002438:	2b00      	cmp	r3, #0
 800243a:	d106      	bne.n	800244a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800243c:	f107 0314 	add.w	r3, r7, #20
 8002440:	4618      	mov	r0, r3
 8002442:	f001 f91b 	bl	800367c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002446:	2301      	movs	r3, #1
 8002448:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800244a:	f001 ff87 	bl	800435c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800244e:	f000 fe8d 	bl	800316c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002452:	f001 ff53 	bl	80042fc <vPortEnterCritical>
 8002456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002458:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800245c:	b25b      	sxtb	r3, r3
 800245e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002462:	d103      	bne.n	800246c <xQueueGenericSend+0x16c>
 8002464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800246c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800246e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002472:	b25b      	sxtb	r3, r3
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d103      	bne.n	8002482 <xQueueGenericSend+0x182>
 800247a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002482:	f001 ff6b 	bl	800435c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002486:	1d3a      	adds	r2, r7, #4
 8002488:	f107 0314 	add.w	r3, r7, #20
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f001 f90a 	bl	80036a8 <xTaskCheckForTimeOut>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d124      	bne.n	80024e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800249a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800249c:	f000 fb1e 	bl	8002adc <prvIsQueueFull>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d018      	beq.n	80024d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80024a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a8:	3310      	adds	r3, #16
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f001 f830 	bl	8003514 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80024b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024b6:	f000 faa9 	bl	8002a0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80024ba:	f000 fe65 	bl	8003188 <xTaskResumeAll>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f47f af7c 	bne.w	80023be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80024c6:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <xQueueGenericSend+0x1f8>)
 80024c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	f3bf 8f4f 	dsb	sy
 80024d2:	f3bf 8f6f 	isb	sy
 80024d6:	e772      	b.n	80023be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80024d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024da:	f000 fa97 	bl	8002a0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80024de:	f000 fe53 	bl	8003188 <xTaskResumeAll>
 80024e2:	e76c      	b.n	80023be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80024e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024e6:	f000 fa91 	bl	8002a0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80024ea:	f000 fe4d 	bl	8003188 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80024ee:	2300      	movs	r3, #0
		}
	}
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3738      	adds	r7, #56	; 0x38
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	e000ed04 	.word	0xe000ed04

080024fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08e      	sub	sp, #56	; 0x38
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800250e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10a      	bne.n	800252a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002518:	f383 8811 	msr	BASEPRI, r3
 800251c:	f3bf 8f6f 	isb	sy
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002526:	bf00      	nop
 8002528:	e7fe      	b.n	8002528 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d103      	bne.n	8002538 <xQueueGenericSendFromISR+0x3c>
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <xQueueGenericSendFromISR+0x40>
 8002538:	2301      	movs	r3, #1
 800253a:	e000      	b.n	800253e <xQueueGenericSendFromISR+0x42>
 800253c:	2300      	movs	r3, #0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10a      	bne.n	8002558 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002546:	f383 8811 	msr	BASEPRI, r3
 800254a:	f3bf 8f6f 	isb	sy
 800254e:	f3bf 8f4f 	dsb	sy
 8002552:	623b      	str	r3, [r7, #32]
}
 8002554:	bf00      	nop
 8002556:	e7fe      	b.n	8002556 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	2b02      	cmp	r3, #2
 800255c:	d103      	bne.n	8002566 <xQueueGenericSendFromISR+0x6a>
 800255e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002562:	2b01      	cmp	r3, #1
 8002564:	d101      	bne.n	800256a <xQueueGenericSendFromISR+0x6e>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <xQueueGenericSendFromISR+0x70>
 800256a:	2300      	movs	r3, #0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10a      	bne.n	8002586 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002574:	f383 8811 	msr	BASEPRI, r3
 8002578:	f3bf 8f6f 	isb	sy
 800257c:	f3bf 8f4f 	dsb	sy
 8002580:	61fb      	str	r3, [r7, #28]
}
 8002582:	bf00      	nop
 8002584:	e7fe      	b.n	8002584 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002586:	f001 ff7b 	bl	8004480 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800258a:	f3ef 8211 	mrs	r2, BASEPRI
 800258e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002592:	f383 8811 	msr	BASEPRI, r3
 8002596:	f3bf 8f6f 	isb	sy
 800259a:	f3bf 8f4f 	dsb	sy
 800259e:	61ba      	str	r2, [r7, #24]
 80025a0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80025a2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80025a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d302      	bcc.n	80025b8 <xQueueGenericSendFromISR+0xbc>
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d12c      	bne.n	8002612 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80025b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	68b9      	ldr	r1, [r7, #8]
 80025c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025c8:	f000 f990 	bl	80028ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80025cc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80025d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d4:	d112      	bne.n	80025fc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d016      	beq.n	800260c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e0:	3324      	adds	r3, #36	; 0x24
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 ffe6 	bl	80035b4 <xTaskRemoveFromEventList>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00e      	beq.n	800260c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00b      	beq.n	800260c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	e007      	b.n	800260c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80025fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002600:	3301      	adds	r3, #1
 8002602:	b2db      	uxtb	r3, r3
 8002604:	b25a      	sxtb	r2, r3
 8002606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800260c:	2301      	movs	r3, #1
 800260e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002610:	e001      	b.n	8002616 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002612:	2300      	movs	r3, #0
 8002614:	637b      	str	r3, [r7, #52]	; 0x34
 8002616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002618:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002620:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002624:	4618      	mov	r0, r3
 8002626:	3738      	adds	r7, #56	; 0x38
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08c      	sub	sp, #48	; 0x30
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002638:	2300      	movs	r3, #0
 800263a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10a      	bne.n	800265c <xQueueReceive+0x30>
	__asm volatile
 8002646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264a:	f383 8811 	msr	BASEPRI, r3
 800264e:	f3bf 8f6f 	isb	sy
 8002652:	f3bf 8f4f 	dsb	sy
 8002656:	623b      	str	r3, [r7, #32]
}
 8002658:	bf00      	nop
 800265a:	e7fe      	b.n	800265a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d103      	bne.n	800266a <xQueueReceive+0x3e>
 8002662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <xQueueReceive+0x42>
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <xQueueReceive+0x44>
 800266e:	2300      	movs	r3, #0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10a      	bne.n	800268a <xQueueReceive+0x5e>
	__asm volatile
 8002674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002678:	f383 8811 	msr	BASEPRI, r3
 800267c:	f3bf 8f6f 	isb	sy
 8002680:	f3bf 8f4f 	dsb	sy
 8002684:	61fb      	str	r3, [r7, #28]
}
 8002686:	bf00      	nop
 8002688:	e7fe      	b.n	8002688 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800268a:	f001 f955 	bl	8003938 <xTaskGetSchedulerState>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <xQueueReceive+0x6e>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <xQueueReceive+0x72>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <xQueueReceive+0x74>
 800269e:	2300      	movs	r3, #0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d10a      	bne.n	80026ba <xQueueReceive+0x8e>
	__asm volatile
 80026a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a8:	f383 8811 	msr	BASEPRI, r3
 80026ac:	f3bf 8f6f 	isb	sy
 80026b0:	f3bf 8f4f 	dsb	sy
 80026b4:	61bb      	str	r3, [r7, #24]
}
 80026b6:	bf00      	nop
 80026b8:	e7fe      	b.n	80026b8 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80026ba:	f001 fe1f 	bl	80042fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80026c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d01f      	beq.n	800270a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80026ca:	68b9      	ldr	r1, [r7, #8]
 80026cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026ce:	f000 f977 	bl	80029c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	1e5a      	subs	r2, r3, #1
 80026d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80026da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00f      	beq.n	8002702 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80026e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e4:	3310      	adds	r3, #16
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 ff64 	bl	80035b4 <xTaskRemoveFromEventList>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80026f2:	4b3d      	ldr	r3, [pc, #244]	; (80027e8 <xQueueReceive+0x1bc>)
 80026f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	f3bf 8f4f 	dsb	sy
 80026fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002702:	f001 fe2b 	bl	800435c <vPortExitCritical>
				return pdPASS;
 8002706:	2301      	movs	r3, #1
 8002708:	e069      	b.n	80027de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d103      	bne.n	8002718 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002710:	f001 fe24 	bl	800435c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002714:	2300      	movs	r3, #0
 8002716:	e062      	b.n	80027de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271a:	2b00      	cmp	r3, #0
 800271c:	d106      	bne.n	800272c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800271e:	f107 0310 	add.w	r3, r7, #16
 8002722:	4618      	mov	r0, r3
 8002724:	f000 ffaa 	bl	800367c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002728:	2301      	movs	r3, #1
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800272c:	f001 fe16 	bl	800435c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002730:	f000 fd1c 	bl	800316c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002734:	f001 fde2 	bl	80042fc <vPortEnterCritical>
 8002738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800273e:	b25b      	sxtb	r3, r3
 8002740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002744:	d103      	bne.n	800274e <xQueueReceive+0x122>
 8002746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002754:	b25b      	sxtb	r3, r3
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275a:	d103      	bne.n	8002764 <xQueueReceive+0x138>
 800275c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002764:	f001 fdfa 	bl	800435c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002768:	1d3a      	adds	r2, r7, #4
 800276a:	f107 0310 	add.w	r3, r7, #16
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f000 ff99 	bl	80036a8 <xTaskCheckForTimeOut>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d123      	bne.n	80027c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800277c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800277e:	f000 f997 	bl	8002ab0 <prvIsQueueEmpty>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d017      	beq.n	80027b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800278a:	3324      	adds	r3, #36	; 0x24
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f000 febf 	bl	8003514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002796:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002798:	f000 f938 	bl	8002a0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800279c:	f000 fcf4 	bl	8003188 <xTaskResumeAll>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d189      	bne.n	80026ba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80027a6:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <xQueueReceive+0x1bc>)
 80027a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	f3bf 8f6f 	isb	sy
 80027b6:	e780      	b.n	80026ba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80027b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027ba:	f000 f927 	bl	8002a0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80027be:	f000 fce3 	bl	8003188 <xTaskResumeAll>
 80027c2:	e77a      	b.n	80026ba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80027c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027c6:	f000 f921 	bl	8002a0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80027ca:	f000 fcdd 	bl	8003188 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80027ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027d0:	f000 f96e 	bl	8002ab0 <prvIsQueueEmpty>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f43f af6f 	beq.w	80026ba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80027dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3730      	adds	r7, #48	; 0x30
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	e000ed04 	.word	0xe000ed04

080027ec <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08e      	sub	sp, #56	; 0x38
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80027fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10a      	bne.n	8002818 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8002802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002806:	f383 8811 	msr	BASEPRI, r3
 800280a:	f3bf 8f6f 	isb	sy
 800280e:	f3bf 8f4f 	dsb	sy
 8002812:	623b      	str	r3, [r7, #32]
}
 8002814:	bf00      	nop
 8002816:	e7fe      	b.n	8002816 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d103      	bne.n	8002826 <xQueueReceiveFromISR+0x3a>
 800281e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <xQueueReceiveFromISR+0x3e>
 8002826:	2301      	movs	r3, #1
 8002828:	e000      	b.n	800282c <xQueueReceiveFromISR+0x40>
 800282a:	2300      	movs	r3, #0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10a      	bne.n	8002846 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8002830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002834:	f383 8811 	msr	BASEPRI, r3
 8002838:	f3bf 8f6f 	isb	sy
 800283c:	f3bf 8f4f 	dsb	sy
 8002840:	61fb      	str	r3, [r7, #28]
}
 8002842:	bf00      	nop
 8002844:	e7fe      	b.n	8002844 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002846:	f001 fe1b 	bl	8004480 <vPortValidateInterruptPriority>
	__asm volatile
 800284a:	f3ef 8211 	mrs	r2, BASEPRI
 800284e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002852:	f383 8811 	msr	BASEPRI, r3
 8002856:	f3bf 8f6f 	isb	sy
 800285a:	f3bf 8f4f 	dsb	sy
 800285e:	61ba      	str	r2, [r7, #24]
 8002860:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002862:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002864:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800286c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286e:	2b00      	cmp	r3, #0
 8002870:	d02f      	beq.n	80028d2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002878:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800287c:	68b9      	ldr	r1, [r7, #8]
 800287e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002880:	f000 f89e 	bl	80029c0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002886:	1e5a      	subs	r2, r3, #1
 8002888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800288a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800288c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002894:	d112      	bne.n	80028bc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d016      	beq.n	80028cc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800289e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028a0:	3310      	adds	r3, #16
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 fe86 	bl	80035b4 <xTaskRemoveFromEventList>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00e      	beq.n	80028cc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00b      	beq.n	80028cc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e007      	b.n	80028cc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80028bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028c0:	3301      	adds	r3, #1
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	b25a      	sxtb	r2, r3
 80028c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80028cc:	2301      	movs	r3, #1
 80028ce:	637b      	str	r3, [r7, #52]	; 0x34
 80028d0:	e001      	b.n	80028d6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	637b      	str	r3, [r7, #52]	; 0x34
 80028d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	f383 8811 	msr	BASEPRI, r3
}
 80028e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80028e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3738      	adds	r7, #56	; 0x38
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002900:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10d      	bne.n	8002926 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d14d      	bne.n	80029ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	4618      	mov	r0, r3
 8002918:	f001 f82c 	bl	8003974 <xTaskPriorityDisinherit>
 800291c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	605a      	str	r2, [r3, #4]
 8002924:	e043      	b.n	80029ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d119      	bne.n	8002960 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6898      	ldr	r0, [r3, #8]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	461a      	mov	r2, r3
 8002936:	68b9      	ldr	r1, [r7, #8]
 8002938:	f001 ffdc 	bl	80048f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	441a      	add	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	429a      	cmp	r2, r3
 8002954:	d32b      	bcc.n	80029ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	609a      	str	r2, [r3, #8]
 800295e:	e026      	b.n	80029ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68d8      	ldr	r0, [r3, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	461a      	mov	r2, r3
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	f001 ffc2 	bl	80048f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	425b      	negs	r3, r3
 800297a:	441a      	add	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	68da      	ldr	r2, [r3, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d207      	bcs.n	800299c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002994:	425b      	negs	r3, r3
 8002996:	441a      	add	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d105      	bne.n	80029ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80029b6:	697b      	ldr	r3, [r7, #20]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d018      	beq.n	8002a04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	441a      	add	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d303      	bcc.n	80029f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68d9      	ldr	r1, [r3, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	461a      	mov	r2, r3
 80029fe:	6838      	ldr	r0, [r7, #0]
 8002a00:	f001 ff78 	bl	80048f4 <memcpy>
	}
}
 8002a04:	bf00      	nop
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002a14:	f001 fc72 	bl	80042fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a20:	e011      	b.n	8002a46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d012      	beq.n	8002a50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3324      	adds	r3, #36	; 0x24
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 fdc0 	bl	80035b4 <xTaskRemoveFromEventList>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002a3a:	f000 fe97 	bl	800376c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002a3e:	7bfb      	ldrb	r3, [r7, #15]
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	dce9      	bgt.n	8002a22 <prvUnlockQueue+0x16>
 8002a4e:	e000      	b.n	8002a52 <prvUnlockQueue+0x46>
					break;
 8002a50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	22ff      	movs	r2, #255	; 0xff
 8002a56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002a5a:	f001 fc7f 	bl	800435c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002a5e:	f001 fc4d 	bl	80042fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a6a:	e011      	b.n	8002a90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d012      	beq.n	8002a9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3310      	adds	r3, #16
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f000 fd9b 	bl	80035b4 <xTaskRemoveFromEventList>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002a84:	f000 fe72 	bl	800376c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002a88:	7bbb      	ldrb	r3, [r7, #14]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	dce9      	bgt.n	8002a6c <prvUnlockQueue+0x60>
 8002a98:	e000      	b.n	8002a9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002a9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	22ff      	movs	r2, #255	; 0xff
 8002aa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002aa4:	f001 fc5a 	bl	800435c <vPortExitCritical>
}
 8002aa8:	bf00      	nop
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ab8:	f001 fc20 	bl	80042fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d102      	bne.n	8002aca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	e001      	b.n	8002ace <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002ace:	f001 fc45 	bl	800435c <vPortExitCritical>

	return xReturn;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ae4:	f001 fc0a 	bl	80042fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d102      	bne.n	8002afa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002af4:	2301      	movs	r3, #1
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	e001      	b.n	8002afe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002afe:	f001 fc2d 	bl	800435c <vPortExitCritical>

	return xReturn;
 8002b02:	68fb      	ldr	r3, [r7, #12]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
 8002b1a:	e014      	b.n	8002b46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b1c:	4a0e      	ldr	r2, [pc, #56]	; (8002b58 <vQueueAddToRegistry+0x4c>)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10b      	bne.n	8002b40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b28:	490b      	ldr	r1, [pc, #44]	; (8002b58 <vQueueAddToRegistry+0x4c>)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002b32:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <vQueueAddToRegistry+0x4c>)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4413      	add	r3, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002b3e:	e006      	b.n	8002b4e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	3301      	adds	r3, #1
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2b07      	cmp	r3, #7
 8002b4a:	d9e7      	bls.n	8002b1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr
 8002b58:	200019b0 	.word	0x200019b0

08002b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002b6c:	f001 fbc6 	bl	80042fc <vPortEnterCritical>
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b76:	b25b      	sxtb	r3, r3
 8002b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7c:	d103      	bne.n	8002b86 <vQueueWaitForMessageRestricted+0x2a>
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b8c:	b25b      	sxtb	r3, r3
 8002b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b92:	d103      	bne.n	8002b9c <vQueueWaitForMessageRestricted+0x40>
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b9c:	f001 fbde 	bl	800435c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d106      	bne.n	8002bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3324      	adds	r3, #36	; 0x24
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f000 fcd3 	bl	800355c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002bb6:	6978      	ldr	r0, [r7, #20]
 8002bb8:	f7ff ff28 	bl	8002a0c <prvUnlockQueue>
	}
 8002bbc:	bf00      	nop
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08e      	sub	sp, #56	; 0x38
 8002bc8:	af04      	add	r7, sp, #16
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
 8002bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10a      	bne.n	8002bee <xTaskCreateStatic+0x2a>
	__asm volatile
 8002bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bdc:	f383 8811 	msr	BASEPRI, r3
 8002be0:	f3bf 8f6f 	isb	sy
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	623b      	str	r3, [r7, #32]
}
 8002bea:	bf00      	nop
 8002bec:	e7fe      	b.n	8002bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10a      	bne.n	8002c0a <xTaskCreateStatic+0x46>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	61fb      	str	r3, [r7, #28]
}
 8002c06:	bf00      	nop
 8002c08:	e7fe      	b.n	8002c08 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002c0a:	235c      	movs	r3, #92	; 0x5c
 8002c0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	2b5c      	cmp	r3, #92	; 0x5c
 8002c12:	d00a      	beq.n	8002c2a <xTaskCreateStatic+0x66>
	__asm volatile
 8002c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c18:	f383 8811 	msr	BASEPRI, r3
 8002c1c:	f3bf 8f6f 	isb	sy
 8002c20:	f3bf 8f4f 	dsb	sy
 8002c24:	61bb      	str	r3, [r7, #24]
}
 8002c26:	bf00      	nop
 8002c28:	e7fe      	b.n	8002c28 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d01e      	beq.n	8002c6e <xTaskCreateStatic+0xaa>
 8002c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d01b      	beq.n	8002c6e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c38:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c42:	2202      	movs	r2, #2
 8002c44:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002c48:	2300      	movs	r3, #0
 8002c4a:	9303      	str	r3, [sp, #12]
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	9302      	str	r3, [sp, #8]
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	68b9      	ldr	r1, [r7, #8]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 f850 	bl	8002d06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c68:	f000 f8d4 	bl	8002e14 <prvAddNewTaskToReadyList>
 8002c6c:	e001      	b.n	8002c72 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002c72:	697b      	ldr	r3, [r7, #20]
	}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3728      	adds	r7, #40	; 0x28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08c      	sub	sp, #48	; 0x30
 8002c80:	af04      	add	r7, sp, #16
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c8c:	88fb      	ldrh	r3, [r7, #6]
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4618      	mov	r0, r3
 8002c92:	f001 fc33 	bl	80044fc <pvPortMalloc>
 8002c96:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00e      	beq.n	8002cbc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002c9e:	205c      	movs	r0, #92	; 0x5c
 8002ca0:	f001 fc2c 	bl	80044fc <pvPortMalloc>
 8002ca4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d003      	beq.n	8002cb4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30
 8002cb2:	e005      	b.n	8002cc0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002cb4:	6978      	ldr	r0, [r7, #20]
 8002cb6:	f001 fce5 	bl	8004684 <vPortFree>
 8002cba:	e001      	b.n	8002cc0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d017      	beq.n	8002cf6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002cce:	88fa      	ldrh	r2, [r7, #6]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	9303      	str	r3, [sp, #12]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	9302      	str	r3, [sp, #8]
 8002cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	68b9      	ldr	r1, [r7, #8]
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 f80e 	bl	8002d06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002cea:	69f8      	ldr	r0, [r7, #28]
 8002cec:	f000 f892 	bl	8002e14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	61bb      	str	r3, [r7, #24]
 8002cf4:	e002      	b.n	8002cfc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002cfc:	69bb      	ldr	r3, [r7, #24]
	}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3720      	adds	r7, #32
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b088      	sub	sp, #32
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
 8002d12:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d16:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	21a5      	movs	r1, #165	; 0xa5
 8002d20:	f001 fdf6 	bl	8004910 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	f023 0307 	bic.w	r3, r3, #7
 8002d3c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00a      	beq.n	8002d5e <prvInitialiseNewTask+0x58>
	__asm volatile
 8002d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4c:	f383 8811 	msr	BASEPRI, r3
 8002d50:	f3bf 8f6f 	isb	sy
 8002d54:	f3bf 8f4f 	dsb	sy
 8002d58:	617b      	str	r3, [r7, #20]
}
 8002d5a:	bf00      	nop
 8002d5c:	e7fe      	b.n	8002d5c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	e012      	b.n	8002d8a <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	4413      	add	r3, r2
 8002d6a:	7819      	ldrb	r1, [r3, #0]
 8002d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	4413      	add	r3, r2
 8002d72:	3334      	adds	r3, #52	; 0x34
 8002d74:	460a      	mov	r2, r1
 8002d76:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d006      	beq.n	8002d92 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	3301      	adds	r3, #1
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	2b0f      	cmp	r3, #15
 8002d8e:	d9e9      	bls.n	8002d64 <prvInitialiseNewTask+0x5e>
 8002d90:	e000      	b.n	8002d94 <prvInitialiseNewTask+0x8e>
		{
			break;
 8002d92:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d9e:	2b37      	cmp	r3, #55	; 0x37
 8002da0:	d901      	bls.n	8002da6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002da2:	2337      	movs	r3, #55	; 0x37
 8002da4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002daa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002db0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db4:	2200      	movs	r2, #0
 8002db6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dba:	3304      	adds	r3, #4
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff f8ce 	bl	8001f5e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc4:	3318      	adds	r3, #24
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff f8c9 	bl	8001f5e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dd0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dd4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dda:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002de0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de4:	2200      	movs	r2, #0
 8002de6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	68f9      	ldr	r1, [r7, #12]
 8002df4:	69b8      	ldr	r0, [r7, #24]
 8002df6:	f001 f991 	bl	800411c <pxPortInitialiseStack>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfe:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e0a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e0c:	bf00      	nop
 8002e0e:	3720      	adds	r7, #32
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002e1c:	f001 fa6e 	bl	80042fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002e20:	4b2d      	ldr	r3, [pc, #180]	; (8002ed8 <prvAddNewTaskToReadyList+0xc4>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3301      	adds	r3, #1
 8002e26:	4a2c      	ldr	r2, [pc, #176]	; (8002ed8 <prvAddNewTaskToReadyList+0xc4>)
 8002e28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002e2a:	4b2c      	ldr	r3, [pc, #176]	; (8002edc <prvAddNewTaskToReadyList+0xc8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d109      	bne.n	8002e46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002e32:	4a2a      	ldr	r2, [pc, #168]	; (8002edc <prvAddNewTaskToReadyList+0xc8>)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e38:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <prvAddNewTaskToReadyList+0xc4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d110      	bne.n	8002e62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002e40:	f000 fcb8 	bl	80037b4 <prvInitialiseTaskLists>
 8002e44:	e00d      	b.n	8002e62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002e46:	4b26      	ldr	r3, [pc, #152]	; (8002ee0 <prvAddNewTaskToReadyList+0xcc>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d109      	bne.n	8002e62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e4e:	4b23      	ldr	r3, [pc, #140]	; (8002edc <prvAddNewTaskToReadyList+0xc8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d802      	bhi.n	8002e62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002e5c:	4a1f      	ldr	r2, [pc, #124]	; (8002edc <prvAddNewTaskToReadyList+0xc8>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002e62:	4b20      	ldr	r3, [pc, #128]	; (8002ee4 <prvAddNewTaskToReadyList+0xd0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	3301      	adds	r3, #1
 8002e68:	4a1e      	ldr	r2, [pc, #120]	; (8002ee4 <prvAddNewTaskToReadyList+0xd0>)
 8002e6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <prvAddNewTaskToReadyList+0xd0>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e78:	4b1b      	ldr	r3, [pc, #108]	; (8002ee8 <prvAddNewTaskToReadyList+0xd4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d903      	bls.n	8002e88 <prvAddNewTaskToReadyList+0x74>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	4a18      	ldr	r2, [pc, #96]	; (8002ee8 <prvAddNewTaskToReadyList+0xd4>)
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4a15      	ldr	r2, [pc, #84]	; (8002eec <prvAddNewTaskToReadyList+0xd8>)
 8002e96:	441a      	add	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f7ff f869 	bl	8001f76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002ea4:	f001 fa5a 	bl	800435c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002ea8:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <prvAddNewTaskToReadyList+0xcc>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00e      	beq.n	8002ece <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <prvAddNewTaskToReadyList+0xc8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d207      	bcs.n	8002ece <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <prvAddNewTaskToReadyList+0xdc>)
 8002ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000bc0 	.word	0x20000bc0
 8002edc:	200006ec 	.word	0x200006ec
 8002ee0:	20000bcc 	.word	0x20000bcc
 8002ee4:	20000bdc 	.word	0x20000bdc
 8002ee8:	20000bc8 	.word	0x20000bc8
 8002eec:	200006f0 	.word	0x200006f0
 8002ef0:	e000ed04 	.word	0xe000ed04

08002ef4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d017      	beq.n	8002f36 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <vTaskDelay+0x60>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00a      	beq.n	8002f24 <vTaskDelay+0x30>
	__asm volatile
 8002f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f12:	f383 8811 	msr	BASEPRI, r3
 8002f16:	f3bf 8f6f 	isb	sy
 8002f1a:	f3bf 8f4f 	dsb	sy
 8002f1e:	60bb      	str	r3, [r7, #8]
}
 8002f20:	bf00      	nop
 8002f22:	e7fe      	b.n	8002f22 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002f24:	f000 f922 	bl	800316c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002f28:	2100      	movs	r1, #0
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fd90 	bl	8003a50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002f30:	f000 f92a 	bl	8003188 <xTaskResumeAll>
 8002f34:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d107      	bne.n	8002f4c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002f3c:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <vTaskDelay+0x64>)
 8002f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	f3bf 8f4f 	dsb	sy
 8002f48:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002f4c:	bf00      	nop
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000be8 	.word	0x20000be8
 8002f58:	e000ed04 	.word	0xe000ed04

08002f5c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8002f66:	2300      	movs	r3, #0
 8002f68:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b37      	cmp	r3, #55	; 0x37
 8002f6e:	d90a      	bls.n	8002f86 <vTaskPrioritySet+0x2a>
	__asm volatile
 8002f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f74:	f383 8811 	msr	BASEPRI, r3
 8002f78:	f3bf 8f6f 	isb	sy
 8002f7c:	f3bf 8f4f 	dsb	sy
 8002f80:	60fb      	str	r3, [r7, #12]
}
 8002f82:	bf00      	nop
 8002f84:	e7fe      	b.n	8002f84 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b37      	cmp	r3, #55	; 0x37
 8002f8a:	d901      	bls.n	8002f90 <vTaskPrioritySet+0x34>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002f8c:	2337      	movs	r3, #55	; 0x37
 8002f8e:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8002f90:	f001 f9b4 	bl	80042fc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d102      	bne.n	8002fa0 <vTaskPrioritySet+0x44>
 8002f9a:	4b3d      	ldr	r3, [pc, #244]	; (8003090 <vTaskPrioritySet+0x134>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	e000      	b.n	8002fa2 <vTaskPrioritySet+0x46>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fa8:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d068      	beq.n	8003084 <vTaskPrioritySet+0x128>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d90d      	bls.n	8002fd6 <vTaskPrioritySet+0x7a>
				{
					if( pxTCB != pxCurrentTCB )
 8002fba:	4b35      	ldr	r3, [pc, #212]	; (8003090 <vTaskPrioritySet+0x134>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d00f      	beq.n	8002fe4 <vTaskPrioritySet+0x88>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8002fc4:	4b32      	ldr	r3, [pc, #200]	; (8003090 <vTaskPrioritySet+0x134>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d309      	bcc.n	8002fe4 <vTaskPrioritySet+0x88>
						{
							xYieldRequired = pdTRUE;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	61fb      	str	r3, [r7, #28]
 8002fd4:	e006      	b.n	8002fe4 <vTaskPrioritySet+0x88>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8002fd6:	4b2e      	ldr	r3, [pc, #184]	; (8003090 <vTaskPrioritySet+0x134>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d101      	bne.n	8002fe4 <vTaskPrioritySet+0x88>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d102      	bne.n	8002ffc <vTaskPrioritySet+0xa0>
					{
						pxTCB->uxPriority = uxNewPriority;
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	64da      	str	r2, [r3, #76]	; 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	2b00      	cmp	r3, #0
 8003008:	db04      	blt.n	8003014 <vTaskPrioritySet+0xb8>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	6959      	ldr	r1, [r3, #20]
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4a1c      	ldr	r2, [pc, #112]	; (8003094 <vTaskPrioritySet+0x138>)
 8003024:	4413      	add	r3, r2
 8003026:	4299      	cmp	r1, r3
 8003028:	d101      	bne.n	800302e <vTaskPrioritySet+0xd2>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <vTaskPrioritySet+0xd4>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d01c      	beq.n	800306e <vTaskPrioritySet+0x112>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	3304      	adds	r3, #4
 8003038:	4618      	mov	r0, r3
 800303a:	f7fe fff7 	bl	800202c <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003042:	4b15      	ldr	r3, [pc, #84]	; (8003098 <vTaskPrioritySet+0x13c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	429a      	cmp	r2, r3
 8003048:	d903      	bls.n	8003052 <vTaskPrioritySet+0xf6>
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	4a12      	ldr	r2, [pc, #72]	; (8003098 <vTaskPrioritySet+0x13c>)
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4a0d      	ldr	r2, [pc, #52]	; (8003094 <vTaskPrioritySet+0x138>)
 8003060:	441a      	add	r2, r3
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	3304      	adds	r3, #4
 8003066:	4619      	mov	r1, r3
 8003068:	4610      	mov	r0, r2
 800306a:	f7fe ff84 	bl	8001f76 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <vTaskPrioritySet+0x128>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8003074:	4b09      	ldr	r3, [pc, #36]	; (800309c <vTaskPrioritySet+0x140>)
 8003076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8003084:	f001 f96a 	bl	800435c <vPortExitCritical>
	}
 8003088:	bf00      	nop
 800308a:	3720      	adds	r7, #32
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200006ec 	.word	0x200006ec
 8003094:	200006f0 	.word	0x200006f0
 8003098:	20000bc8 	.word	0x20000bc8
 800309c:	e000ed04 	.word	0xe000ed04

080030a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08a      	sub	sp, #40	; 0x28
 80030a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80030ae:	463a      	mov	r2, r7
 80030b0:	1d39      	adds	r1, r7, #4
 80030b2:	f107 0308 	add.w	r3, r7, #8
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fe ff00 	bl	8001ebc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80030bc:	6839      	ldr	r1, [r7, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	9202      	str	r2, [sp, #8]
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	2300      	movs	r3, #0
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	2300      	movs	r3, #0
 80030cc:	460a      	mov	r2, r1
 80030ce:	4921      	ldr	r1, [pc, #132]	; (8003154 <vTaskStartScheduler+0xb4>)
 80030d0:	4821      	ldr	r0, [pc, #132]	; (8003158 <vTaskStartScheduler+0xb8>)
 80030d2:	f7ff fd77 	bl	8002bc4 <xTaskCreateStatic>
 80030d6:	4603      	mov	r3, r0
 80030d8:	4a20      	ldr	r2, [pc, #128]	; (800315c <vTaskStartScheduler+0xbc>)
 80030da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80030dc:	4b1f      	ldr	r3, [pc, #124]	; (800315c <vTaskStartScheduler+0xbc>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d002      	beq.n	80030ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80030e4:	2301      	movs	r3, #1
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	e001      	b.n	80030ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d102      	bne.n	80030fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80030f4:	f000 fd00 	bl	8003af8 <xTimerCreateTimerTask>
 80030f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d116      	bne.n	800312e <vTaskStartScheduler+0x8e>
	__asm volatile
 8003100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003104:	f383 8811 	msr	BASEPRI, r3
 8003108:	f3bf 8f6f 	isb	sy
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	613b      	str	r3, [r7, #16]
}
 8003112:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <vTaskStartScheduler+0xc0>)
 8003116:	f04f 32ff 	mov.w	r2, #4294967295
 800311a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800311c:	4b11      	ldr	r3, [pc, #68]	; (8003164 <vTaskStartScheduler+0xc4>)
 800311e:	2201      	movs	r2, #1
 8003120:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003122:	4b11      	ldr	r3, [pc, #68]	; (8003168 <vTaskStartScheduler+0xc8>)
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003128:	f001 f876 	bl	8004218 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800312c:	e00e      	b.n	800314c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003134:	d10a      	bne.n	800314c <vTaskStartScheduler+0xac>
	__asm volatile
 8003136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800313a:	f383 8811 	msr	BASEPRI, r3
 800313e:	f3bf 8f6f 	isb	sy
 8003142:	f3bf 8f4f 	dsb	sy
 8003146:	60fb      	str	r3, [r7, #12]
}
 8003148:	bf00      	nop
 800314a:	e7fe      	b.n	800314a <vTaskStartScheduler+0xaa>
}
 800314c:	bf00      	nop
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	08004984 	.word	0x08004984
 8003158:	08003785 	.word	0x08003785
 800315c:	20000be4 	.word	0x20000be4
 8003160:	20000be0 	.word	0x20000be0
 8003164:	20000bcc 	.word	0x20000bcc
 8003168:	20000bc4 	.word	0x20000bc4

0800316c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <vTaskSuspendAll+0x18>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	3301      	adds	r3, #1
 8003176:	4a03      	ldr	r2, [pc, #12]	; (8003184 <vTaskSuspendAll+0x18>)
 8003178:	6013      	str	r3, [r2, #0]
}
 800317a:	bf00      	nop
 800317c:	46bd      	mov	sp, r7
 800317e:	bc80      	pop	{r7}
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	20000be8 	.word	0x20000be8

08003188 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003192:	2300      	movs	r3, #0
 8003194:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003196:	4b42      	ldr	r3, [pc, #264]	; (80032a0 <xTaskResumeAll+0x118>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10a      	bne.n	80031b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800319e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	603b      	str	r3, [r7, #0]
}
 80031b0:	bf00      	nop
 80031b2:	e7fe      	b.n	80031b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80031b4:	f001 f8a2 	bl	80042fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80031b8:	4b39      	ldr	r3, [pc, #228]	; (80032a0 <xTaskResumeAll+0x118>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	3b01      	subs	r3, #1
 80031be:	4a38      	ldr	r2, [pc, #224]	; (80032a0 <xTaskResumeAll+0x118>)
 80031c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031c2:	4b37      	ldr	r3, [pc, #220]	; (80032a0 <xTaskResumeAll+0x118>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d162      	bne.n	8003290 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80031ca:	4b36      	ldr	r3, [pc, #216]	; (80032a4 <xTaskResumeAll+0x11c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d05e      	beq.n	8003290 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031d2:	e02f      	b.n	8003234 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80031d4:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <xTaskResumeAll+0x120>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	3318      	adds	r3, #24
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe ff23 	bl	800202c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3304      	adds	r3, #4
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe ff1e 	bl	800202c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f4:	4b2d      	ldr	r3, [pc, #180]	; (80032ac <xTaskResumeAll+0x124>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d903      	bls.n	8003204 <xTaskResumeAll+0x7c>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003200:	4a2a      	ldr	r2, [pc, #168]	; (80032ac <xTaskResumeAll+0x124>)
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4a27      	ldr	r2, [pc, #156]	; (80032b0 <xTaskResumeAll+0x128>)
 8003212:	441a      	add	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	3304      	adds	r3, #4
 8003218:	4619      	mov	r1, r3
 800321a:	4610      	mov	r0, r2
 800321c:	f7fe feab 	bl	8001f76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	4b23      	ldr	r3, [pc, #140]	; (80032b4 <xTaskResumeAll+0x12c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322a:	429a      	cmp	r2, r3
 800322c:	d302      	bcc.n	8003234 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800322e:	4b22      	ldr	r3, [pc, #136]	; (80032b8 <xTaskResumeAll+0x130>)
 8003230:	2201      	movs	r2, #1
 8003232:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003234:	4b1c      	ldr	r3, [pc, #112]	; (80032a8 <xTaskResumeAll+0x120>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1cb      	bne.n	80031d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003242:	f000 fb55 	bl	80038f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003246:	4b1d      	ldr	r3, [pc, #116]	; (80032bc <xTaskResumeAll+0x134>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d010      	beq.n	8003274 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003252:	f000 f845 	bl	80032e0 <xTaskIncrementTick>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800325c:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <xTaskResumeAll+0x130>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	3b01      	subs	r3, #1
 8003266:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f1      	bne.n	8003252 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800326e:	4b13      	ldr	r3, [pc, #76]	; (80032bc <xTaskResumeAll+0x134>)
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003274:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <xTaskResumeAll+0x130>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d009      	beq.n	8003290 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800327c:	2301      	movs	r3, #1
 800327e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003280:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <xTaskResumeAll+0x138>)
 8003282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003290:	f001 f864 	bl	800435c <vPortExitCritical>

	return xAlreadyYielded;
 8003294:	68bb      	ldr	r3, [r7, #8]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000be8 	.word	0x20000be8
 80032a4:	20000bc0 	.word	0x20000bc0
 80032a8:	20000b80 	.word	0x20000b80
 80032ac:	20000bc8 	.word	0x20000bc8
 80032b0:	200006f0 	.word	0x200006f0
 80032b4:	200006ec 	.word	0x200006ec
 80032b8:	20000bd4 	.word	0x20000bd4
 80032bc:	20000bd0 	.word	0x20000bd0
 80032c0:	e000ed04 	.word	0xe000ed04

080032c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80032ca:	4b04      	ldr	r3, [pc, #16]	; (80032dc <xTaskGetTickCount+0x18>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80032d0:	687b      	ldr	r3, [r7, #4]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bc80      	pop	{r7}
 80032da:	4770      	bx	lr
 80032dc:	20000bc4 	.word	0x20000bc4

080032e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032ea:	4b51      	ldr	r3, [pc, #324]	; (8003430 <xTaskIncrementTick+0x150>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f040 808e 	bne.w	8003410 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80032f4:	4b4f      	ldr	r3, [pc, #316]	; (8003434 <xTaskIncrementTick+0x154>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	3301      	adds	r3, #1
 80032fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80032fc:	4a4d      	ldr	r2, [pc, #308]	; (8003434 <xTaskIncrementTick+0x154>)
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d120      	bne.n	800334a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003308:	4b4b      	ldr	r3, [pc, #300]	; (8003438 <xTaskIncrementTick+0x158>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <xTaskIncrementTick+0x48>
	__asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	603b      	str	r3, [r7, #0]
}
 8003324:	bf00      	nop
 8003326:	e7fe      	b.n	8003326 <xTaskIncrementTick+0x46>
 8003328:	4b43      	ldr	r3, [pc, #268]	; (8003438 <xTaskIncrementTick+0x158>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	4b43      	ldr	r3, [pc, #268]	; (800343c <xTaskIncrementTick+0x15c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a41      	ldr	r2, [pc, #260]	; (8003438 <xTaskIncrementTick+0x158>)
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	4a41      	ldr	r2, [pc, #260]	; (800343c <xTaskIncrementTick+0x15c>)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b40      	ldr	r3, [pc, #256]	; (8003440 <xTaskIncrementTick+0x160>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3301      	adds	r3, #1
 8003342:	4a3f      	ldr	r2, [pc, #252]	; (8003440 <xTaskIncrementTick+0x160>)
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	f000 fad3 	bl	80038f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800334a:	4b3e      	ldr	r3, [pc, #248]	; (8003444 <xTaskIncrementTick+0x164>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	429a      	cmp	r2, r3
 8003352:	d34e      	bcc.n	80033f2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003354:	4b38      	ldr	r3, [pc, #224]	; (8003438 <xTaskIncrementTick+0x158>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <xTaskIncrementTick+0x82>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <xTaskIncrementTick+0x84>
 8003362:	2300      	movs	r3, #0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d004      	beq.n	8003372 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003368:	4b36      	ldr	r3, [pc, #216]	; (8003444 <xTaskIncrementTick+0x164>)
 800336a:	f04f 32ff 	mov.w	r2, #4294967295
 800336e:	601a      	str	r2, [r3, #0]
					break;
 8003370:	e03f      	b.n	80033f2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003372:	4b31      	ldr	r3, [pc, #196]	; (8003438 <xTaskIncrementTick+0x158>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	429a      	cmp	r2, r3
 8003388:	d203      	bcs.n	8003392 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800338a:	4a2e      	ldr	r2, [pc, #184]	; (8003444 <xTaskIncrementTick+0x164>)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6013      	str	r3, [r2, #0]
						break;
 8003390:	e02f      	b.n	80033f2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3304      	adds	r3, #4
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe fe48 	bl	800202c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d004      	beq.n	80033ae <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	3318      	adds	r3, #24
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fe fe3f 	bl	800202c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b2:	4b25      	ldr	r3, [pc, #148]	; (8003448 <xTaskIncrementTick+0x168>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d903      	bls.n	80033c2 <xTaskIncrementTick+0xe2>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	4a22      	ldr	r2, [pc, #136]	; (8003448 <xTaskIncrementTick+0x168>)
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4a1f      	ldr	r2, [pc, #124]	; (800344c <xTaskIncrementTick+0x16c>)
 80033d0:	441a      	add	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	3304      	adds	r3, #4
 80033d6:	4619      	mov	r1, r3
 80033d8:	4610      	mov	r0, r2
 80033da:	f7fe fdcc 	bl	8001f76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e2:	4b1b      	ldr	r3, [pc, #108]	; (8003450 <xTaskIncrementTick+0x170>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d3b3      	bcc.n	8003354 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80033ec:	2301      	movs	r3, #1
 80033ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033f0:	e7b0      	b.n	8003354 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033f2:	4b17      	ldr	r3, [pc, #92]	; (8003450 <xTaskIncrementTick+0x170>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f8:	4914      	ldr	r1, [pc, #80]	; (800344c <xTaskIncrementTick+0x16c>)
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d907      	bls.n	800341a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800340a:	2301      	movs	r3, #1
 800340c:	617b      	str	r3, [r7, #20]
 800340e:	e004      	b.n	800341a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003410:	4b10      	ldr	r3, [pc, #64]	; (8003454 <xTaskIncrementTick+0x174>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3301      	adds	r3, #1
 8003416:	4a0f      	ldr	r2, [pc, #60]	; (8003454 <xTaskIncrementTick+0x174>)
 8003418:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800341a:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <xTaskIncrementTick+0x178>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003422:	2301      	movs	r3, #1
 8003424:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003426:	697b      	ldr	r3, [r7, #20]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000be8 	.word	0x20000be8
 8003434:	20000bc4 	.word	0x20000bc4
 8003438:	20000b78 	.word	0x20000b78
 800343c:	20000b7c 	.word	0x20000b7c
 8003440:	20000bd8 	.word	0x20000bd8
 8003444:	20000be0 	.word	0x20000be0
 8003448:	20000bc8 	.word	0x20000bc8
 800344c:	200006f0 	.word	0x200006f0
 8003450:	200006ec 	.word	0x200006ec
 8003454:	20000bd0 	.word	0x20000bd0
 8003458:	20000bd4 	.word	0x20000bd4

0800345c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003462:	4b27      	ldr	r3, [pc, #156]	; (8003500 <vTaskSwitchContext+0xa4>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800346a:	4b26      	ldr	r3, [pc, #152]	; (8003504 <vTaskSwitchContext+0xa8>)
 800346c:	2201      	movs	r2, #1
 800346e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003470:	e041      	b.n	80034f6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003472:	4b24      	ldr	r3, [pc, #144]	; (8003504 <vTaskSwitchContext+0xa8>)
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003478:	4b23      	ldr	r3, [pc, #140]	; (8003508 <vTaskSwitchContext+0xac>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	e010      	b.n	80034a2 <vTaskSwitchContext+0x46>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10a      	bne.n	800349c <vTaskSwitchContext+0x40>
	__asm volatile
 8003486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348a:	f383 8811 	msr	BASEPRI, r3
 800348e:	f3bf 8f6f 	isb	sy
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	607b      	str	r3, [r7, #4]
}
 8003498:	bf00      	nop
 800349a:	e7fe      	b.n	800349a <vTaskSwitchContext+0x3e>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3b01      	subs	r3, #1
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	491a      	ldr	r1, [pc, #104]	; (800350c <vTaskSwitchContext+0xb0>)
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0e4      	beq.n	8003480 <vTaskSwitchContext+0x24>
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4a12      	ldr	r2, [pc, #72]	; (800350c <vTaskSwitchContext+0xb0>)
 80034c2:	4413      	add	r3, r2
 80034c4:	60bb      	str	r3, [r7, #8]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	605a      	str	r2, [r3, #4]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	3308      	adds	r3, #8
 80034d8:	429a      	cmp	r2, r3
 80034da:	d104      	bne.n	80034e6 <vTaskSwitchContext+0x8a>
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4a08      	ldr	r2, [pc, #32]	; (8003510 <vTaskSwitchContext+0xb4>)
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	4a05      	ldr	r2, [pc, #20]	; (8003508 <vTaskSwitchContext+0xac>)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6013      	str	r3, [r2, #0]
}
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	20000be8 	.word	0x20000be8
 8003504:	20000bd4 	.word	0x20000bd4
 8003508:	20000bc8 	.word	0x20000bc8
 800350c:	200006f0 	.word	0x200006f0
 8003510:	200006ec 	.word	0x200006ec

08003514 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10a      	bne.n	800353a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	60fb      	str	r3, [r7, #12]
}
 8003536:	bf00      	nop
 8003538:	e7fe      	b.n	8003538 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800353a:	4b07      	ldr	r3, [pc, #28]	; (8003558 <vTaskPlaceOnEventList+0x44>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3318      	adds	r3, #24
 8003540:	4619      	mov	r1, r3
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fe fd3a 	bl	8001fbc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003548:	2101      	movs	r1, #1
 800354a:	6838      	ldr	r0, [r7, #0]
 800354c:	f000 fa80 	bl	8003a50 <prvAddCurrentTaskToDelayedList>
}
 8003550:	bf00      	nop
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	200006ec 	.word	0x200006ec

0800355c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10a      	bne.n	8003584 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	617b      	str	r3, [r7, #20]
}
 8003580:	bf00      	nop
 8003582:	e7fe      	b.n	8003582 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003584:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	3318      	adds	r3, #24
 800358a:	4619      	mov	r1, r3
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f7fe fcf2 	bl	8001f76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003598:	f04f 33ff 	mov.w	r3, #4294967295
 800359c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	68b8      	ldr	r0, [r7, #8]
 80035a2:	f000 fa55 	bl	8003a50 <prvAddCurrentTaskToDelayedList>
	}
 80035a6:	bf00      	nop
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	200006ec 	.word	0x200006ec

080035b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80035ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ce:	f383 8811 	msr	BASEPRI, r3
 80035d2:	f3bf 8f6f 	isb	sy
 80035d6:	f3bf 8f4f 	dsb	sy
 80035da:	60fb      	str	r3, [r7, #12]
}
 80035dc:	bf00      	nop
 80035de:	e7fe      	b.n	80035de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	3318      	adds	r3, #24
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7fe fd21 	bl	800202c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035ea:	4b1e      	ldr	r3, [pc, #120]	; (8003664 <xTaskRemoveFromEventList+0xb0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d11d      	bne.n	800362e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	3304      	adds	r3, #4
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe fd18 	bl	800202c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003600:	4b19      	ldr	r3, [pc, #100]	; (8003668 <xTaskRemoveFromEventList+0xb4>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	429a      	cmp	r2, r3
 8003606:	d903      	bls.n	8003610 <xTaskRemoveFromEventList+0x5c>
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360c:	4a16      	ldr	r2, [pc, #88]	; (8003668 <xTaskRemoveFromEventList+0xb4>)
 800360e:	6013      	str	r3, [r2, #0]
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4a13      	ldr	r2, [pc, #76]	; (800366c <xTaskRemoveFromEventList+0xb8>)
 800361e:	441a      	add	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f7fe fca5 	bl	8001f76 <vListInsertEnd>
 800362c:	e005      	b.n	800363a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	3318      	adds	r3, #24
 8003632:	4619      	mov	r1, r3
 8003634:	480e      	ldr	r0, [pc, #56]	; (8003670 <xTaskRemoveFromEventList+0xbc>)
 8003636:	f7fe fc9e 	bl	8001f76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800363e:	4b0d      	ldr	r3, [pc, #52]	; (8003674 <xTaskRemoveFromEventList+0xc0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003644:	429a      	cmp	r2, r3
 8003646:	d905      	bls.n	8003654 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003648:	2301      	movs	r3, #1
 800364a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <xTaskRemoveFromEventList+0xc4>)
 800364e:	2201      	movs	r2, #1
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	e001      	b.n	8003658 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003658:	697b      	ldr	r3, [r7, #20]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20000be8 	.word	0x20000be8
 8003668:	20000bc8 	.word	0x20000bc8
 800366c:	200006f0 	.word	0x200006f0
 8003670:	20000b80 	.word	0x20000b80
 8003674:	200006ec 	.word	0x200006ec
 8003678:	20000bd4 	.word	0x20000bd4

0800367c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003684:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <vTaskInternalSetTimeOutState+0x24>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800368c:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <vTaskInternalSetTimeOutState+0x28>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	605a      	str	r2, [r3, #4]
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20000bd8 	.word	0x20000bd8
 80036a4:	20000bc4 	.word	0x20000bc4

080036a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10a      	bne.n	80036ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80036b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036bc:	f383 8811 	msr	BASEPRI, r3
 80036c0:	f3bf 8f6f 	isb	sy
 80036c4:	f3bf 8f4f 	dsb	sy
 80036c8:	613b      	str	r3, [r7, #16]
}
 80036ca:	bf00      	nop
 80036cc:	e7fe      	b.n	80036cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10a      	bne.n	80036ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80036d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d8:	f383 8811 	msr	BASEPRI, r3
 80036dc:	f3bf 8f6f 	isb	sy
 80036e0:	f3bf 8f4f 	dsb	sy
 80036e4:	60fb      	str	r3, [r7, #12]
}
 80036e6:	bf00      	nop
 80036e8:	e7fe      	b.n	80036e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80036ea:	f000 fe07 	bl	80042fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80036ee:	4b1d      	ldr	r3, [pc, #116]	; (8003764 <xTaskCheckForTimeOut+0xbc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003706:	d102      	bne.n	800370e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003708:	2300      	movs	r3, #0
 800370a:	61fb      	str	r3, [r7, #28]
 800370c:	e023      	b.n	8003756 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	4b15      	ldr	r3, [pc, #84]	; (8003768 <xTaskCheckForTimeOut+0xc0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d007      	beq.n	800372a <xTaskCheckForTimeOut+0x82>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	429a      	cmp	r2, r3
 8003722:	d302      	bcc.n	800372a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003724:	2301      	movs	r3, #1
 8003726:	61fb      	str	r3, [r7, #28]
 8003728:	e015      	b.n	8003756 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	429a      	cmp	r2, r3
 8003732:	d20b      	bcs.n	800374c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	1ad2      	subs	r2, r2, r3
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7ff ff9b 	bl	800367c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003746:	2300      	movs	r3, #0
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	e004      	b.n	8003756 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003752:	2301      	movs	r3, #1
 8003754:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003756:	f000 fe01 	bl	800435c <vPortExitCritical>

	return xReturn;
 800375a:	69fb      	ldr	r3, [r7, #28]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3720      	adds	r7, #32
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000bc4 	.word	0x20000bc4
 8003768:	20000bd8 	.word	0x20000bd8

0800376c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <vTaskMissedYield+0x14>)
 8003772:	2201      	movs	r2, #1
 8003774:	601a      	str	r2, [r3, #0]
}
 8003776:	bf00      	nop
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	20000bd4 	.word	0x20000bd4

08003784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800378c:	f000 f852 	bl	8003834 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003790:	4b06      	ldr	r3, [pc, #24]	; (80037ac <prvIdleTask+0x28>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d9f9      	bls.n	800378c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <prvIdleTask+0x2c>)
 800379a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80037a8:	e7f0      	b.n	800378c <prvIdleTask+0x8>
 80037aa:	bf00      	nop
 80037ac:	200006f0 	.word	0x200006f0
 80037b0:	e000ed04 	.word	0xe000ed04

080037b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037ba:	2300      	movs	r3, #0
 80037bc:	607b      	str	r3, [r7, #4]
 80037be:	e00c      	b.n	80037da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4a12      	ldr	r2, [pc, #72]	; (8003814 <prvInitialiseTaskLists+0x60>)
 80037cc:	4413      	add	r3, r2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fe fba6 	bl	8001f20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3301      	adds	r3, #1
 80037d8:	607b      	str	r3, [r7, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b37      	cmp	r3, #55	; 0x37
 80037de:	d9ef      	bls.n	80037c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80037e0:	480d      	ldr	r0, [pc, #52]	; (8003818 <prvInitialiseTaskLists+0x64>)
 80037e2:	f7fe fb9d 	bl	8001f20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80037e6:	480d      	ldr	r0, [pc, #52]	; (800381c <prvInitialiseTaskLists+0x68>)
 80037e8:	f7fe fb9a 	bl	8001f20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80037ec:	480c      	ldr	r0, [pc, #48]	; (8003820 <prvInitialiseTaskLists+0x6c>)
 80037ee:	f7fe fb97 	bl	8001f20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80037f2:	480c      	ldr	r0, [pc, #48]	; (8003824 <prvInitialiseTaskLists+0x70>)
 80037f4:	f7fe fb94 	bl	8001f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80037f8:	480b      	ldr	r0, [pc, #44]	; (8003828 <prvInitialiseTaskLists+0x74>)
 80037fa:	f7fe fb91 	bl	8001f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <prvInitialiseTaskLists+0x78>)
 8003800:	4a05      	ldr	r2, [pc, #20]	; (8003818 <prvInitialiseTaskLists+0x64>)
 8003802:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003804:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <prvInitialiseTaskLists+0x7c>)
 8003806:	4a05      	ldr	r2, [pc, #20]	; (800381c <prvInitialiseTaskLists+0x68>)
 8003808:	601a      	str	r2, [r3, #0]
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	200006f0 	.word	0x200006f0
 8003818:	20000b50 	.word	0x20000b50
 800381c:	20000b64 	.word	0x20000b64
 8003820:	20000b80 	.word	0x20000b80
 8003824:	20000b94 	.word	0x20000b94
 8003828:	20000bac 	.word	0x20000bac
 800382c:	20000b78 	.word	0x20000b78
 8003830:	20000b7c 	.word	0x20000b7c

08003834 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800383a:	e019      	b.n	8003870 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800383c:	f000 fd5e 	bl	80042fc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003840:	4b10      	ldr	r3, [pc, #64]	; (8003884 <prvCheckTasksWaitingTermination+0x50>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3304      	adds	r3, #4
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe fbed 	bl	800202c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003852:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <prvCheckTasksWaitingTermination+0x54>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3b01      	subs	r3, #1
 8003858:	4a0b      	ldr	r2, [pc, #44]	; (8003888 <prvCheckTasksWaitingTermination+0x54>)
 800385a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <prvCheckTasksWaitingTermination+0x58>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3b01      	subs	r3, #1
 8003862:	4a0a      	ldr	r2, [pc, #40]	; (800388c <prvCheckTasksWaitingTermination+0x58>)
 8003864:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003866:	f000 fd79 	bl	800435c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f810 	bl	8003890 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003870:	4b06      	ldr	r3, [pc, #24]	; (800388c <prvCheckTasksWaitingTermination+0x58>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e1      	bne.n	800383c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003878:	bf00      	nop
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	20000b94 	.word	0x20000b94
 8003888:	20000bc0 	.word	0x20000bc0
 800388c:	20000ba8 	.word	0x20000ba8

08003890 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d108      	bne.n	80038b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 feec 	bl	8004684 <vPortFree>
				vPortFree( pxTCB );
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 fee9 	bl	8004684 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80038b2:	e018      	b.n	80038e6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d103      	bne.n	80038c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 fee0 	bl	8004684 <vPortFree>
	}
 80038c4:	e00f      	b.n	80038e6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d00a      	beq.n	80038e6 <prvDeleteTCB+0x56>
	__asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	60fb      	str	r3, [r7, #12]
}
 80038e2:	bf00      	nop
 80038e4:	e7fe      	b.n	80038e4 <prvDeleteTCB+0x54>
	}
 80038e6:	bf00      	nop
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
	...

080038f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038f6:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <prvResetNextTaskUnblockTime+0x40>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d101      	bne.n	8003904 <prvResetNextTaskUnblockTime+0x14>
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <prvResetNextTaskUnblockTime+0x16>
 8003904:	2300      	movs	r3, #0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d004      	beq.n	8003914 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800390a:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <prvResetNextTaskUnblockTime+0x44>)
 800390c:	f04f 32ff 	mov.w	r2, #4294967295
 8003910:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003912:	e008      	b.n	8003926 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003914:	4b06      	ldr	r3, [pc, #24]	; (8003930 <prvResetNextTaskUnblockTime+0x40>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	4a04      	ldr	r2, [pc, #16]	; (8003934 <prvResetNextTaskUnblockTime+0x44>)
 8003924:	6013      	str	r3, [r2, #0]
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr
 8003930:	20000b78 	.word	0x20000b78
 8003934:	20000be0 	.word	0x20000be0

08003938 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800393e:	4b0b      	ldr	r3, [pc, #44]	; (800396c <xTaskGetSchedulerState+0x34>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d102      	bne.n	800394c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003946:	2301      	movs	r3, #1
 8003948:	607b      	str	r3, [r7, #4]
 800394a:	e008      	b.n	800395e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <xTaskGetSchedulerState+0x38>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d102      	bne.n	800395a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003954:	2302      	movs	r3, #2
 8003956:	607b      	str	r3, [r7, #4]
 8003958:	e001      	b.n	800395e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800395a:	2300      	movs	r3, #0
 800395c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800395e:	687b      	ldr	r3, [r7, #4]
	}
 8003960:	4618      	mov	r0, r3
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	20000bcc 	.word	0x20000bcc
 8003970:	20000be8 	.word	0x20000be8

08003974 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d056      	beq.n	8003a38 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800398a:	4b2e      	ldr	r3, [pc, #184]	; (8003a44 <xTaskPriorityDisinherit+0xd0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	429a      	cmp	r2, r3
 8003992:	d00a      	beq.n	80039aa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003998:	f383 8811 	msr	BASEPRI, r3
 800399c:	f3bf 8f6f 	isb	sy
 80039a0:	f3bf 8f4f 	dsb	sy
 80039a4:	60fb      	str	r3, [r7, #12]
}
 80039a6:	bf00      	nop
 80039a8:	e7fe      	b.n	80039a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10a      	bne.n	80039c8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80039b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b6:	f383 8811 	msr	BASEPRI, r3
 80039ba:	f3bf 8f6f 	isb	sy
 80039be:	f3bf 8f4f 	dsb	sy
 80039c2:	60bb      	str	r3, [r7, #8]
}
 80039c4:	bf00      	nop
 80039c6:	e7fe      	b.n	80039c6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039cc:	1e5a      	subs	r2, r3, #1
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039da:	429a      	cmp	r2, r3
 80039dc:	d02c      	beq.n	8003a38 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d128      	bne.n	8003a38 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	3304      	adds	r3, #4
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fe fb1e 	bl	800202c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a08:	4b0f      	ldr	r3, [pc, #60]	; (8003a48 <xTaskPriorityDisinherit+0xd4>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d903      	bls.n	8003a18 <xTaskPriorityDisinherit+0xa4>
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a14:	4a0c      	ldr	r2, [pc, #48]	; (8003a48 <xTaskPriorityDisinherit+0xd4>)
 8003a16:	6013      	str	r3, [r2, #0]
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4a09      	ldr	r2, [pc, #36]	; (8003a4c <xTaskPriorityDisinherit+0xd8>)
 8003a26:	441a      	add	r2, r3
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4610      	mov	r0, r2
 8003a30:	f7fe faa1 	bl	8001f76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003a34:	2301      	movs	r3, #1
 8003a36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003a38:	697b      	ldr	r3, [r7, #20]
	}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	200006ec 	.word	0x200006ec
 8003a48:	20000bc8 	.word	0x20000bc8
 8003a4c:	200006f0 	.word	0x200006f0

08003a50 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003a5a:	4b21      	ldr	r3, [pc, #132]	; (8003ae0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a60:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3304      	adds	r3, #4
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fae0 	bl	800202c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	d10a      	bne.n	8003a8a <prvAddCurrentTaskToDelayedList+0x3a>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4619      	mov	r1, r3
 8003a82:	4819      	ldr	r0, [pc, #100]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003a84:	f7fe fa77 	bl	8001f76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a88:	e026      	b.n	8003ad8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4413      	add	r3, r2
 8003a90:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a92:	4b14      	ldr	r3, [pc, #80]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d209      	bcs.n	8003ab6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aa2:	4b12      	ldr	r3, [pc, #72]	; (8003aec <prvAddCurrentTaskToDelayedList+0x9c>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	4b0f      	ldr	r3, [pc, #60]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	3304      	adds	r3, #4
 8003aac:	4619      	mov	r1, r3
 8003aae:	4610      	mov	r0, r2
 8003ab0:	f7fe fa84 	bl	8001fbc <vListInsert>
}
 8003ab4:	e010      	b.n	8003ad8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ab6:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3304      	adds	r3, #4
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4610      	mov	r0, r2
 8003ac4:	f7fe fa7a 	bl	8001fbc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003ac8:	4b0a      	ldr	r3, [pc, #40]	; (8003af4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d202      	bcs.n	8003ad8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003ad2:	4a08      	ldr	r2, [pc, #32]	; (8003af4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	6013      	str	r3, [r2, #0]
}
 8003ad8:	bf00      	nop
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	20000bc4 	.word	0x20000bc4
 8003ae4:	200006ec 	.word	0x200006ec
 8003ae8:	20000bac 	.word	0x20000bac
 8003aec:	20000b7c 	.word	0x20000b7c
 8003af0:	20000b78 	.word	0x20000b78
 8003af4:	20000be0 	.word	0x20000be0

08003af8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08a      	sub	sp, #40	; 0x28
 8003afc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003b02:	f000 facb 	bl	800409c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003b06:	4b1c      	ldr	r3, [pc, #112]	; (8003b78 <xTimerCreateTimerTask+0x80>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d021      	beq.n	8003b52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003b12:	2300      	movs	r3, #0
 8003b14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003b16:	1d3a      	adds	r2, r7, #4
 8003b18:	f107 0108 	add.w	r1, r7, #8
 8003b1c:	f107 030c 	add.w	r3, r7, #12
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fe f9e3 	bl	8001eec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	9202      	str	r2, [sp, #8]
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	2302      	movs	r3, #2
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2300      	movs	r3, #0
 8003b36:	460a      	mov	r2, r1
 8003b38:	4910      	ldr	r1, [pc, #64]	; (8003b7c <xTimerCreateTimerTask+0x84>)
 8003b3a:	4811      	ldr	r0, [pc, #68]	; (8003b80 <xTimerCreateTimerTask+0x88>)
 8003b3c:	f7ff f842 	bl	8002bc4 <xTaskCreateStatic>
 8003b40:	4603      	mov	r3, r0
 8003b42:	4a10      	ldr	r2, [pc, #64]	; (8003b84 <xTimerCreateTimerTask+0x8c>)
 8003b44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003b46:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <xTimerCreateTimerTask+0x8c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10a      	bne.n	8003b6e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b5c:	f383 8811 	msr	BASEPRI, r3
 8003b60:	f3bf 8f6f 	isb	sy
 8003b64:	f3bf 8f4f 	dsb	sy
 8003b68:	613b      	str	r3, [r7, #16]
}
 8003b6a:	bf00      	nop
 8003b6c:	e7fe      	b.n	8003b6c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003b6e:	697b      	ldr	r3, [r7, #20]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	20000c1c 	.word	0x20000c1c
 8003b7c:	0800498c 	.word	0x0800498c
 8003b80:	08003ca5 	.word	0x08003ca5
 8003b84:	20000c20 	.word	0x20000c20

08003b88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08a      	sub	sp, #40	; 0x28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
 8003b94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10a      	bne.n	8003bb6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba4:	f383 8811 	msr	BASEPRI, r3
 8003ba8:	f3bf 8f6f 	isb	sy
 8003bac:	f3bf 8f4f 	dsb	sy
 8003bb0:	623b      	str	r3, [r7, #32]
}
 8003bb2:	bf00      	nop
 8003bb4:	e7fe      	b.n	8003bb4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003bb6:	4b1a      	ldr	r3, [pc, #104]	; (8003c20 <xTimerGenericCommand+0x98>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d02a      	beq.n	8003c14 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b05      	cmp	r3, #5
 8003bce:	dc18      	bgt.n	8003c02 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003bd0:	f7ff feb2 	bl	8003938 <xTaskGetSchedulerState>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d109      	bne.n	8003bee <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003bda:	4b11      	ldr	r3, [pc, #68]	; (8003c20 <xTimerGenericCommand+0x98>)
 8003bdc:	6818      	ldr	r0, [r3, #0]
 8003bde:	f107 0110 	add.w	r1, r7, #16
 8003be2:	2300      	movs	r3, #0
 8003be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003be6:	f7fe fb8b 	bl	8002300 <xQueueGenericSend>
 8003bea:	6278      	str	r0, [r7, #36]	; 0x24
 8003bec:	e012      	b.n	8003c14 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003bee:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <xTimerGenericCommand+0x98>)
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	f107 0110 	add.w	r1, r7, #16
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f7fe fb81 	bl	8002300 <xQueueGenericSend>
 8003bfe:	6278      	str	r0, [r7, #36]	; 0x24
 8003c00:	e008      	b.n	8003c14 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003c02:	4b07      	ldr	r3, [pc, #28]	; (8003c20 <xTimerGenericCommand+0x98>)
 8003c04:	6818      	ldr	r0, [r3, #0]
 8003c06:	f107 0110 	add.w	r1, r7, #16
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	f7fe fc75 	bl	80024fc <xQueueGenericSendFromISR>
 8003c12:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3728      	adds	r7, #40	; 0x28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	20000c1c 	.word	0x20000c1c

08003c24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b088      	sub	sp, #32
 8003c28:	af02      	add	r7, sp, #8
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	; (8003ca0 <prvProcessExpiredTimer+0x7c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	3304      	adds	r3, #4
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fe f9f5 	bl	800202c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d122      	bne.n	8003c90 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	18d1      	adds	r1, r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	6978      	ldr	r0, [r7, #20]
 8003c58:	f000 f8c8 	bl	8003dec <prvInsertTimerInActiveList>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d016      	beq.n	8003c90 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c62:	2300      	movs	r3, #0
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	2300      	movs	r3, #0
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	6978      	ldr	r0, [r7, #20]
 8003c6e:	f7ff ff8b 	bl	8003b88 <xTimerGenericCommand>
 8003c72:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8003c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c7e:	f383 8811 	msr	BASEPRI, r3
 8003c82:	f3bf 8f6f 	isb	sy
 8003c86:	f3bf 8f4f 	dsb	sy
 8003c8a:	60fb      	str	r3, [r7, #12]
}
 8003c8c:	bf00      	nop
 8003c8e:	e7fe      	b.n	8003c8e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	6978      	ldr	r0, [r7, #20]
 8003c96:	4798      	blx	r3
}
 8003c98:	bf00      	nop
 8003c9a:	3718      	adds	r7, #24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	20000c14 	.word	0x20000c14

08003ca4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cac:	f107 0308 	add.w	r3, r7, #8
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 f857 	bl	8003d64 <prvGetNextExpireTime>
 8003cb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4619      	mov	r1, r3
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f803 	bl	8003cc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003cc2:	f000 f8d5 	bl	8003e70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cc6:	e7f1      	b.n	8003cac <prvTimerTask+0x8>

08003cc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003cd2:	f7ff fa4b 	bl	800316c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003cd6:	f107 0308 	add.w	r3, r7, #8
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 f866 	bl	8003dac <prvSampleTimeNow>
 8003ce0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d130      	bne.n	8003d4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10a      	bne.n	8003d04 <prvProcessTimerOrBlockTask+0x3c>
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d806      	bhi.n	8003d04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003cf6:	f7ff fa47 	bl	8003188 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cfa:	68f9      	ldr	r1, [r7, #12]
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7ff ff91 	bl	8003c24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003d02:	e024      	b.n	8003d4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003d0a:	4b13      	ldr	r3, [pc, #76]	; (8003d58 <prvProcessTimerOrBlockTask+0x90>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003d1c:	4b0f      	ldr	r3, [pc, #60]	; (8003d5c <prvProcessTimerOrBlockTask+0x94>)
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	4619      	mov	r1, r3
 8003d2a:	f7fe ff17 	bl	8002b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003d2e:	f7ff fa2b 	bl	8003188 <xTaskResumeAll>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10a      	bne.n	8003d4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003d38:	4b09      	ldr	r3, [pc, #36]	; (8003d60 <prvProcessTimerOrBlockTask+0x98>)
 8003d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	f3bf 8f4f 	dsb	sy
 8003d44:	f3bf 8f6f 	isb	sy
}
 8003d48:	e001      	b.n	8003d4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003d4a:	f7ff fa1d 	bl	8003188 <xTaskResumeAll>
}
 8003d4e:	bf00      	nop
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000c18 	.word	0x20000c18
 8003d5c:	20000c1c 	.word	0x20000c1c
 8003d60:	e000ed04 	.word	0xe000ed04

08003d64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d6c:	4b0e      	ldr	r3, [pc, #56]	; (8003da8 <prvGetNextExpireTime+0x44>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	bf0c      	ite	eq
 8003d76:	2301      	moveq	r3, #1
 8003d78:	2300      	movne	r3, #0
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d105      	bne.n	8003d96 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d8a:	4b07      	ldr	r3, [pc, #28]	; (8003da8 <prvGetNextExpireTime+0x44>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	e001      	b.n	8003d9a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	20000c14 	.word	0x20000c14

08003dac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003db4:	f7ff fa86 	bl	80032c4 <xTaskGetTickCount>
 8003db8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003dba:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <prvSampleTimeNow+0x3c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d205      	bcs.n	8003dd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003dc4:	f000 f908 	bl	8003fd8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e002      	b.n	8003dd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003dd6:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <prvSampleTimeNow+0x3c>)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20000c24 	.word	0x20000c24

08003dec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
 8003df8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d812      	bhi.n	8003e38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	1ad2      	subs	r2, r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d302      	bcc.n	8003e26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003e20:	2301      	movs	r3, #1
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	e01b      	b.n	8003e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003e26:	4b10      	ldr	r3, [pc, #64]	; (8003e68 <prvInsertTimerInActiveList+0x7c>)
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4610      	mov	r0, r2
 8003e32:	f7fe f8c3 	bl	8001fbc <vListInsert>
 8003e36:	e012      	b.n	8003e5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d206      	bcs.n	8003e4e <prvInsertTimerInActiveList+0x62>
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d302      	bcc.n	8003e4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	e007      	b.n	8003e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e4e:	4b07      	ldr	r3, [pc, #28]	; (8003e6c <prvInsertTimerInActiveList+0x80>)
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	3304      	adds	r3, #4
 8003e56:	4619      	mov	r1, r3
 8003e58:	4610      	mov	r0, r2
 8003e5a:	f7fe f8af 	bl	8001fbc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003e5e:	697b      	ldr	r3, [r7, #20]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	20000c18 	.word	0x20000c18
 8003e6c:	20000c14 	.word	0x20000c14

08003e70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08e      	sub	sp, #56	; 0x38
 8003e74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e76:	e09d      	b.n	8003fb4 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	da18      	bge.n	8003eb0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003e7e:	1d3b      	adds	r3, r7, #4
 8003e80:	3304      	adds	r3, #4
 8003e82:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10a      	bne.n	8003ea0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	61fb      	str	r3, [r7, #28]
}
 8003e9c:	bf00      	nop
 8003e9e:	e7fe      	b.n	8003e9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ea6:	6850      	ldr	r0, [r2, #4]
 8003ea8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eaa:	6892      	ldr	r2, [r2, #8]
 8003eac:	4611      	mov	r1, r2
 8003eae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	db7d      	blt.n	8003fb2 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d004      	beq.n	8003ecc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe f8b0 	bl	800202c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ecc:	463b      	mov	r3, r7
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff ff6c 	bl	8003dac <prvSampleTimeNow>
 8003ed4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b09      	cmp	r3, #9
 8003eda:	d86b      	bhi.n	8003fb4 <prvProcessReceivedCommands+0x144>
 8003edc:	a201      	add	r2, pc, #4	; (adr r2, 8003ee4 <prvProcessReceivedCommands+0x74>)
 8003ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee2:	bf00      	nop
 8003ee4:	08003f0d 	.word	0x08003f0d
 8003ee8:	08003f0d 	.word	0x08003f0d
 8003eec:	08003f0d 	.word	0x08003f0d
 8003ef0:	08003fb5 	.word	0x08003fb5
 8003ef4:	08003f69 	.word	0x08003f69
 8003ef8:	08003fa1 	.word	0x08003fa1
 8003efc:	08003f0d 	.word	0x08003f0d
 8003f00:	08003f0d 	.word	0x08003f0d
 8003f04:	08003fb5 	.word	0x08003fb5
 8003f08:	08003f69 	.word	0x08003f69
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	18d1      	adds	r1, r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f1a:	f7ff ff67 	bl	8003dec <prvInsertTimerInActiveList>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d047      	beq.n	8003fb4 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f2a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d13f      	bne.n	8003fb4 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	441a      	add	r2, r3
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	2300      	movs	r3, #0
 8003f42:	2100      	movs	r1, #0
 8003f44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f46:	f7ff fe1f 	bl	8003b88 <xTimerGenericCommand>
 8003f4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d130      	bne.n	8003fb4 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8003f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f56:	f383 8811 	msr	BASEPRI, r3
 8003f5a:	f3bf 8f6f 	isb	sy
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	61bb      	str	r3, [r7, #24]
}
 8003f64:	bf00      	nop
 8003f66:	e7fe      	b.n	8003f66 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10a      	bne.n	8003f8c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8003f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f7a:	f383 8811 	msr	BASEPRI, r3
 8003f7e:	f3bf 8f6f 	isb	sy
 8003f82:	f3bf 8f4f 	dsb	sy
 8003f86:	617b      	str	r3, [r7, #20]
}
 8003f88:	bf00      	nop
 8003f8a:	e7fe      	b.n	8003f8a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8e:	699a      	ldr	r2, [r3, #24]
 8003f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f92:	18d1      	adds	r1, r2, r3
 8003f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f9a:	f7ff ff27 	bl	8003dec <prvInsertTimerInActiveList>
					break;
 8003f9e:	e009      	b.n	8003fb4 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d104      	bne.n	8003fb4 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8003faa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fac:	f000 fb6a 	bl	8004684 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003fb0:	e000      	b.n	8003fb4 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003fb2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fb4:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <prvProcessReceivedCommands+0x164>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	1d39      	adds	r1, r7, #4
 8003fba:	2200      	movs	r2, #0
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fe fb35 	bl	800262c <xQueueReceive>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f47f af57 	bne.w	8003e78 <prvProcessReceivedCommands+0x8>
	}
}
 8003fca:	bf00      	nop
 8003fcc:	bf00      	nop
 8003fce:	3730      	adds	r7, #48	; 0x30
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	20000c1c 	.word	0x20000c1c

08003fd8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fde:	e045      	b.n	800406c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003fe0:	4b2c      	ldr	r3, [pc, #176]	; (8004094 <prvSwitchTimerLists+0xbc>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003fea:	4b2a      	ldr	r3, [pc, #168]	; (8004094 <prvSwitchTimerLists+0xbc>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fe f817 	bl	800202c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d12e      	bne.n	800406c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4413      	add	r3, r2
 8004016:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	429a      	cmp	r2, r3
 800401e:	d90e      	bls.n	800403e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800402c:	4b19      	ldr	r3, [pc, #100]	; (8004094 <prvSwitchTimerLists+0xbc>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3304      	adds	r3, #4
 8004034:	4619      	mov	r1, r3
 8004036:	4610      	mov	r0, r2
 8004038:	f7fd ffc0 	bl	8001fbc <vListInsert>
 800403c:	e016      	b.n	800406c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800403e:	2300      	movs	r3, #0
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	2300      	movs	r3, #0
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	2100      	movs	r1, #0
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f7ff fd9d 	bl	8003b88 <xTimerGenericCommand>
 800404e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <prvSwitchTimerLists+0x94>
	__asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	603b      	str	r3, [r7, #0]
}
 8004068:	bf00      	nop
 800406a:	e7fe      	b.n	800406a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800406c:	4b09      	ldr	r3, [pc, #36]	; (8004094 <prvSwitchTimerLists+0xbc>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1b4      	bne.n	8003fe0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004076:	4b07      	ldr	r3, [pc, #28]	; (8004094 <prvSwitchTimerLists+0xbc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800407c:	4b06      	ldr	r3, [pc, #24]	; (8004098 <prvSwitchTimerLists+0xc0>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a04      	ldr	r2, [pc, #16]	; (8004094 <prvSwitchTimerLists+0xbc>)
 8004082:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004084:	4a04      	ldr	r2, [pc, #16]	; (8004098 <prvSwitchTimerLists+0xc0>)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	6013      	str	r3, [r2, #0]
}
 800408a:	bf00      	nop
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20000c14 	.word	0x20000c14
 8004098:	20000c18 	.word	0x20000c18

0800409c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80040a2:	f000 f92b 	bl	80042fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80040a6:	4b15      	ldr	r3, [pc, #84]	; (80040fc <prvCheckForValidListAndQueue+0x60>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d120      	bne.n	80040f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80040ae:	4814      	ldr	r0, [pc, #80]	; (8004100 <prvCheckForValidListAndQueue+0x64>)
 80040b0:	f7fd ff36 	bl	8001f20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80040b4:	4813      	ldr	r0, [pc, #76]	; (8004104 <prvCheckForValidListAndQueue+0x68>)
 80040b6:	f7fd ff33 	bl	8001f20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80040ba:	4b13      	ldr	r3, [pc, #76]	; (8004108 <prvCheckForValidListAndQueue+0x6c>)
 80040bc:	4a10      	ldr	r2, [pc, #64]	; (8004100 <prvCheckForValidListAndQueue+0x64>)
 80040be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80040c0:	4b12      	ldr	r3, [pc, #72]	; (800410c <prvCheckForValidListAndQueue+0x70>)
 80040c2:	4a10      	ldr	r2, [pc, #64]	; (8004104 <prvCheckForValidListAndQueue+0x68>)
 80040c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80040c6:	2300      	movs	r3, #0
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	4b11      	ldr	r3, [pc, #68]	; (8004110 <prvCheckForValidListAndQueue+0x74>)
 80040cc:	4a11      	ldr	r2, [pc, #68]	; (8004114 <prvCheckForValidListAndQueue+0x78>)
 80040ce:	2110      	movs	r1, #16
 80040d0:	200a      	movs	r0, #10
 80040d2:	f7fe f83d 	bl	8002150 <xQueueGenericCreateStatic>
 80040d6:	4603      	mov	r3, r0
 80040d8:	4a08      	ldr	r2, [pc, #32]	; (80040fc <prvCheckForValidListAndQueue+0x60>)
 80040da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80040dc:	4b07      	ldr	r3, [pc, #28]	; (80040fc <prvCheckForValidListAndQueue+0x60>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <prvCheckForValidListAndQueue+0x60>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	490b      	ldr	r1, [pc, #44]	; (8004118 <prvCheckForValidListAndQueue+0x7c>)
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fe fd0e 	bl	8002b0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040f0:	f000 f934 	bl	800435c <vPortExitCritical>
}
 80040f4:	bf00      	nop
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000c1c 	.word	0x20000c1c
 8004100:	20000bec 	.word	0x20000bec
 8004104:	20000c00 	.word	0x20000c00
 8004108:	20000c14 	.word	0x20000c14
 800410c:	20000c18 	.word	0x20000c18
 8004110:	20000cc8 	.word	0x20000cc8
 8004114:	20000c28 	.word	0x20000c28
 8004118:	08004994 	.word	0x08004994

0800411c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	3b04      	subs	r3, #4
 800412c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004134:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	3b04      	subs	r3, #4
 800413a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f023 0201 	bic.w	r2, r3, #1
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	3b04      	subs	r3, #4
 800414a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800414c:	4a08      	ldr	r2, [pc, #32]	; (8004170 <pxPortInitialiseStack+0x54>)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3b14      	subs	r3, #20
 8004156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3b20      	subs	r3, #32
 8004162:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004164:	68fb      	ldr	r3, [r7, #12]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	bc80      	pop	{r7}
 800416e:	4770      	bx	lr
 8004170:	08004175 	.word	0x08004175

08004174 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800417a:	2300      	movs	r3, #0
 800417c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800417e:	4b12      	ldr	r3, [pc, #72]	; (80041c8 <prvTaskExitError+0x54>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004186:	d00a      	beq.n	800419e <prvTaskExitError+0x2a>
	__asm volatile
 8004188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418c:	f383 8811 	msr	BASEPRI, r3
 8004190:	f3bf 8f6f 	isb	sy
 8004194:	f3bf 8f4f 	dsb	sy
 8004198:	60fb      	str	r3, [r7, #12]
}
 800419a:	bf00      	nop
 800419c:	e7fe      	b.n	800419c <prvTaskExitError+0x28>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	60bb      	str	r3, [r7, #8]
}
 80041b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80041b2:	bf00      	nop
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0fc      	beq.n	80041b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80041ba:	bf00      	nop
 80041bc:	bf00      	nop
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	2000000c 	.word	0x2000000c
 80041cc:	00000000 	.word	0x00000000

080041d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80041d0:	4b07      	ldr	r3, [pc, #28]	; (80041f0 <pxCurrentTCBConst2>)
 80041d2:	6819      	ldr	r1, [r3, #0]
 80041d4:	6808      	ldr	r0, [r1, #0]
 80041d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80041da:	f380 8809 	msr	PSP, r0
 80041de:	f3bf 8f6f 	isb	sy
 80041e2:	f04f 0000 	mov.w	r0, #0
 80041e6:	f380 8811 	msr	BASEPRI, r0
 80041ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80041ee:	4770      	bx	lr

080041f0 <pxCurrentTCBConst2>:
 80041f0:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop

080041f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80041f8:	4806      	ldr	r0, [pc, #24]	; (8004214 <prvPortStartFirstTask+0x1c>)
 80041fa:	6800      	ldr	r0, [r0, #0]
 80041fc:	6800      	ldr	r0, [r0, #0]
 80041fe:	f380 8808 	msr	MSP, r0
 8004202:	b662      	cpsie	i
 8004204:	b661      	cpsie	f
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	df00      	svc	0
 8004210:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004212:	bf00      	nop
 8004214:	e000ed08 	.word	0xe000ed08

08004218 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800421e:	4b32      	ldr	r3, [pc, #200]	; (80042e8 <xPortStartScheduler+0xd0>)
 8004220:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	b2db      	uxtb	r3, r3
 8004228:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	22ff      	movs	r2, #255	; 0xff
 800422e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004238:	78fb      	ldrb	r3, [r7, #3]
 800423a:	b2db      	uxtb	r3, r3
 800423c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004240:	b2da      	uxtb	r2, r3
 8004242:	4b2a      	ldr	r3, [pc, #168]	; (80042ec <xPortStartScheduler+0xd4>)
 8004244:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004246:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004248:	2207      	movs	r2, #7
 800424a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800424c:	e009      	b.n	8004262 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800424e:	4b28      	ldr	r3, [pc, #160]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	3b01      	subs	r3, #1
 8004254:	4a26      	ldr	r2, [pc, #152]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004256:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	b2db      	uxtb	r3, r3
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	b2db      	uxtb	r3, r3
 8004260:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	b2db      	uxtb	r3, r3
 8004266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426a:	2b80      	cmp	r3, #128	; 0x80
 800426c:	d0ef      	beq.n	800424e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800426e:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f1c3 0307 	rsb	r3, r3, #7
 8004276:	2b04      	cmp	r3, #4
 8004278:	d00a      	beq.n	8004290 <xPortStartScheduler+0x78>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	60bb      	str	r3, [r7, #8]
}
 800428c:	bf00      	nop
 800428e:	e7fe      	b.n	800428e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004290:	4b17      	ldr	r3, [pc, #92]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	4a16      	ldr	r2, [pc, #88]	; (80042f0 <xPortStartScheduler+0xd8>)
 8004298:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800429a:	4b15      	ldr	r3, [pc, #84]	; (80042f0 <xPortStartScheduler+0xd8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042a2:	4a13      	ldr	r2, [pc, #76]	; (80042f0 <xPortStartScheduler+0xd8>)
 80042a4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80042ae:	4b11      	ldr	r3, [pc, #68]	; (80042f4 <xPortStartScheduler+0xdc>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a10      	ldr	r2, [pc, #64]	; (80042f4 <xPortStartScheduler+0xdc>)
 80042b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80042b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80042ba:	4b0e      	ldr	r3, [pc, #56]	; (80042f4 <xPortStartScheduler+0xdc>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a0d      	ldr	r2, [pc, #52]	; (80042f4 <xPortStartScheduler+0xdc>)
 80042c0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80042c4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80042c6:	f000 f8b9 	bl	800443c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80042ca:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <xPortStartScheduler+0xe0>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80042d0:	f7ff ff92 	bl	80041f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80042d4:	f7ff f8c2 	bl	800345c <vTaskSwitchContext>
	prvTaskExitError();
 80042d8:	f7ff ff4c 	bl	8004174 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	e000e400 	.word	0xe000e400
 80042ec:	20000d18 	.word	0x20000d18
 80042f0:	20000d1c 	.word	0x20000d1c
 80042f4:	e000ed20 	.word	0xe000ed20
 80042f8:	2000000c 	.word	0x2000000c

080042fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
	__asm volatile
 8004302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004306:	f383 8811 	msr	BASEPRI, r3
 800430a:	f3bf 8f6f 	isb	sy
 800430e:	f3bf 8f4f 	dsb	sy
 8004312:	607b      	str	r3, [r7, #4]
}
 8004314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004316:	4b0f      	ldr	r3, [pc, #60]	; (8004354 <vPortEnterCritical+0x58>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3301      	adds	r3, #1
 800431c:	4a0d      	ldr	r2, [pc, #52]	; (8004354 <vPortEnterCritical+0x58>)
 800431e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004320:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <vPortEnterCritical+0x58>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d10f      	bne.n	8004348 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004328:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <vPortEnterCritical+0x5c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <vPortEnterCritical+0x4c>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	603b      	str	r3, [r7, #0]
}
 8004344:	bf00      	nop
 8004346:	e7fe      	b.n	8004346 <vPortEnterCritical+0x4a>
	}
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	bc80      	pop	{r7}
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	2000000c 	.word	0x2000000c
 8004358:	e000ed04 	.word	0xe000ed04

0800435c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004362:	4b11      	ldr	r3, [pc, #68]	; (80043a8 <vPortExitCritical+0x4c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10a      	bne.n	8004380 <vPortExitCritical+0x24>
	__asm volatile
 800436a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436e:	f383 8811 	msr	BASEPRI, r3
 8004372:	f3bf 8f6f 	isb	sy
 8004376:	f3bf 8f4f 	dsb	sy
 800437a:	607b      	str	r3, [r7, #4]
}
 800437c:	bf00      	nop
 800437e:	e7fe      	b.n	800437e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004380:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <vPortExitCritical+0x4c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3b01      	subs	r3, #1
 8004386:	4a08      	ldr	r2, [pc, #32]	; (80043a8 <vPortExitCritical+0x4c>)
 8004388:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800438a:	4b07      	ldr	r3, [pc, #28]	; (80043a8 <vPortExitCritical+0x4c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d105      	bne.n	800439e <vPortExitCritical+0x42>
 8004392:	2300      	movs	r3, #0
 8004394:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	f383 8811 	msr	BASEPRI, r3
}
 800439c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bc80      	pop	{r7}
 80043a6:	4770      	bx	lr
 80043a8:	2000000c 	.word	0x2000000c
 80043ac:	00000000 	.word	0x00000000

080043b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80043b0:	f3ef 8009 	mrs	r0, PSP
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <pxCurrentTCBConst>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80043c0:	6010      	str	r0, [r2, #0]
 80043c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80043c6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80043ca:	f380 8811 	msr	BASEPRI, r0
 80043ce:	f7ff f845 	bl	800345c <vTaskSwitchContext>
 80043d2:	f04f 0000 	mov.w	r0, #0
 80043d6:	f380 8811 	msr	BASEPRI, r0
 80043da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80043de:	6819      	ldr	r1, [r3, #0]
 80043e0:	6808      	ldr	r0, [r1, #0]
 80043e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80043e6:	f380 8809 	msr	PSP, r0
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	4770      	bx	lr

080043f0 <pxCurrentTCBConst>:
 80043f0:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80043f4:	bf00      	nop
 80043f6:	bf00      	nop

080043f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
	__asm volatile
 80043fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004402:	f383 8811 	msr	BASEPRI, r3
 8004406:	f3bf 8f6f 	isb	sy
 800440a:	f3bf 8f4f 	dsb	sy
 800440e:	607b      	str	r3, [r7, #4]
}
 8004410:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004412:	f7fe ff65 	bl	80032e0 <xTaskIncrementTick>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800441c:	4b06      	ldr	r3, [pc, #24]	; (8004438 <xPortSysTickHandler+0x40>)
 800441e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	2300      	movs	r3, #0
 8004426:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	f383 8811 	msr	BASEPRI, r3
}
 800442e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	e000ed04 	.word	0xe000ed04

0800443c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <vPortSetupTimerInterrupt+0x30>)
 8004442:	2200      	movs	r2, #0
 8004444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004446:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <vPortSetupTimerInterrupt+0x34>)
 8004448:	2200      	movs	r2, #0
 800444a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800444c:	4b09      	ldr	r3, [pc, #36]	; (8004474 <vPortSetupTimerInterrupt+0x38>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a09      	ldr	r2, [pc, #36]	; (8004478 <vPortSetupTimerInterrupt+0x3c>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	4a08      	ldr	r2, [pc, #32]	; (800447c <vPortSetupTimerInterrupt+0x40>)
 800445a:	3b01      	subs	r3, #1
 800445c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800445e:	4b03      	ldr	r3, [pc, #12]	; (800446c <vPortSetupTimerInterrupt+0x30>)
 8004460:	2207      	movs	r2, #7
 8004462:	601a      	str	r2, [r3, #0]
}
 8004464:	bf00      	nop
 8004466:	46bd      	mov	sp, r7
 8004468:	bc80      	pop	{r7}
 800446a:	4770      	bx	lr
 800446c:	e000e010 	.word	0xe000e010
 8004470:	e000e018 	.word	0xe000e018
 8004474:	20000000 	.word	0x20000000
 8004478:	51eb851f 	.word	0x51eb851f
 800447c:	e000e014 	.word	0xe000e014

08004480 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004486:	f3ef 8305 	mrs	r3, IPSR
 800448a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b0f      	cmp	r3, #15
 8004490:	d914      	bls.n	80044bc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004492:	4a16      	ldr	r2, [pc, #88]	; (80044ec <vPortValidateInterruptPriority+0x6c>)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4413      	add	r3, r2
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800449c:	4b14      	ldr	r3, [pc, #80]	; (80044f0 <vPortValidateInterruptPriority+0x70>)
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	7afa      	ldrb	r2, [r7, #11]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d20a      	bcs.n	80044bc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80044a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	607b      	str	r3, [r7, #4]
}
 80044b8:	bf00      	nop
 80044ba:	e7fe      	b.n	80044ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80044bc:	4b0d      	ldr	r3, [pc, #52]	; (80044f4 <vPortValidateInterruptPriority+0x74>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80044c4:	4b0c      	ldr	r3, [pc, #48]	; (80044f8 <vPortValidateInterruptPriority+0x78>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d90a      	bls.n	80044e2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80044cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	603b      	str	r3, [r7, #0]
}
 80044de:	bf00      	nop
 80044e0:	e7fe      	b.n	80044e0 <vPortValidateInterruptPriority+0x60>
	}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	e000e3f0 	.word	0xe000e3f0
 80044f0:	20000d18 	.word	0x20000d18
 80044f4:	e000ed0c 	.word	0xe000ed0c
 80044f8:	20000d1c 	.word	0x20000d1c

080044fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08a      	sub	sp, #40	; 0x28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004504:	2300      	movs	r3, #0
 8004506:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004508:	f7fe fe30 	bl	800316c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800450c:	4b58      	ldr	r3, [pc, #352]	; (8004670 <pvPortMalloc+0x174>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004514:	f000 f910 	bl	8004738 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004518:	4b56      	ldr	r3, [pc, #344]	; (8004674 <pvPortMalloc+0x178>)
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4013      	ands	r3, r2
 8004520:	2b00      	cmp	r3, #0
 8004522:	f040 808e 	bne.w	8004642 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d01d      	beq.n	8004568 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800452c:	2208      	movs	r2, #8
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4413      	add	r3, r2
 8004532:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	2b00      	cmp	r3, #0
 800453c:	d014      	beq.n	8004568 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f023 0307 	bic.w	r3, r3, #7
 8004544:	3308      	adds	r3, #8
 8004546:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f003 0307 	and.w	r3, r3, #7
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <pvPortMalloc+0x6c>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	617b      	str	r3, [r7, #20]
}
 8004564:	bf00      	nop
 8004566:	e7fe      	b.n	8004566 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d069      	beq.n	8004642 <pvPortMalloc+0x146>
 800456e:	4b42      	ldr	r3, [pc, #264]	; (8004678 <pvPortMalloc+0x17c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	429a      	cmp	r2, r3
 8004576:	d864      	bhi.n	8004642 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004578:	4b40      	ldr	r3, [pc, #256]	; (800467c <pvPortMalloc+0x180>)
 800457a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800457c:	4b3f      	ldr	r3, [pc, #252]	; (800467c <pvPortMalloc+0x180>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004582:	e004      	b.n	800458e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	429a      	cmp	r2, r3
 8004596:	d903      	bls.n	80045a0 <pvPortMalloc+0xa4>
 8004598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1f1      	bne.n	8004584 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80045a0:	4b33      	ldr	r3, [pc, #204]	; (8004670 <pvPortMalloc+0x174>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d04b      	beq.n	8004642 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2208      	movs	r2, #8
 80045b0:	4413      	add	r3, r2
 80045b2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80045b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	1ad2      	subs	r2, r2, r3
 80045c4:	2308      	movs	r3, #8
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d91f      	bls.n	800460c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80045cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4413      	add	r3, r2
 80045d2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <pvPortMalloc+0xf8>
	__asm volatile
 80045de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e2:	f383 8811 	msr	BASEPRI, r3
 80045e6:	f3bf 8f6f 	isb	sy
 80045ea:	f3bf 8f4f 	dsb	sy
 80045ee:	613b      	str	r3, [r7, #16]
}
 80045f0:	bf00      	nop
 80045f2:	e7fe      	b.n	80045f2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	1ad2      	subs	r2, r2, r3
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004606:	69b8      	ldr	r0, [r7, #24]
 8004608:	f000 f8f8 	bl	80047fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800460c:	4b1a      	ldr	r3, [pc, #104]	; (8004678 <pvPortMalloc+0x17c>)
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	4a18      	ldr	r2, [pc, #96]	; (8004678 <pvPortMalloc+0x17c>)
 8004618:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800461a:	4b17      	ldr	r3, [pc, #92]	; (8004678 <pvPortMalloc+0x17c>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	4b18      	ldr	r3, [pc, #96]	; (8004680 <pvPortMalloc+0x184>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d203      	bcs.n	800462e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004626:	4b14      	ldr	r3, [pc, #80]	; (8004678 <pvPortMalloc+0x17c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a15      	ldr	r2, [pc, #84]	; (8004680 <pvPortMalloc+0x184>)
 800462c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800462e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	4b10      	ldr	r3, [pc, #64]	; (8004674 <pvPortMalloc+0x178>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	431a      	orrs	r2, r3
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800463c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004642:	f7fe fda1 	bl	8003188 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	f003 0307 	and.w	r3, r3, #7
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00a      	beq.n	8004666 <pvPortMalloc+0x16a>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	60fb      	str	r3, [r7, #12]
}
 8004662:	bf00      	nop
 8004664:	e7fe      	b.n	8004664 <pvPortMalloc+0x168>
	return pvReturn;
 8004666:	69fb      	ldr	r3, [r7, #28]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3728      	adds	r7, #40	; 0x28
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20001928 	.word	0x20001928
 8004674:	20001934 	.word	0x20001934
 8004678:	2000192c 	.word	0x2000192c
 800467c:	20001920 	.word	0x20001920
 8004680:	20001930 	.word	0x20001930

08004684 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d048      	beq.n	8004728 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004696:	2308      	movs	r3, #8
 8004698:	425b      	negs	r3, r3
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	4413      	add	r3, r2
 800469e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	685a      	ldr	r2, [r3, #4]
 80046a8:	4b21      	ldr	r3, [pc, #132]	; (8004730 <vPortFree+0xac>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4013      	ands	r3, r2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <vPortFree+0x44>
	__asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	60fb      	str	r3, [r7, #12]
}
 80046c4:	bf00      	nop
 80046c6:	e7fe      	b.n	80046c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00a      	beq.n	80046e6 <vPortFree+0x62>
	__asm volatile
 80046d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d4:	f383 8811 	msr	BASEPRI, r3
 80046d8:	f3bf 8f6f 	isb	sy
 80046dc:	f3bf 8f4f 	dsb	sy
 80046e0:	60bb      	str	r3, [r7, #8]
}
 80046e2:	bf00      	nop
 80046e4:	e7fe      	b.n	80046e4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	4b11      	ldr	r3, [pc, #68]	; (8004730 <vPortFree+0xac>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4013      	ands	r3, r2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d019      	beq.n	8004728 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d115      	bne.n	8004728 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <vPortFree+0xac>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	43db      	mvns	r3, r3
 8004706:	401a      	ands	r2, r3
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800470c:	f7fe fd2e 	bl	800316c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	4b07      	ldr	r3, [pc, #28]	; (8004734 <vPortFree+0xb0>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4413      	add	r3, r2
 800471a:	4a06      	ldr	r2, [pc, #24]	; (8004734 <vPortFree+0xb0>)
 800471c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800471e:	6938      	ldr	r0, [r7, #16]
 8004720:	f000 f86c 	bl	80047fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004724:	f7fe fd30 	bl	8003188 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004728:	bf00      	nop
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20001934 	.word	0x20001934
 8004734:	2000192c 	.word	0x2000192c

08004738 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800473e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004742:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004744:	4b27      	ldr	r3, [pc, #156]	; (80047e4 <prvHeapInit+0xac>)
 8004746:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	3307      	adds	r3, #7
 8004756:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0307 	bic.w	r3, r3, #7
 800475e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004760:	68ba      	ldr	r2, [r7, #8]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	4a1f      	ldr	r2, [pc, #124]	; (80047e4 <prvHeapInit+0xac>)
 8004768:	4413      	add	r3, r2
 800476a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004770:	4a1d      	ldr	r2, [pc, #116]	; (80047e8 <prvHeapInit+0xb0>)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004776:	4b1c      	ldr	r3, [pc, #112]	; (80047e8 <prvHeapInit+0xb0>)
 8004778:	2200      	movs	r2, #0
 800477a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	4413      	add	r3, r2
 8004782:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004784:	2208      	movs	r2, #8
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0307 	bic.w	r3, r3, #7
 8004792:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4a15      	ldr	r2, [pc, #84]	; (80047ec <prvHeapInit+0xb4>)
 8004798:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800479a:	4b14      	ldr	r3, [pc, #80]	; (80047ec <prvHeapInit+0xb4>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2200      	movs	r2, #0
 80047a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80047a2:	4b12      	ldr	r3, [pc, #72]	; (80047ec <prvHeapInit+0xb4>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	1ad2      	subs	r2, r2, r3
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80047b8:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <prvHeapInit+0xb4>)
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4a0a      	ldr	r2, [pc, #40]	; (80047f0 <prvHeapInit+0xb8>)
 80047c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	4a09      	ldr	r2, [pc, #36]	; (80047f4 <prvHeapInit+0xbc>)
 80047ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <prvHeapInit+0xc0>)
 80047d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80047d6:	601a      	str	r2, [r3, #0]
}
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	20000d20 	.word	0x20000d20
 80047e8:	20001920 	.word	0x20001920
 80047ec:	20001928 	.word	0x20001928
 80047f0:	20001930 	.word	0x20001930
 80047f4:	2000192c 	.word	0x2000192c
 80047f8:	20001934 	.word	0x20001934

080047fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004804:	4b27      	ldr	r3, [pc, #156]	; (80048a4 <prvInsertBlockIntoFreeList+0xa8>)
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	e002      	b.n	8004810 <prvInsertBlockIntoFreeList+0x14>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60fb      	str	r3, [r7, #12]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	429a      	cmp	r2, r3
 8004818:	d8f7      	bhi.n	800480a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	4413      	add	r3, r2
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	429a      	cmp	r2, r3
 800482a:	d108      	bne.n	800483e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	441a      	add	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	441a      	add	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d118      	bne.n	8004884 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b14      	ldr	r3, [pc, #80]	; (80048a8 <prvInsertBlockIntoFreeList+0xac>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d00d      	beq.n	800487a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	441a      	add	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	e008      	b.n	800488c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800487a:	4b0b      	ldr	r3, [pc, #44]	; (80048a8 <prvInsertBlockIntoFreeList+0xac>)
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	e003      	b.n	800488c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	429a      	cmp	r2, r3
 8004892:	d002      	beq.n	800489a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800489a:	bf00      	nop
 800489c:	3714      	adds	r7, #20
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr
 80048a4:	20001920 	.word	0x20001920
 80048a8:	20001928 	.word	0x20001928

080048ac <__libc_init_array>:
 80048ac:	b570      	push	{r4, r5, r6, lr}
 80048ae:	2600      	movs	r6, #0
 80048b0:	4d0c      	ldr	r5, [pc, #48]	; (80048e4 <__libc_init_array+0x38>)
 80048b2:	4c0d      	ldr	r4, [pc, #52]	; (80048e8 <__libc_init_array+0x3c>)
 80048b4:	1b64      	subs	r4, r4, r5
 80048b6:	10a4      	asrs	r4, r4, #2
 80048b8:	42a6      	cmp	r6, r4
 80048ba:	d109      	bne.n	80048d0 <__libc_init_array+0x24>
 80048bc:	f000 f830 	bl	8004920 <_init>
 80048c0:	2600      	movs	r6, #0
 80048c2:	4d0a      	ldr	r5, [pc, #40]	; (80048ec <__libc_init_array+0x40>)
 80048c4:	4c0a      	ldr	r4, [pc, #40]	; (80048f0 <__libc_init_array+0x44>)
 80048c6:	1b64      	subs	r4, r4, r5
 80048c8:	10a4      	asrs	r4, r4, #2
 80048ca:	42a6      	cmp	r6, r4
 80048cc:	d105      	bne.n	80048da <__libc_init_array+0x2e>
 80048ce:	bd70      	pop	{r4, r5, r6, pc}
 80048d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048d4:	4798      	blx	r3
 80048d6:	3601      	adds	r6, #1
 80048d8:	e7ee      	b.n	80048b8 <__libc_init_array+0xc>
 80048da:	f855 3b04 	ldr.w	r3, [r5], #4
 80048de:	4798      	blx	r3
 80048e0:	3601      	adds	r6, #1
 80048e2:	e7f2      	b.n	80048ca <__libc_init_array+0x1e>
 80048e4:	08004a38 	.word	0x08004a38
 80048e8:	08004a38 	.word	0x08004a38
 80048ec:	08004a38 	.word	0x08004a38
 80048f0:	08004a3c 	.word	0x08004a3c

080048f4 <memcpy>:
 80048f4:	440a      	add	r2, r1
 80048f6:	4291      	cmp	r1, r2
 80048f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80048fc:	d100      	bne.n	8004900 <memcpy+0xc>
 80048fe:	4770      	bx	lr
 8004900:	b510      	push	{r4, lr}
 8004902:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004906:	4291      	cmp	r1, r2
 8004908:	f803 4f01 	strb.w	r4, [r3, #1]!
 800490c:	d1f9      	bne.n	8004902 <memcpy+0xe>
 800490e:	bd10      	pop	{r4, pc}

08004910 <memset>:
 8004910:	4603      	mov	r3, r0
 8004912:	4402      	add	r2, r0
 8004914:	4293      	cmp	r3, r2
 8004916:	d100      	bne.n	800491a <memset+0xa>
 8004918:	4770      	bx	lr
 800491a:	f803 1b01 	strb.w	r1, [r3], #1
 800491e:	e7f9      	b.n	8004914 <memset+0x4>

08004920 <_init>:
 8004920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004922:	bf00      	nop
 8004924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004926:	bc08      	pop	{r3}
 8004928:	469e      	mov	lr, r3
 800492a:	4770      	bx	lr

0800492c <_fini>:
 800492c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492e:	bf00      	nop
 8004930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004932:	bc08      	pop	{r3}
 8004934:	469e      	mov	lr, r3
 8004936:	4770      	bx	lr
