=====
SETUP
-3.664
42.914
39.250
cpu_1/IDEX_instr_rs2_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n31_s0
5.784
6.829
cpu_1/control_bypass_ex/n32_s0
6.829
6.886
cpu_1/control_bypass_ex/n33_s0
6.886
6.943
cpu_1/control_bypass_ex/n34_s0
6.943
7.000
cpu_1/n2123_s3
8.058
9.090
cpu_1/n2114_s4
13.857
14.659
cpu_1/n2114_s5
15.078
16.177
cpu_1/ALUInB_10_s2
17.636
18.668
cpu_1/cpu_alu/unsigned_sub_10_s
20.143
20.693
cpu_1/cpu_alu/unsigned_sub_11_s
20.693
20.750
cpu_1/cpu_alu/unsigned_sub_12_s
20.750
20.807
cpu_1/cpu_alu/unsigned_sub_13_s
20.807
20.864
cpu_1/cpu_alu/unsigned_sub_14_s
20.864
20.921
cpu_1/cpu_alu/unsigned_sub_15_s
20.921
20.978
cpu_1/cpu_alu/unsigned_sub_16_s
20.978
21.035
cpu_1/cpu_alu/unsigned_sub_17_s
21.035
21.092
cpu_1/cpu_alu/unsigned_sub_18_s
21.092
21.149
cpu_1/cpu_alu/unsigned_sub_19_s
21.149
21.206
cpu_1/cpu_alu/unsigned_sub_20_s
21.206
21.263
cpu_1/cpu_alu/unsigned_sub_21_s
21.263
21.826
cpu_1/n2033_s19
23.450
24.076
cpu_1/n2033_s18
24.880
25.979
cpu_1/n2033_s15
26.784
27.606
cpu_1/n2033_s8
28.410
29.212
cpu_1/n2033_s3
29.631
30.663
cpu_1/n2125_s16
32.121
32.943
cpu_1/n2125_s10
34.248
35.347
bu/data_read_24_s4
36.636
37.668
mem/n355_s4
38.647
39.746
bu/screen_wen_Z_s
41.882
42.914
D1/attributes_Buffer/dpx9b_inst_0
42.914
=====
SETUP
-3.664
42.914
39.250
cpu_1/IDEX_instr_rs2_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n31_s0
5.784
6.829
cpu_1/control_bypass_ex/n32_s0
6.829
6.886
cpu_1/control_bypass_ex/n33_s0
6.886
6.943
cpu_1/control_bypass_ex/n34_s0
6.943
7.000
cpu_1/n2123_s3
8.058
9.090
cpu_1/n2114_s4
13.857
14.659
cpu_1/n2114_s5
15.078
16.177
cpu_1/ALUInB_10_s2
17.636
18.668
cpu_1/cpu_alu/unsigned_sub_10_s
20.143
20.693
cpu_1/cpu_alu/unsigned_sub_11_s
20.693
20.750
cpu_1/cpu_alu/unsigned_sub_12_s
20.750
20.807
cpu_1/cpu_alu/unsigned_sub_13_s
20.807
20.864
cpu_1/cpu_alu/unsigned_sub_14_s
20.864
20.921
cpu_1/cpu_alu/unsigned_sub_15_s
20.921
20.978
cpu_1/cpu_alu/unsigned_sub_16_s
20.978
21.035
cpu_1/cpu_alu/unsigned_sub_17_s
21.035
21.092
cpu_1/cpu_alu/unsigned_sub_18_s
21.092
21.149
cpu_1/cpu_alu/unsigned_sub_19_s
21.149
21.206
cpu_1/cpu_alu/unsigned_sub_20_s
21.206
21.263
cpu_1/cpu_alu/unsigned_sub_21_s
21.263
21.826
cpu_1/n2033_s19
23.450
24.076
cpu_1/n2033_s18
24.880
25.979
cpu_1/n2033_s15
26.784
27.606
cpu_1/n2033_s8
28.410
29.212
cpu_1/n2033_s3
29.631
30.663
cpu_1/n2125_s16
32.121
32.943
cpu_1/n2125_s10
34.248
35.347
bu/data_read_24_s4
36.636
37.668
mem/n355_s4
38.647
39.746
bu/screen_wen_Z_s
41.882
42.914
D1/text_Buffer/dpx9b_inst_0
42.914
=====
SETUP
3.460
35.879
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33898_s4
34.780
35.879
D1/B_tmp_3_s3
35.879
=====
SETUP
3.697
35.642
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33897_s4
34.610
35.642
D1/B_tmp_4_s3
35.642
=====
SETUP
3.737
35.602
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33588_s4
34.780
35.602
D1/G_tmp_3_s4
35.602
=====
SETUP
3.751
35.587
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33875_s4
34.488
35.587
D1/G_tmp_5_s5
35.587
=====
SETUP
3.751
35.587
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33876_s4
34.488
35.587
D1/G_tmp_4_s5
35.587
=====
SETUP
3.755
35.583
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33870_s4
34.484
35.583
D1/R_tmp_4_s5
35.583
=====
SETUP
3.938
35.400
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33874_s4
34.301
35.400
D1/R_tmp_2_s4
35.400
=====
SETUP
3.993
35.346
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33901_s3
34.314
35.346
D1/B_tmp_2_s3
35.346
=====
SETUP
4.203
35.136
39.338
clk_ibuf
0.000
2.088
D1/text_Buffer/dpx9b_inst_0
2.332
5.792
D1/n33588_s120
7.922
8.954
D1/n33588_s1201
11.919
12.741
D1/n33588_s1001
17.347
18.408
D1/n33588_s896
18.833
19.459
D1/n33588_s493
20.598
21.697
D1/n33588_s197
22.986
23.612
D1/n33588_s77
24.747
25.846
D1/n33588_s27
28.263
29.065
D1/n33588_s11
29.484
30.306
D1/n33588_s6
30.311
31.343
D1/n33588_s5
31.833
32.655
D1/n33871_s4
34.314
35.136
D1/R_tmp_3_s5
35.136
=====
SETUP
5.372
33.924
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n58_s5
19.975
21.074
cpu_1/cpu_alu/n58_s3
21.085
21.907
cpu_1/data_addr_Z_9_s17
23.062
23.884
cpu_1/data_addr_Z_9_s19
24.710
25.771
cpu_1/data_addr_Z_9_s13
26.190
27.289
cpu_1/data_addr_Z_9_s8
27.626
28.252
cpu_1/data_addr_Z_9_s32
29.886
30.985
D1/attributes_Buffer/dpx9b_inst_0
33.924
=====
SETUP
5.481
33.814
39.296
cpu_1/IDEX_instr_rs2_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n31_s0
5.784
6.829
cpu_1/control_bypass_ex/n32_s0
6.829
6.886
cpu_1/control_bypass_ex/n33_s0
6.886
6.943
cpu_1/control_bypass_ex/n34_s0
6.943
7.000
cpu_1/n2123_s3
8.058
9.090
cpu_1/n2114_s4
13.857
14.659
cpu_1/n2114_s5
15.078
16.177
cpu_1/ALUInB_10_s2
17.636
18.668
cpu_1/cpu_alu/unsigned_sub_10_s
20.143
20.693
cpu_1/cpu_alu/unsigned_sub_11_s
20.693
21.256
cpu_1/data_addr_Z_10_s38
23.200
24.299
cpu_1/data_addr_Z_10_s28
24.635
25.667
cpu_1/data_addr_Z_10_s15
27.456
28.082
cpu_1/data_addr_Z_10_s8
28.088
29.120
cpu_1/data_addr_Z_10_s7
30.414
31.040
D1/attributes_Buffer/dpx9b_inst_0
33.814
=====
SETUP
5.481
33.814
39.296
cpu_1/IDEX_instr_rs2_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n31_s0
5.784
6.829
cpu_1/control_bypass_ex/n32_s0
6.829
6.886
cpu_1/control_bypass_ex/n33_s0
6.886
6.943
cpu_1/control_bypass_ex/n34_s0
6.943
7.000
cpu_1/n2123_s3
8.058
9.090
cpu_1/n2114_s4
13.857
14.659
cpu_1/n2114_s5
15.078
16.177
cpu_1/ALUInB_10_s2
17.636
18.668
cpu_1/cpu_alu/unsigned_sub_10_s
20.143
20.693
cpu_1/cpu_alu/unsigned_sub_11_s
20.693
21.256
cpu_1/data_addr_Z_10_s38
23.200
24.299
cpu_1/data_addr_Z_10_s28
24.635
25.667
cpu_1/data_addr_Z_10_s15
27.456
28.082
cpu_1/data_addr_Z_10_s8
28.088
29.120
cpu_1/data_addr_Z_10_s7
30.414
31.040
D1/text_Buffer/dpx9b_inst_0
33.814
=====
SETUP
5.493
33.803
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_11_s2
11.506
12.605
cpu_1/ALUInA_11_s3
13.426
14.248
cpu_1/ALUInA_11_s0
16.366
16.992
cpu_1/cpu_alu/n51_s6
19.294
19.920
cpu_1/cpu_alu/n53_s2
20.900
21.932
cpu_1/data_addr_Z_11_s30
21.949
23.048
cpu_1/data_addr_Z_11_s18
24.677
25.302
cpu_1/data_addr_Z_11_s7
25.721
26.753
cpu_1/data_addr_Z_11_s1
28.042
28.864
cpu_1/data_addr_Z_11_s
30.971
32.003
D1/attributes_Buffer/dpx9b_inst_0
33.803
=====
SETUP
5.493
33.803
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_11_s2
11.506
12.605
cpu_1/ALUInA_11_s3
13.426
14.248
cpu_1/ALUInA_11_s0
16.366
16.992
cpu_1/cpu_alu/n51_s6
19.294
19.920
cpu_1/cpu_alu/n53_s2
20.900
21.932
cpu_1/data_addr_Z_11_s30
21.949
23.048
cpu_1/data_addr_Z_11_s18
24.677
25.302
cpu_1/data_addr_Z_11_s7
25.721
26.753
cpu_1/data_addr_Z_11_s1
28.042
28.864
cpu_1/data_addr_Z_11_s
30.971
32.003
D1/text_Buffer/dpx9b_inst_0
33.803
=====
SETUP
5.665
33.631
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n58_s5
19.975
21.074
cpu_1/cpu_alu/n58_s3
21.085
21.907
cpu_1/data_addr_Z_5_s19
22.739
23.561
cpu_1/data_addr_Z_5_s13
24.856
25.955
cpu_1/data_addr_Z_5_s8
26.759
27.858
cpu_1/data_addr_Z_5_s7
29.658
30.690
D1/attributes_Buffer/dpx9b_inst_0
33.631
=====
SETUP
5.701
33.595
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n58_s5
19.975
21.074
cpu_1/cpu_alu/n58_s3
21.085
21.907
cpu_1/data_addr_Z_9_s17
23.062
23.884
cpu_1/data_addr_Z_9_s19
24.710
25.771
cpu_1/data_addr_Z_9_s13
26.190
27.289
cpu_1/data_addr_Z_9_s8
27.626
28.252
cpu_1/data_addr_Z_9_s32
29.886
30.985
D1/text_Buffer/dpx9b_inst_0
33.595
=====
SETUP
5.985
33.311
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n58_s5
19.975
21.074
cpu_1/cpu_alu/n58_s3
21.085
21.907
cpu_1/data_addr_Z_5_s19
22.739
23.561
cpu_1/data_addr_Z_5_s13
24.856
25.955
cpu_1/data_addr_Z_5_s8
26.759
27.858
cpu_1/data_addr_Z_5_s7
29.658
30.690
D1/text_Buffer/dpx9b_inst_0
33.311
=====
SETUP
6.037
33.259
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_14_s2
12.004
13.036
cpu_1/ALUInA_14_s3
13.042
13.668
cpu_1/ALUInA_14_s0
15.467
16.499
cpu_1/cpu_alu/n46_s5
19.103
20.129
cpu_1/cpu_alu/n46_s3
20.549
21.371
cpu_1/data_addr_Z_9_s28
22.181
23.242
cpu_1/data_addr_Z_1_s8
23.665
24.487
cpu_1/data_addr_Z_1_s4
26.431
27.463
cpu_1/data_addr_Z_1_s2
27.468
28.290
cpu_1/data_addr_Z_1_s0
28.296
28.922
cpu_1/data_addr_Z_1_s
30.701
31.800
D1/text_Buffer/dpx9b_inst_0
33.259
=====
SETUP
6.267
33.029
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n59_s5
19.805
20.904
cpu_1/cpu_alu/n59_s3
20.915
21.737
cpu_1/data_addr_Z_10_s29
23.043
24.075
cpu_1/data_addr_Z_2_s15
24.902
25.934
cpu_1/data_addr_Z_2_s10
25.939
26.761
cpu_1/data_addr_Z_2_s8
27.565
28.597
cpu_1/data_addr_Z_2_s7
29.742
30.564
D1/attributes_Buffer/dpx9b_inst_0
33.029
=====
SETUP
6.351
32.944
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_14_s2
12.004
13.036
cpu_1/ALUInA_14_s3
13.042
13.668
cpu_1/ALUInA_14_s0
15.467
16.499
cpu_1/cpu_alu/n46_s5
19.103
20.129
cpu_1/cpu_alu/n46_s3
20.549
21.371
cpu_1/data_addr_Z_9_s28
22.181
23.242
cpu_1/data_addr_Z_1_s8
23.665
24.487
cpu_1/data_addr_Z_1_s4
26.431
27.463
cpu_1/data_addr_Z_1_s2
27.468
28.290
cpu_1/data_addr_Z_1_s0
28.296
28.922
cpu_1/data_addr_Z_1_s
30.701
31.800
D1/attributes_Buffer/dpx9b_inst_0
32.944
=====
SETUP
6.468
32.828
39.296
cpu_1/IDEX_instr_rs2_0_s1
2.731
3.190
cpu_1/control_bypass_ex/n40_s0
5.634
6.679
cpu_1/control_bypass_ex/n41_s0
6.679
6.736
cpu_1/control_bypass_ex/n42_s0
6.736
6.793
cpu_1/control_bypass_ex/n43_s0
6.793
6.850
cpu_1/control_bypass_ex/n44_s0
6.850
6.907
cpu_1/n2124_s8
9.263
10.085
cpu_1/n2124_s3
11.291
12.323
cpu_1/ALUInB_0_s3
12.334
13.366
cpu_1/ALUInB_0_s7
14.187
14.813
cpu_1/cpu_alu/n31_s5
17.274
18.373
cpu_1/cpu_alu/n61_s3
20.014
20.836
cpu_1/data_addr_Z_7_s27
21.668
22.294
cpu_1/data_addr_Z_7_s16
24.728
25.550
cpu_1/data_addr_Z_7_s9
26.354
27.386
cpu_1/data_addr_Z_7_s7
28.846
29.878
D1/attributes_Buffer/dpx9b_inst_0
32.828
=====
SETUP
6.513
32.783
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n59_s5
19.805
20.904
cpu_1/cpu_alu/n57_s3
20.915
21.737
cpu_1/n2034_s13
22.573
23.605
cpu_1/data_addr_Z_4_s13
25.064
25.886
cpu_1/data_addr_Z_4_s10
26.376
27.408
cpu_1/data_addr_Z_4_s8
27.414
28.236
cpu_1/data_addr_Z_4_s7
29.536
30.162
D1/text_Buffer/dpx9b_inst_0
32.783
=====
SETUP
6.602
32.694
39.296
cpu_1/EXMEM_RegWriteAddr_1_s1
2.731
3.190
cpu_1/control_bypass_ex/n8_s0
5.155
6.113
cpu_1/control_bypass_ex/n9_s0
6.113
6.170
cpu_1/control_bypass_ex/n10_s0
6.170
6.227
cpu_1/control_bypass_ex/n11_s0
6.227
6.284
cpu_1/ALUInA_31_s4
8.136
9.168
cpu_1/ALUInA_26_s2
12.480
13.579
cpu_1/ALUInA_26_s3
15.038
15.664
cpu_1/ALUInA_26_s0
17.133
18.165
cpu_1/cpu_alu/n59_s5
19.805
20.904
cpu_1/cpu_alu/n59_s3
20.915
21.737
cpu_1/data_addr_Z_10_s29
23.043
24.075
cpu_1/data_addr_Z_2_s15
24.902
25.934
cpu_1/data_addr_Z_2_s10
25.939
26.761
cpu_1/data_addr_Z_2_s8
27.565
28.597
cpu_1/data_addr_Z_2_s7
29.742
30.564
D1/text_Buffer/dpx9b_inst_0
32.694
=====
HOLD
0.708
3.380
2.672
mem/cnt_1_s3
2.672
3.005
mem/n216_s3
3.008
3.380
mem/cnt_1_s3
3.380
=====
HOLD
0.708
3.380
2.672
mem/cnt_2_s0
2.672
3.005
mem/n215_s1
3.008
3.380
mem/cnt_2_s0
3.380
=====
HOLD
0.708
3.380
2.672
mem/cnt_4_s0
2.672
3.005
mem/n213_s1
3.008
3.380
mem/cnt_4_s0
3.380
=====
HOLD
0.708
3.380
2.672
txCounter_3_s2
2.672
3.005
n501_s9
3.008
3.380
txCounter_3_s2
3.380
=====
HOLD
0.708
3.380
2.672
txCounter_7_s2
2.672
3.005
n493_s9
3.008
3.380
txCounter_7_s2
3.380
=====
HOLD
0.708
3.380
2.672
txCounter_18_s2
2.672
3.005
n471_s9
3.008
3.380
txCounter_18_s2
3.380
=====
HOLD
0.709
3.381
2.672
D1/PixelCtr_0_s0
2.672
3.005
D1/n32846_s4
3.009
3.381
D1/PixelCtr_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
D1/PixelCtr_9_s0
2.672
3.005
D1/n32837_s2
3.009
3.381
D1/PixelCtr_9_s0
3.381
=====
HOLD
0.709
3.381
2.672
cpu_1/PC_27_s0
2.672
3.005
cpu_1/PC_new_27_s0
3.009
3.381
cpu_1/PC_27_s0
3.381
=====
HOLD
0.709
3.381
2.672
txCounter_5_s2
2.672
3.005
n497_s9
3.009
3.381
txCounter_5_s2
3.381
=====
HOLD
0.709
3.381
2.672
txCounter_20_s2
2.672
3.005
n467_s9
3.009
3.381
txCounter_20_s2
3.381
=====
HOLD
0.710
3.382
2.672
D1/LineCtr_5_s3
2.672
3.005
D1/n32830_s4
3.010
3.382
D1/LineCtr_5_s3
3.382
=====
HOLD
0.710
3.382
2.672
D1/LineCtr_7_s1
2.672
3.005
D1/n32828_s1
3.010
3.382
D1/LineCtr_7_s1
3.382
=====
HOLD
0.710
3.382
2.672
D1/LineCtr_9_s1
2.672
3.005
D1/n32826_s1
3.010
3.382
D1/LineCtr_9_s1
3.382
=====
HOLD
0.710
3.382
2.672
D1/PixelCtr_5_s0
2.672
3.005
D1/n32841_s2
3.010
3.382
D1/PixelCtr_5_s0
3.382
=====
HOLD
0.710
3.382
2.672
mem/cnt_3_s0
2.672
3.005
mem/n214_s1
3.010
3.382
mem/cnt_3_s0
3.382
=====
HOLD
0.710
3.382
2.672
cpu_1/PC_18_s0
2.672
3.005
cpu_1/PC_new_18_s0
3.010
3.382
cpu_1/PC_18_s0
3.382
=====
HOLD
0.710
3.382
2.672
txCounter_17_s2
2.672
3.005
n473_s9
3.010
3.382
txCounter_17_s2
3.382
=====
HOLD
0.711
3.383
2.672
D1/LineCtr_8_s3
2.672
3.005
D1/n32827_s5
3.011
3.383
D1/LineCtr_8_s3
3.383
=====
HOLD
0.711
3.383
2.672
state_1_s7
2.672
3.005
n460_s12
3.011
3.383
state_1_s7
3.383
=====
HOLD
0.712
3.384
2.672
state_0_s3
2.672
3.005
n461_s19
3.012
3.384
state_0_s3
3.384
=====
HOLD
0.714
3.386
2.672
D1/LineCtr_3_s3
2.672
3.005
D1/n32832_s5
3.014
3.386
D1/LineCtr_3_s3
3.386
=====
HOLD
0.715
3.387
2.672
D1/LineCtr_1_s3
2.672
3.005
D1/n32834_s3
3.015
3.387
D1/LineCtr_1_s3
3.387
=====
HOLD
0.893
3.565
2.672
txCounter_0_s3
2.672
3.005
n507_s12
3.009
3.565
txCounter_0_s3
3.565
=====
HOLD
0.893
3.565
2.672
txCounter_11_s2
2.672
3.005
n485_s9
3.009
3.565
txCounter_11_s2
3.565
