
Receive_LoRa_RAK3172_STM32IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfd4  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800c10c  0800c10c  0000d10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c600  0800c600  0000e01c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c600  0800c600  0000d600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c608  0800c608  0000e01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c608  0800c608  0000d608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c60c  0800c60c  0000d60c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800c610  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000884  2000001c  0800c62c  0000e01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a0  0800c62c  0000e8a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000e01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002050c  00000000  00000000  0000e046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c6b  00000000  00000000  0002e552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ed0  00000000  00000000  000341c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000171e  00000000  00000000  00036090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a6e  00000000  00000000  000377ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023479  00000000  00000000  0005821c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b27d5  00000000  00000000  0007b695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012de6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c50  00000000  00000000  0012deb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00135b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000001c 	.word	0x2000001c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800c0f4 	.word	0x0800c0f4

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000020 	.word	0x20000020
 8000174:	0800c0f4 	.word	0x0800c0f4

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b988 	b.w	80004b0 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	468e      	mov	lr, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	4688      	mov	r8, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d14a      	bne.n	800025e <__udivmoddi4+0xa6>
 80001c8:	428a      	cmp	r2, r1
 80001ca:	4617      	mov	r7, r2
 80001cc:	d962      	bls.n	8000294 <__udivmoddi4+0xdc>
 80001ce:	fab2 f682 	clz	r6, r2
 80001d2:	b14e      	cbz	r6, 80001e8 <__udivmoddi4+0x30>
 80001d4:	f1c6 0320 	rsb	r3, r6, #32
 80001d8:	fa01 f806 	lsl.w	r8, r1, r6
 80001dc:	fa20 f303 	lsr.w	r3, r0, r3
 80001e0:	40b7      	lsls	r7, r6
 80001e2:	ea43 0808 	orr.w	r8, r3, r8
 80001e6:	40b4      	lsls	r4, r6
 80001e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ec:	fa1f fc87 	uxth.w	ip, r7
 80001f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f4:	0c23      	lsrs	r3, r4, #16
 80001f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000202:	429a      	cmp	r2, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f101 30ff 	add.w	r0, r1, #4294967295
 800020c:	f080 80ea 	bcs.w	80003e4 <__udivmoddi4+0x22c>
 8000210:	429a      	cmp	r2, r3
 8000212:	f240 80e7 	bls.w	80003e4 <__udivmoddi4+0x22c>
 8000216:	3902      	subs	r1, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a9a      	subs	r2, r3, r2
 800021c:	b2a3      	uxth	r3, r4
 800021e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000222:	fb0e 2210 	mls	r2, lr, r0, r2
 8000226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022a:	fb00 fc0c 	mul.w	ip, r0, ip
 800022e:	459c      	cmp	ip, r3
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	18fb      	adds	r3, r7, r3
 8000234:	f100 32ff 	add.w	r2, r0, #4294967295
 8000238:	f080 80d6 	bcs.w	80003e8 <__udivmoddi4+0x230>
 800023c:	459c      	cmp	ip, r3
 800023e:	f240 80d3 	bls.w	80003e8 <__udivmoddi4+0x230>
 8000242:	443b      	add	r3, r7
 8000244:	3802      	subs	r0, #2
 8000246:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024a:	eba3 030c 	sub.w	r3, r3, ip
 800024e:	2100      	movs	r1, #0
 8000250:	b11d      	cbz	r5, 800025a <__udivmoddi4+0xa2>
 8000252:	40f3      	lsrs	r3, r6
 8000254:	2200      	movs	r2, #0
 8000256:	e9c5 3200 	strd	r3, r2, [r5]
 800025a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025e:	428b      	cmp	r3, r1
 8000260:	d905      	bls.n	800026e <__udivmoddi4+0xb6>
 8000262:	b10d      	cbz	r5, 8000268 <__udivmoddi4+0xb0>
 8000264:	e9c5 0100 	strd	r0, r1, [r5]
 8000268:	2100      	movs	r1, #0
 800026a:	4608      	mov	r0, r1
 800026c:	e7f5      	b.n	800025a <__udivmoddi4+0xa2>
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d146      	bne.n	8000304 <__udivmoddi4+0x14c>
 8000276:	4573      	cmp	r3, lr
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xc8>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 8105 	bhi.w	800048a <__udivmoddi4+0x2d2>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb6e 0203 	sbc.w	r2, lr, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4690      	mov	r8, r2
 800028a:	2d00      	cmp	r5, #0
 800028c:	d0e5      	beq.n	800025a <__udivmoddi4+0xa2>
 800028e:	e9c5 4800 	strd	r4, r8, [r5]
 8000292:	e7e2      	b.n	800025a <__udivmoddi4+0xa2>
 8000294:	2a00      	cmp	r2, #0
 8000296:	f000 8090 	beq.w	80003ba <__udivmoddi4+0x202>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f040 80a4 	bne.w	80003ec <__udivmoddi4+0x234>
 80002a4:	1a8a      	subs	r2, r1, r2
 80002a6:	0c03      	lsrs	r3, r0, #16
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	b280      	uxth	r0, r0
 80002ae:	b2bc      	uxth	r4, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb04 f20c 	mul.w	r2, r4, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d907      	bls.n	80002d6 <__udivmoddi4+0x11e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x11c>
 80002ce:	429a      	cmp	r2, r3
 80002d0:	f200 80e0 	bhi.w	8000494 <__udivmoddi4+0x2dc>
 80002d4:	46c4      	mov	ip, r8
 80002d6:	1a9b      	subs	r3, r3, r2
 80002d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e4:	fb02 f404 	mul.w	r4, r2, r4
 80002e8:	429c      	cmp	r4, r3
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0x144>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x142>
 80002f4:	429c      	cmp	r4, r3
 80002f6:	f200 80ca 	bhi.w	800048e <__udivmoddi4+0x2d6>
 80002fa:	4602      	mov	r2, r0
 80002fc:	1b1b      	subs	r3, r3, r4
 80002fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000302:	e7a5      	b.n	8000250 <__udivmoddi4+0x98>
 8000304:	f1c1 0620 	rsb	r6, r1, #32
 8000308:	408b      	lsls	r3, r1
 800030a:	fa22 f706 	lsr.w	r7, r2, r6
 800030e:	431f      	orrs	r7, r3
 8000310:	fa0e f401 	lsl.w	r4, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fa2e fe06 	lsr.w	lr, lr, r6
 800031c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000320:	4323      	orrs	r3, r4
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	fa1f fc87 	uxth.w	ip, r7
 800032a:	fbbe f0f9 	udiv	r0, lr, r9
 800032e:	0c1c      	lsrs	r4, r3, #16
 8000330:	fb09 ee10 	mls	lr, r9, r0, lr
 8000334:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000338:	fb00 fe0c 	mul.w	lr, r0, ip
 800033c:	45a6      	cmp	lr, r4
 800033e:	fa02 f201 	lsl.w	r2, r2, r1
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x1a0>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 3aff 	add.w	sl, r0, #4294967295
 800034a:	f080 809c 	bcs.w	8000486 <__udivmoddi4+0x2ce>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f240 8099 	bls.w	8000486 <__udivmoddi4+0x2ce>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 040e 	sub.w	r4, r4, lr
 800035c:	fa1f fe83 	uxth.w	lr, r3
 8000360:	fbb4 f3f9 	udiv	r3, r4, r9
 8000364:	fb09 4413 	mls	r4, r9, r3, r4
 8000368:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800036c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000370:	45a4      	cmp	ip, r4
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x1ce>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f103 3eff 	add.w	lr, r3, #4294967295
 800037a:	f080 8082 	bcs.w	8000482 <__udivmoddi4+0x2ca>
 800037e:	45a4      	cmp	ip, r4
 8000380:	d97f      	bls.n	8000482 <__udivmoddi4+0x2ca>
 8000382:	3b02      	subs	r3, #2
 8000384:	443c      	add	r4, r7
 8000386:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038a:	eba4 040c 	sub.w	r4, r4, ip
 800038e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000392:	4564      	cmp	r4, ip
 8000394:	4673      	mov	r3, lr
 8000396:	46e1      	mov	r9, ip
 8000398:	d362      	bcc.n	8000460 <__udivmoddi4+0x2a8>
 800039a:	d05f      	beq.n	800045c <__udivmoddi4+0x2a4>
 800039c:	b15d      	cbz	r5, 80003b6 <__udivmoddi4+0x1fe>
 800039e:	ebb8 0203 	subs.w	r2, r8, r3
 80003a2:	eb64 0409 	sbc.w	r4, r4, r9
 80003a6:	fa04 f606 	lsl.w	r6, r4, r6
 80003aa:	fa22 f301 	lsr.w	r3, r2, r1
 80003ae:	431e      	orrs	r6, r3
 80003b0:	40cc      	lsrs	r4, r1
 80003b2:	e9c5 6400 	strd	r6, r4, [r5]
 80003b6:	2100      	movs	r1, #0
 80003b8:	e74f      	b.n	800025a <__udivmoddi4+0xa2>
 80003ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80003be:	0c01      	lsrs	r1, r0, #16
 80003c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ca:	463b      	mov	r3, r7
 80003cc:	4638      	mov	r0, r7
 80003ce:	463c      	mov	r4, r7
 80003d0:	46b8      	mov	r8, r7
 80003d2:	46be      	mov	lr, r7
 80003d4:	2620      	movs	r6, #32
 80003d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003da:	eba2 0208 	sub.w	r2, r2, r8
 80003de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e2:	e766      	b.n	80002b2 <__udivmoddi4+0xfa>
 80003e4:	4601      	mov	r1, r0
 80003e6:	e718      	b.n	800021a <__udivmoddi4+0x62>
 80003e8:	4610      	mov	r0, r2
 80003ea:	e72c      	b.n	8000246 <__udivmoddi4+0x8e>
 80003ec:	f1c6 0220 	rsb	r2, r6, #32
 80003f0:	fa2e f302 	lsr.w	r3, lr, r2
 80003f4:	40b7      	lsls	r7, r6
 80003f6:	40b1      	lsls	r1, r6
 80003f8:	fa20 f202 	lsr.w	r2, r0, r2
 80003fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000400:	430a      	orrs	r2, r1
 8000402:	fbb3 f8fe 	udiv	r8, r3, lr
 8000406:	b2bc      	uxth	r4, r7
 8000408:	fb0e 3318 	mls	r3, lr, r8, r3
 800040c:	0c11      	lsrs	r1, r2, #16
 800040e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000412:	fb08 f904 	mul.w	r9, r8, r4
 8000416:	40b0      	lsls	r0, r6
 8000418:	4589      	cmp	r9, r1
 800041a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800041e:	b280      	uxth	r0, r0
 8000420:	d93e      	bls.n	80004a0 <__udivmoddi4+0x2e8>
 8000422:	1879      	adds	r1, r7, r1
 8000424:	f108 3cff 	add.w	ip, r8, #4294967295
 8000428:	d201      	bcs.n	800042e <__udivmoddi4+0x276>
 800042a:	4589      	cmp	r9, r1
 800042c:	d81f      	bhi.n	800046e <__udivmoddi4+0x2b6>
 800042e:	eba1 0109 	sub.w	r1, r1, r9
 8000432:	fbb1 f9fe 	udiv	r9, r1, lr
 8000436:	fb09 f804 	mul.w	r8, r9, r4
 800043a:	fb0e 1119 	mls	r1, lr, r9, r1
 800043e:	b292      	uxth	r2, r2
 8000440:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000444:	4542      	cmp	r2, r8
 8000446:	d229      	bcs.n	800049c <__udivmoddi4+0x2e4>
 8000448:	18ba      	adds	r2, r7, r2
 800044a:	f109 31ff 	add.w	r1, r9, #4294967295
 800044e:	d2c4      	bcs.n	80003da <__udivmoddi4+0x222>
 8000450:	4542      	cmp	r2, r8
 8000452:	d2c2      	bcs.n	80003da <__udivmoddi4+0x222>
 8000454:	f1a9 0102 	sub.w	r1, r9, #2
 8000458:	443a      	add	r2, r7
 800045a:	e7be      	b.n	80003da <__udivmoddi4+0x222>
 800045c:	45f0      	cmp	r8, lr
 800045e:	d29d      	bcs.n	800039c <__udivmoddi4+0x1e4>
 8000460:	ebbe 0302 	subs.w	r3, lr, r2
 8000464:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000468:	3801      	subs	r0, #1
 800046a:	46e1      	mov	r9, ip
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1e4>
 800046e:	eba7 0909 	sub.w	r9, r7, r9
 8000472:	4449      	add	r1, r9
 8000474:	f1a8 0c02 	sub.w	ip, r8, #2
 8000478:	fbb1 f9fe 	udiv	r9, r1, lr
 800047c:	fb09 f804 	mul.w	r8, r9, r4
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x282>
 8000482:	4673      	mov	r3, lr
 8000484:	e77f      	b.n	8000386 <__udivmoddi4+0x1ce>
 8000486:	4650      	mov	r0, sl
 8000488:	e766      	b.n	8000358 <__udivmoddi4+0x1a0>
 800048a:	4608      	mov	r0, r1
 800048c:	e6fd      	b.n	800028a <__udivmoddi4+0xd2>
 800048e:	443b      	add	r3, r7
 8000490:	3a02      	subs	r2, #2
 8000492:	e733      	b.n	80002fc <__udivmoddi4+0x144>
 8000494:	f1ac 0c02 	sub.w	ip, ip, #2
 8000498:	443b      	add	r3, r7
 800049a:	e71c      	b.n	80002d6 <__udivmoddi4+0x11e>
 800049c:	4649      	mov	r1, r9
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x222>
 80004a0:	eba1 0109 	sub.w	r1, r1, r9
 80004a4:	46c4      	mov	ip, r8
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	e7c4      	b.n	800043a <__udivmoddi4+0x282>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4313      	orrs	r3, r2
 80004ca:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d8:	68fb      	ldr	r3, [r7, #12]
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80004e8:	2004      	movs	r0, #4
 80004ea:	f7ff ffe3 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff ffe0 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2102      	movs	r1, #2
 80004f8:	200b      	movs	r0, #11
 80004fa:	f001 fa28 	bl	800194e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80004fe:	200b      	movs	r0, #11
 8000500:	f001 fa3f 	bl	8001982 <HAL_NVIC_EnableIRQ>

}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000514:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000516:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4313      	orrs	r3, r2
 800051e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000524:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4013      	ands	r3, r2
 800052a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800052c:	68fb      	ldr	r3, [r7, #12]
}
 800052e:	bf00      	nop
 8000530:	3714      	adds	r7, #20
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	2002      	movs	r0, #2
 800054e:	f7ff ffdb 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	2001      	movs	r0, #1
 8000554:	f7ff ffd8 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000558:	2004      	movs	r0, #4
 800055a:	f7ff ffd5 	bl	8000508 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000564:	4825      	ldr	r0, [pc, #148]	@ (80005fc <MX_GPIO_Init+0xc4>)
 8000566:	f002 f841 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000574:	f002 f83a 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	4820      	ldr	r0, [pc, #128]	@ (8000600 <MX_GPIO_Init+0xc8>)
 8000580:	f002 f834 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RF_SW_CTRL1_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL1_Pin;
 8000584:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000588:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	2301      	movs	r3, #1
 800058c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000592:	2300      	movs	r3, #0
 8000594:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_Port, &GPIO_InitStruct);
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	4619      	mov	r1, r3
 800059a:	4818      	ldr	r0, [pc, #96]	@ (80005fc <MX_GPIO_Init+0xc4>)
 800059c:	f001 fdf8 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : FREQ_HIGH_Pin */
  GPIO_InitStruct.Pin = FREQ_HIGH_Pin;
 80005a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(FREQ_HIGH_GPIO_Port, &GPIO_InitStruct);
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	4619      	mov	r1, r3
 80005b2:	4812      	ldr	r0, [pc, #72]	@ (80005fc <MX_GPIO_Init+0xc4>)
 80005b4:	f001 fdec 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80005b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005be:	2301      	movs	r3, #1
 80005c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	2300      	movs	r3, #0
 80005c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c6:	2303      	movs	r3, #3
 80005c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4619      	mov	r1, r3
 80005ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d2:	f001 fddd 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL2_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL2_Pin;
 80005d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	4619      	mov	r1, r3
 80005ec:	4804      	ldr	r0, [pc, #16]	@ (8000600 <MX_GPIO_Init+0xc8>)
 80005ee:	f001 fdcf 	bl	8002190 <HAL_GPIO_Init>

}
 80005f2:	bf00      	nop
 80005f4:	3718      	adds	r7, #24
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	48000400 	.word	0x48000400
 8000600:	48000800 	.word	0x48000800

08000604 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800060c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000614:	f023 0218 	bic.w	r2, r3, #24
 8000618:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4313      	orrs	r3, r2
 8000620:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr

0800062e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000632:	f001 f865 	bl	8001700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000636:	f000 f807 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063a:	f7ff ff7d 	bl	8000538 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 800063e:	f00a f864 	bl	800a70a <MX_SubGHz_Phy_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_SubGHz_Phy_Process();
 8000642:	f00a f86a 	bl	800a71a <MX_SubGHz_Phy_Process>
 8000646:	e7fc      	b.n	8000642 <main+0x14>

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b09a      	sub	sp, #104	@ 0x68
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2248      	movs	r2, #72	@ 0x48
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f00b fd12 	bl	800c080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 0308 	add.w	r3, r7, #8
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]
 800066c:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800066e:	f001 ffed 	bl	800264c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000672:	2000      	movs	r0, #0
 8000674:	f7ff ffc6 	bl	8000604 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	4b1f      	ldr	r3, [pc, #124]	@ (80006f8 <SystemClock_Config+0xb0>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000680:	4a1d      	ldr	r2, [pc, #116]	@ (80006f8 <SystemClock_Config+0xb0>)
 8000682:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b1b      	ldr	r3, [pc, #108]	@ (80006f8 <SystemClock_Config+0xb0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000694:	2324      	movs	r3, #36	@ 0x24
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000698:	2381      	movs	r3, #129	@ 0x81
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006a0:	2300      	movs	r3, #0
 80006a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80006a4:	23b0      	movs	r3, #176	@ 0xb0
 80006a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ac:	f107 0320 	add.w	r3, r7, #32
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fb17 	bl	8002ce4 <HAL_RCC_OscConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006bc:	f000 f81e 	bl	80006fc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80006c0:	234f      	movs	r3, #79	@ 0x4f
 80006c2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	2102      	movs	r1, #2
 80006de:	4618      	mov	r0, r3
 80006e0:	f002 fe82 	bl	80033e8 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006ea:	f000 f807 	bl	80006fc <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	3768      	adds	r7, #104	@ 0x68
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	58000400 	.word	0x58000400

080006fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000700:	b672      	cpsid	i
}
 8000702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <Error_Handler+0x8>

08000708 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800070c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000714:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800071c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000734:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4313      	orrs	r3, r2
 800073e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000744:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4013      	ands	r3, r2
 800074a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800074c:	68fb      	ldr	r3, [r7, #12]
}
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08c      	sub	sp, #48	@ 0x30
 800075c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	222c      	movs	r2, #44	@ 0x2c
 8000762:	2100      	movs	r1, #0
 8000764:	4618      	mov	r0, r3
 8000766:	f00b fc8b 	bl	800c080 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_RTC_Init+0xa0>)
 800076c:	4a23      	ldr	r2, [pc, #140]	@ (80007fc <MX_RTC_Init+0xa4>)
 800076e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <MX_RTC_Init+0xa0>)
 8000772:	221f      	movs	r2, #31
 8000774:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_RTC_Init+0xa0>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800077c:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <MX_RTC_Init+0xa0>)
 800077e:	2200      	movs	r2, #0
 8000780:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <MX_RTC_Init+0xa0>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000788:	4b1b      	ldr	r3, [pc, #108]	@ (80007f8 <MX_RTC_Init+0xa0>)
 800078a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800078e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000790:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_RTC_Init+0xa0>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000796:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <MX_RTC_Init+0xa0>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800079e:	4816      	ldr	r0, [pc, #88]	@ (80007f8 <MX_RTC_Init+0xa0>)
 80007a0:	f003 fade 	bl	8003d60 <HAL_RTC_Init>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80007aa:	f7ff ffa7 	bl	80006fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80007ae:	4812      	ldr	r0, [pc, #72]	@ (80007f8 <MX_RTC_Init+0xa0>)
 80007b0:	f003 fdd4 	bl	800435c <HAL_RTCEx_SetSSRU_IT>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80007ba:	f7ff ff9f 	bl	80006fc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_YES;
 80007be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80007c2:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80007cc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80007d0:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80007d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2200      	movs	r2, #0
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <MX_RTC_Init+0xa0>)
 80007e0:	f003 fb40 	bl	8003e64 <HAL_RTC_SetAlarm_IT>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_RTC_Init+0x96>
  {
    Error_Handler();
 80007ea:	f7ff ff87 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3730      	adds	r7, #48	@ 0x30
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000038 	.word	0x20000038
 80007fc:	40002800 	.word	0x40002800

08000800 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b090      	sub	sp, #64	@ 0x40
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000808:	f107 0308 	add.w	r3, r7, #8
 800080c:	2238      	movs	r2, #56	@ 0x38
 800080e:	2100      	movs	r1, #0
 8000810:	4618      	mov	r0, r3
 8000812:	f00b fc35 	bl	800c080 <memset>
  if(rtcHandle->Instance==RTC)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a16      	ldr	r2, [pc, #88]	@ (8000874 <HAL_RTC_MspInit+0x74>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d125      	bne.n	800086c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000820:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000824:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000826:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800082a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	4618      	mov	r0, r3
 8000832:	f003 f97b 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800083c:	f7ff ff5e 	bl	80006fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000840:	f7ff ff62 	bl	8000708 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000844:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000848:	f7ff ff6e 	bl	8000728 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 800084c:	2200      	movs	r2, #0
 800084e:	2100      	movs	r1, #0
 8000850:	2002      	movs	r0, #2
 8000852:	f001 f87c 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000856:	2002      	movs	r0, #2
 8000858:	f001 f893 	bl	8001982 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800085c:	2200      	movs	r2, #0
 800085e:	2100      	movs	r1, #0
 8000860:	202a      	movs	r0, #42	@ 0x2a
 8000862:	f001 f874 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000866:	202a      	movs	r0, #42	@ 0x2a
 8000868:	f001 f88b 	bl	8001982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800086c:	bf00      	nop
 800086e:	3740      	adds	r7, #64	@ 0x40
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40002800 	.word	0x40002800

08000878 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 800087c:	4b03      	ldr	r3, [pc, #12]	@ (800088c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 800087e:	2201      	movs	r2, #1
 8000880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	58000400 	.word	0x58000400

08000890 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 80008ac:	f000 ff48 	bl	8001740 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 80008b0:	f7ff ffe2 	bl	8000878 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80008b4:	2001      	movs	r0, #1
 80008b6:	f001 ff5b 	bl	8002770 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}

080008be <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80008c2:	f000 ff4b 	bl	800175c <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80008c6:	f000 fda3 	bl	8001410 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}

080008ce <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80008d2:	f000 ff35 	bl	8001740 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80008d6:	2101      	movs	r1, #1
 80008d8:	2000      	movs	r0, #0
 80008da:	f001 fec5 	bl	8002668 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 80008e6:	f000 ff39 	bl	800175c <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f2:	bf00      	nop
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr

080008fa <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008fe:	bf00      	nop
 8000900:	e7fd      	b.n	80008fe <NMI_Handler+0x4>

08000902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000906:	bf00      	nop
 8000908:	e7fd      	b.n	8000906 <HardFault_Handler+0x4>

0800090a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800090e:	bf00      	nop
 8000910:	e7fd      	b.n	800090e <MemManage_Handler+0x4>

08000912 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000912:	b480      	push	{r7}
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000916:	bf00      	nop
 8000918:	e7fd      	b.n	8000916 <BusFault_Handler+0x4>

0800091a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800091e:	bf00      	nop
 8000920:	e7fd      	b.n	800091e <UsageFault_Handler+0x4>

08000922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr

0800092e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr

0800093a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr

08000946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
	...

08000954 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000958:	4802      	ldr	r0, [pc, #8]	@ (8000964 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800095a:	f003 fd3b 	bl	80043d4 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000038 	.word	0x20000038

08000968 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800096c:	4802      	ldr	r0, [pc, #8]	@ (8000978 <DMA1_Channel1_IRQHandler+0x10>)
 800096e:	f001 fa9f 	bl	8001eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000118 	.word	0x20000118

0800097c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <USART2_IRQHandler+0x10>)
 8000982:	f004 fb81 	bl	8005088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000084 	.word	0x20000084

08000990 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000994:	4802      	ldr	r0, [pc, #8]	@ (80009a0 <RTC_Alarm_IRQHandler+0x10>)
 8000996:	f003 fbcd 	bl	8004134 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000038 	.word	0x20000038

080009a4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80009a8:	4802      	ldr	r0, [pc, #8]	@ (80009b4 <SUBGHZ_Radio_IRQHandler+0x10>)
 80009aa:	f004 f881 	bl	8004ab0 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000070 	.word	0x20000070

080009b8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80009c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80009c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80009d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009d4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4013      	ands	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009dc:	68fb      	ldr	r3, [r7, #12]
}
 80009de:	bf00      	nop
 80009e0:	3714      	adds	r7, #20
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr

080009e8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80009ec:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <MX_SUBGHZ_Init+0x20>)
 80009ee:	2208      	movs	r2, #8
 80009f0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80009f2:	4805      	ldr	r0, [pc, #20]	@ (8000a08 <MX_SUBGHZ_Init+0x20>)
 80009f4:	f003 fdda 	bl	80045ac <HAL_SUBGHZ_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80009fe:	f7ff fe7d 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000070 	.word	0x20000070

08000a0c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000a14:	2001      	movs	r0, #1
 8000a16:	f7ff ffcf 	bl	80009b8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2032      	movs	r0, #50	@ 0x32
 8000a20:	f000 ff95 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000a24:	2032      	movs	r0, #50	@ 0x32
 8000a26:	f000 ffac 	bl	8001982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8000a32:	b480      	push	{r7}
 8000a34:	b083      	sub	sp, #12
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000a3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a3e:	689b      	ldr	r3, [r3, #8]
 8000a40:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000a44:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	608b      	str	r3, [r1, #8]
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff ffe8 	bl	8000a32 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8000a62:	f00a fde9 	bl	800b638 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000a66:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <SystemApp_Init+0x38>)
 8000a68:	2201      	movs	r2, #1
 8000a6a:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8000a6c:	f000 f89e 	bl	8000bac <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8000a70:	f00b f872 	bl	800bb58 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000a74:	4807      	ldr	r0, [pc, #28]	@ (8000a94 <SystemApp_Init+0x3c>)
 8000a76:	f00b f90b 	bl	800bc90 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000a7a:	2002      	movs	r0, #2
 8000a7c:	f00b f916 	bl	800bcac <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8000a80:	f00a f894 	bl	800abac <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000a84:	2101      	movs	r1, #1
 8000a86:	2001      	movs	r0, #1
 8000a88:	f00a f8d0 	bl	800ac2c <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	2000007c 	.word	0x2000007c
 8000a94:	08000aa5 	.word	0x08000aa5

08000a98 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8000a9c:	f00a f8f6 	bl	800ac8c <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af02      	add	r7, sp, #8
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8000aae:	f107 0308 	add.w	r3, r7, #8
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f00a f994 	bl	800ade0 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000abe:	9200      	str	r2, [sp, #0]
 8000ac0:	4a07      	ldr	r2, [pc, #28]	@ (8000ae0 <TimestampNow+0x3c>)
 8000ac2:	2110      	movs	r1, #16
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f000 f81d 	bl	8000b04 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff fb54 	bl	8000178 <strlen>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8000ad8:	bf00      	nop
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	0800c10c 	.word	0x0800c10c

08000ae4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000ae8:	2101      	movs	r1, #1
 8000aea:	2002      	movs	r0, #2
 8000aec:	f00a f86e 	bl	800abcc <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000af8:	2100      	movs	r1, #0
 8000afa:	2002      	movs	r0, #2
 8000afc:	f00a f866 	bl	800abcc <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000b04:	b40c      	push	{r2, r3}
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b084      	sub	sp, #16
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
 8000b0e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000b10:	f107 031c 	add.w	r3, r7, #28
 8000b14:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000b16:	6839      	ldr	r1, [r7, #0]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	69ba      	ldr	r2, [r7, #24]
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f00a faab 	bl	800b078 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b2c:	b002      	add	sp, #8
 8000b2e:	4770      	bx	lr

08000b30 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8000b38:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr

08000b44 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000b4e:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_GetTick+0x24>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d002      	beq.n	8000b5c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8000b56:	f000 f8f9 	bl	8000d4c <TIMER_IF_GetTimerValue>
 8000b5a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8000b5c:	687b      	ldr	r3, [r7, #4]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	2000007c 	.word	0x2000007c

08000b6c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 f96f 	bl	8000e5a <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000b8e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000b92:	4905      	ldr	r1, [pc, #20]	@ (8000ba8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4313      	orrs	r3, r2
 8000b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	58000800 	.word	0x58000800

08000bac <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8000bb0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000bb4:	f7ff ffe6 	bl	8000b84 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000bb8:	f000 fdde 	bl	8001778 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000bbc:	f000 fde2 	bl	8001784 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8000bc0:	f000 fde6 	bl	8001790 <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr

08000bd4 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	689b      	ldr	r3, [r3, #8]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr
	...

08000bec <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <TIMER_IF_Init+0x5c>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	f083 0301 	eor.w	r3, r3, #1
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d01b      	beq.n	8000c3c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c04:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <TIMER_IF_Init+0x60>)
 8000c06:	f04f 32ff 	mov.w	r2, #4294967295
 8000c0a:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8000c0c:	f7ff fda4 	bl	8000758 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8000c10:	f000 f856 	bl	8000cc0 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000c14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c18:	480c      	ldr	r0, [pc, #48]	@ (8000c4c <TIMER_IF_Init+0x60>)
 8000c1a:	f003 fa2f 	bl	800407c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <TIMER_IF_Init+0x60>)
 8000c20:	f04f 32ff 	mov.w	r2, #4294967295
 8000c24:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000c26:	4809      	ldr	r0, [pc, #36]	@ (8000c4c <TIMER_IF_Init+0x60>)
 8000c28:	f003 fb66 	bl	80042f8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f000 f9d3 	bl	8000fd8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8000c32:	f000 f85f 	bl	8000cf4 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8000c36:	4b04      	ldr	r3, [pc, #16]	@ (8000c48 <TIMER_IF_Init+0x5c>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	2000007d 	.word	0x2000007d
 8000c4c:	20000038 	.word	0x20000038

08000c50 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08e      	sub	sp, #56	@ 0x38
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8000c5e:	f107 0308 	add.w	r3, r7, #8
 8000c62:	222c      	movs	r2, #44	@ 0x2c
 8000c64:	2100      	movs	r1, #0
 8000c66:	4618      	mov	r0, r3
 8000c68:	f00b fa0a 	bl	800c080 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8000c6c:	f000 f828 	bl	8000cc0 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000c70:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <TIMER_IF_StartTimer+0x68>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4413      	add	r3, r2
 8000c78:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	43db      	mvns	r3, r3
 8000c82:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000c88:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000c8c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c92:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000c94:	f107 0308 	add.w	r3, r7, #8
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <TIMER_IF_StartTimer+0x6c>)
 8000c9e:	f003 f8e1 	bl	8003e64 <HAL_RTC_SetAlarm_IT>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8000ca8:	f7ff fd28 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8000cac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3738      	adds	r7, #56	@ 0x38
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000080 	.word	0x20000080
 8000cbc:	20000038 	.word	0x20000038

08000cc0 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <TIMER_IF_StopTimer+0x2c>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000cd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cd4:	4806      	ldr	r0, [pc, #24]	@ (8000cf0 <TIMER_IF_StopTimer+0x30>)
 8000cd6:	f003 f9d1 	bl	800407c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000cda:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <TIMER_IF_StopTimer+0x30>)
 8000cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40002800 	.word	0x40002800
 8000cf0:	20000038 	.word	0x20000038

08000cf4 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8000cf8:	f000 f98e 	bl	8001018 <GetTimerTicks>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	4a03      	ldr	r2, [pc, #12]	@ (8000d0c <TIMER_IF_SetTimerContext+0x18>)
 8000d00:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000d02:	4b02      	ldr	r3, [pc, #8]	@ (8000d0c <TIMER_IF_SetTimerContext+0x18>)
 8000d04:	681b      	ldr	r3, [r3, #0]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000080 	.word	0x20000080

08000d10 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000d14:	4b02      	ldr	r3, [pc, #8]	@ (8000d20 <TIMER_IF_GetTimerContext+0x10>)
 8000d16:	681b      	ldr	r3, [r3, #0]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	20000080 	.word	0x20000080

08000d24 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000d2e:	f000 f973 	bl	8001018 <GetTimerTicks>
 8000d32:	4602      	mov	r2, r0
 8000d34:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8000d3c:	687b      	ldr	r3, [r7, #4]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000080 	.word	0x20000080

08000d4c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <TIMER_IF_GetTimerValue+0x24>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d002      	beq.n	8000d64 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8000d5e:	f000 f95b 	bl	8001018 <GetTimerTicks>
 8000d62:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8000d64:	687b      	ldr	r3, [r7, #4]
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	2000007d 	.word	0x2000007d

08000d74 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8000d7e:	2303      	movs	r3, #3
 8000d80:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8000d82:	687b      	ldr	r3, [r7, #4]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr

08000d8e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000d8e:	b5b0      	push	{r4, r5, r7, lr}
 8000d90:	b084      	sub	sp, #16
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000d96:	2100      	movs	r1, #0
 8000d98:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000d9a:	6879      	ldr	r1, [r7, #4]
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	460a      	mov	r2, r1
 8000da0:	4603      	mov	r3, r0
 8000da2:	0d95      	lsrs	r5, r2, #22
 8000da4:	0294      	lsls	r4, r2, #10
 8000da6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000daa:	f04f 0300 	mov.w	r3, #0
 8000dae:	4620      	mov	r0, r4
 8000db0:	4629      	mov	r1, r5
 8000db2:	f7ff f9e9 	bl	8000188 <__aeabi_uldivmod>
 8000db6:	4602      	mov	r2, r0
 8000db8:	460b      	mov	r3, r1
 8000dba:	4613      	mov	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bdb0      	pop	{r4, r5, r7, pc}

08000dc8 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000dc8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000dcc:	b085      	sub	sp, #20
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	2000      	movs	r0, #0
 8000dda:	460c      	mov	r4, r1
 8000ddc:	4605      	mov	r5, r0
 8000dde:	4620      	mov	r0, r4
 8000de0:	4629      	mov	r1, r5
 8000de2:	f04f 0a00 	mov.w	sl, #0
 8000de6:	f04f 0b00 	mov.w	fp, #0
 8000dea:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8000dee:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8000df2:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8000df6:	4650      	mov	r0, sl
 8000df8:	4659      	mov	r1, fp
 8000dfa:	1b02      	subs	r2, r0, r4
 8000dfc:	eb61 0305 	sbc.w	r3, r1, r5
 8000e00:	f04f 0000 	mov.w	r0, #0
 8000e04:	f04f 0100 	mov.w	r1, #0
 8000e08:	0099      	lsls	r1, r3, #2
 8000e0a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000e0e:	0090      	lsls	r0, r2, #2
 8000e10:	4602      	mov	r2, r0
 8000e12:	460b      	mov	r3, r1
 8000e14:	eb12 0804 	adds.w	r8, r2, r4
 8000e18:	eb43 0905 	adc.w	r9, r3, r5
 8000e1c:	f04f 0200 	mov.w	r2, #0
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e30:	4690      	mov	r8, r2
 8000e32:	4699      	mov	r9, r3
 8000e34:	4640      	mov	r0, r8
 8000e36:	4649      	mov	r1, r9
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	0a82      	lsrs	r2, r0, #10
 8000e42:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8000e46:	0a8b      	lsrs	r3, r1, #10
 8000e48:	4613      	mov	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000e58:	4770      	bx	lr

08000e5a <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b084      	sub	sp, #16
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ff93 	bl	8000d8e <TIMER_IF_Convert_ms2Tick>
 8000e68:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8000e6a:	f000 f8d5 	bl	8001018 <GetTimerTicks>
 8000e6e:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000e70:	e000      	b.n	8000e74 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8000e72:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000e74:	f000 f8d0 	bl	8001018 <GetTimerTicks>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d8f6      	bhi.n	8000e72 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8000e96:	f00a fd1d 	bl	800b8d4 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b084      	sub	sp, #16
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8000eaa:	f000 f8a5 	bl	8000ff8 <TIMER_IF_BkUp_Read_MSBticks>
 8000eae:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f88f 	bl	8000fd8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8000ec2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8000ed0:	f000 f8a2 	bl	8001018 <GetTimerTicks>
 8000ed4:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8000ed6:	f000 f88f 	bl	8000ff8 <TIMER_IF_BkUp_Read_MSBticks>
 8000eda:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8000edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	60fa      	str	r2, [r7, #12]
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	000b      	movs	r3, r1
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	460c      	mov	r4, r1
 8000ef8:	4605      	mov	r5, r0
 8000efa:	eb12 0804 	adds.w	r8, r2, r4
 8000efe:	eb43 0905 	adc.w	r9, r3, r5
 8000f02:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8000f06:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f0a:	f04f 0200 	mov.w	r2, #0
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	0a82      	lsrs	r2, r0, #10
 8000f14:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8000f18:	0a8b      	lsrs	r3, r1, #10
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	2200      	movs	r2, #0
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8000f2c:	f04f 0b00 	mov.w	fp, #0
 8000f30:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff46 	bl	8000dc8 <TIMER_IF_Convert_Tick2ms>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8000f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3730      	adds	r7, #48	@ 0x30
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000f50 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4803      	ldr	r0, [pc, #12]	@ (8000f6c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8000f5e:	f003 fa5d 	bl	800441c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000038 	.word	0x20000038

08000f70 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	4803      	ldr	r0, [pc, #12]	@ (8000f8c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8000f7e:	f003 fa4d 	bl	800441c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000038 	.word	0x20000038

08000f90 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8000f9e:	f003 fa55 	bl	800444c <HAL_RTCEx_BKUPRead>
 8000fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8000fa4:	687b      	ldr	r3, [r7, #4]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000038 	.word	0x20000038

08000fb4 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	4804      	ldr	r0, [pc, #16]	@ (8000fd4 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8000fc2:	f003 fa43 	bl	800444c <HAL_RTCEx_BKUPRead>
 8000fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8000fc8:	687b      	ldr	r3, [r7, #4]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000038 	.word	0x20000038

08000fd8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	2102      	movs	r1, #2
 8000fe4:	4803      	ldr	r0, [pc, #12]	@ (8000ff4 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8000fe6:	f003 fa19 	bl	800441c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000038 	.word	0x20000038

08000ff8 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000ffe:	2102      	movs	r1, #2
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8001002:	f003 fa23 	bl	800444c <HAL_RTCEx_BKUPRead>
 8001006:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8001008:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000038 	.word	0x20000038

08001018 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <GetTimerTicks+0x34>)
 8001020:	f7ff fdd8 	bl	8000bd4 <LL_RTC_TIME_GetSubSecond>
 8001024:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001026:	e003      	b.n	8001030 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8001028:	4808      	ldr	r0, [pc, #32]	@ (800104c <GetTimerTicks+0x34>)
 800102a:	f7ff fdd3 	bl	8000bd4 <LL_RTC_TIME_GetSubSecond>
 800102e:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001030:	4806      	ldr	r0, [pc, #24]	@ (800104c <GetTimerTicks+0x34>)
 8001032:	f7ff fdcf 	bl	8000bd4 <LL_RTC_TIME_GetSubSecond>
 8001036:	4602      	mov	r2, r0
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4293      	cmp	r3, r2
 800103c:	d1f4      	bne.n	8001028 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40002800 	.word	0x40002800

08001050 <LL_AHB2_GRP1_EnableClock>:
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800105c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800105e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4313      	orrs	r3, r2
 8001066:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800106c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001074:	68fb      	ldr	r3, [r7, #12]
}
 8001076:	bf00      	nop
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <LL_APB1_GRP1_EnableClock>:
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800108c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800108e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4313      	orrs	r3, r2
 8001096:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800109c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4013      	ands	r3, r2
 80010a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010a4:	68fb      	ldr	r3, [r7, #12]
}
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <LL_APB1_GRP1_DisableClock>:
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80010b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010c6:	4013      	ands	r3, r2
 80010c8:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr

080010d4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010d8:	4b22      	ldr	r3, [pc, #136]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010da:	4a23      	ldr	r2, [pc, #140]	@ (8001168 <MX_USART2_UART_Init+0x94>)
 80010dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010de:	4b21      	ldr	r3, [pc, #132]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 80010fa:	220c      	movs	r2, #12
 80010fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010fe:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001104:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001110:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001118:	2200      	movs	r2, #0
 800111a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800111c:	4811      	ldr	r0, [pc, #68]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 800111e:	f003 fe96 	bl	8004e4e <HAL_UART_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001128:	f7ff fae8 	bl	80006fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800112c:	2100      	movs	r1, #0
 800112e:	480d      	ldr	r0, [pc, #52]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001130:	f005 ffbf 	bl	80070b2 <HAL_UARTEx_SetTxFifoThreshold>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800113a:	f7ff fadf 	bl	80006fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800113e:	2100      	movs	r1, #0
 8001140:	4808      	ldr	r0, [pc, #32]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001142:	f005 fff4 	bl	800712e <HAL_UARTEx_SetRxFifoThreshold>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800114c:	f7ff fad6 	bl	80006fc <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001150:	4804      	ldr	r0, [pc, #16]	@ (8001164 <MX_USART2_UART_Init+0x90>)
 8001152:	f005 ff73 	bl	800703c <HAL_UARTEx_EnableFifoMode>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800115c:	f7ff face 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000084 	.word	0x20000084
 8001168:	40004400 	.word	0x40004400

0800116c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b096      	sub	sp, #88	@ 0x58
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	2238      	movs	r2, #56	@ 0x38
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f00a ff77 	bl	800c080 <memset>
  if(uartHandle->Instance==USART2)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a2f      	ldr	r2, [pc, #188]	@ (8001254 <HAL_UART_MspInit+0xe8>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d156      	bne.n	800124a <HAL_UART_MspInit+0xde>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800119c:	2302      	movs	r3, #2
 800119e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80011a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001258 <HAL_UART_MspInit+0xec>)
 80011a2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	4618      	mov	r0, r3
 80011aa:	f002 fcbf 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011b4:	f7ff faa2 	bl	80006fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011b8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80011bc:	f7ff ff60 	bl	8001080 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	2001      	movs	r0, #1
 80011c2:	f7ff ff45 	bl	8001050 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = TX2_Pin|RX2_Pin;
 80011c6:	230c      	movs	r3, #12
 80011c8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ca:	2302      	movs	r3, #2
 80011cc:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011d6:	2307      	movs	r3, #7
 80011d8:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011da:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011de:	4619      	mov	r1, r3
 80011e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e4:	f000 ffd4 	bl	8002190 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 80011e8:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <HAL_UART_MspInit+0xf0>)
 80011ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001260 <HAL_UART_MspInit+0xf4>)
 80011ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80011ee:	4b1b      	ldr	r3, [pc, #108]	@ (800125c <HAL_UART_MspInit+0xf0>)
 80011f0:	2214      	movs	r2, #20
 80011f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011f4:	4b19      	ldr	r3, [pc, #100]	@ (800125c <HAL_UART_MspInit+0xf0>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011fa:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_UART_MspInit+0xf0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001202:	2280      	movs	r2, #128	@ 0x80
 8001204:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001206:	4b15      	ldr	r3, [pc, #84]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <HAL_UART_MspInit+0xf0>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001212:	4b12      	ldr	r3, [pc, #72]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001214:	2200      	movs	r2, #0
 8001216:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001218:	4b10      	ldr	r3, [pc, #64]	@ (800125c <HAL_UART_MspInit+0xf0>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800121e:	480f      	ldr	r0, [pc, #60]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001220:	f000 fbcc 	bl	80019bc <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800122a:	f7ff fa67 	bl	80006fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001232:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001234:	4a09      	ldr	r2, [pc, #36]	@ (800125c <HAL_UART_MspInit+0xf0>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2102      	movs	r1, #2
 800123e:	2025      	movs	r0, #37	@ 0x25
 8001240:	f000 fb85 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001244:	2025      	movs	r0, #37	@ 0x25
 8001246:	f000 fb9c 	bl	8001982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800124a:	bf00      	nop
 800124c:	3758      	adds	r7, #88	@ 0x58
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40004400 	.word	0x40004400
 8001258:	000c0004 	.word	0x000c0004
 800125c:	20000118 	.word	0x20000118
 8001260:	40020008 	.word	0x40020008

08001264 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a0b      	ldr	r2, [pc, #44]	@ (80012a0 <HAL_UART_MspDeInit+0x3c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d110      	bne.n	8001298 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001276:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800127a:	f7ff ff19 	bl	80010b0 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, TX2_Pin|RX2_Pin);
 800127e:	210c      	movs	r1, #12
 8001280:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001284:	f001 f8e4 	bl	8002450 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fc3d 	bl	8001b0c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001292:	2025      	movs	r0, #37	@ 0x25
 8001294:	f000 fb83 	bl	800199e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40004400 	.word	0x40004400

080012a4 <LL_APB1_GRP1_ForceReset>:
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80012ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <LL_APB1_GRP1_ReleaseReset>:
{
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80012ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	43db      	mvns	r3, r3
 80012d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012dc:	4013      	ands	r3, r2
 80012de:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr
	...

080012ec <LL_EXTI_EnableIT_0_31>:
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <LL_EXTI_EnableIT_0_31+0x24>)
 80012f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80012fa:	4905      	ldr	r1, [pc, #20]	@ (8001310 <LL_EXTI_EnableIT_0_31+0x24>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4313      	orrs	r3, r2
 8001300:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	58000800 	.word	0x58000800

08001314 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800131c:	4a07      	ldr	r2, [pc, #28]	@ (800133c <vcom_Init+0x28>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8001322:	f7ff f8df 	bl	80004e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001326:	f7ff fed5 	bl	80010d4 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800132a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800132e:	f7ff ffdd 	bl	80012ec <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8001332:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	2000017c 	.word	0x2000017c

08001340 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001344:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001348:	f7ff ffac 	bl	80012a4 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 800134c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001350:	f7ff ffb9 	bl	80012c6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001354:	4804      	ldr	r0, [pc, #16]	@ (8001368 <vcom_DeInit+0x28>)
 8001356:	f7ff ff85 	bl	8001264 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800135a:	200f      	movs	r0, #15
 800135c:	f000 fb1f 	bl	800199e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8001360:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001362:	4618      	mov	r0, r3
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000084 	.word	0x20000084

0800136c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	461a      	mov	r2, r3
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4804      	ldr	r0, [pc, #16]	@ (8001390 <vcom_Trace_DMA+0x24>)
 8001380:	f003 fe02 	bl	8004f88 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001384:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000084 	.word	0x20000084

08001394 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 800139c:	4a19      	ldr	r2, [pc, #100]	@ (8001404 <vcom_ReceiveInit+0x70>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80013a2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80013a6:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80013a8:	f107 0308 	add.w	r3, r7, #8
 80013ac:	e893 0006 	ldmia.w	r3, {r1, r2}
 80013b0:	4815      	ldr	r0, [pc, #84]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013b2:	f005 fdb6 	bl	8006f22 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80013b6:	bf00      	nop
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013c6:	d0f7      	beq.n	80013b8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80013c8:	bf00      	nop
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013d8:	d1f7      	bne.n	80013ca <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80013da:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80013e8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80013ea:	4807      	ldr	r0, [pc, #28]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013ec:	f005 fdf4 	bl	8006fd8 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80013f0:	2201      	movs	r2, #1
 80013f2:	4906      	ldr	r1, [pc, #24]	@ (800140c <vcom_ReceiveInit+0x78>)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <vcom_ReceiveInit+0x74>)
 80013f6:	f003 fd7b 	bl	8004ef0 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80013fa:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000180 	.word	0x20000180
 8001408:	20000084 	.word	0x20000084
 800140c:	20000178 	.word	0x20000178

08001410 <vcom_Resume>:

void vcom_Resume(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001414:	4808      	ldr	r0, [pc, #32]	@ (8001438 <vcom_Resume+0x28>)
 8001416:	f003 fd1a 	bl	8004e4e <HAL_UART_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <vcom_Resume+0x14>
  {
    Error_Handler();
 8001420:	f7ff f96c 	bl	80006fc <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <vcom_Resume+0x2c>)
 8001426:	f000 fac9 	bl	80019bc <HAL_DMA_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <vcom_Resume+0x24>
  {
    Error_Handler();
 8001430:	f7ff f964 	bl	80006fc <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000084 	.word	0x20000084
 800143c:	20000118 	.word	0x20000118

08001440 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <HAL_UART_TxCpltCallback+0x24>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d103      	bne.n	800145a <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8001452:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <HAL_UART_TxCpltCallback+0x28>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2000      	movs	r0, #0
 8001458:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40004400 	.word	0x40004400
 8001468:	2000017c 	.word	0x2000017c

0800146c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0d      	ldr	r2, [pc, #52]	@ (80014b0 <HAL_UART_RxCpltCallback+0x44>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d113      	bne.n	80014a6 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800147e:	4b0d      	ldr	r3, [pc, #52]	@ (80014b4 <HAL_UART_RxCpltCallback+0x48>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00a      	beq.n	800149c <HAL_UART_RxCpltCallback+0x30>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800148c:	2b00      	cmp	r3, #0
 800148e:	d105      	bne.n	800149c <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8001490:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <HAL_UART_RxCpltCallback+0x48>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2200      	movs	r2, #0
 8001496:	2101      	movs	r1, #1
 8001498:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <HAL_UART_RxCpltCallback+0x4c>)
 800149a:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 800149c:	2201      	movs	r2, #1
 800149e:	4906      	ldr	r1, [pc, #24]	@ (80014b8 <HAL_UART_RxCpltCallback+0x4c>)
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f003 fd25 	bl	8004ef0 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40004400 	.word	0x40004400
 80014b4:	20000180 	.word	0x20000180
 80014b8:	20000178 	.word	0x20000178

080014bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014bc:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014c0:	f7ff fb82 	bl	8000bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c4:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80014c6:	490d      	ldr	r1, [pc, #52]	@ (80014fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80014c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001500 <LoopForever+0xe>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001508 <LoopForever+0x16>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80014ea:	f00a fdd1 	bl	800c090 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ee:	f7ff f89e 	bl	800062e <main>

080014f2 <LoopForever>:

LoopForever:
    b LoopForever
 80014f2:	e7fe      	b.n	80014f2 <LoopForever>
  ldr   r0, =_estack
 80014f4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80014f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014fc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001500:	0800c610 	.word	0x0800c610
  ldr r2, =_sbss
 8001504:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001508:	200008a0 	.word	0x200008a0

0800150c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800150c:	e7fe      	b.n	800150c <ADC_IRQHandler>

0800150e <LL_AHB2_GRP1_EnableClock>:
{
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001516:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800151a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800151c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4313      	orrs	r3, r2
 8001524:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4013      	ands	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
	...

08001540 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
   * so correct it here
   */
//  SUBGRF_WriteRegister( REG_XTA_TRIM, 0x10 );
//  SUBGRF_WriteRegister( REG_XTB_TRIM, 0x10 );

  RF_SW_CTRL1_GPIO_CLK_ENABLE();
 8001554:	2002      	movs	r0, #2
 8001556:	f7ff ffda 	bl	800150e <LL_AHB2_GRP1_EnableClock>
  RF_SW_CTRL2_GPIO_CLK_ENABLE();
 800155a:	2004      	movs	r0, #4
 800155c:	f7ff ffd7 	bl	800150e <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001560:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001564:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001566:	2301      	movs	r3, #1
 8001568:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	4619      	mov	r1, r3
 8001576:	480e      	ldr	r0, [pc, #56]	@ (80015b0 <BSP_RADIO_Init+0x70>)
 8001578:	f000 fe0a 	bl	8002190 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800157c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001580:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	4619      	mov	r1, r3
 8001586:	480b      	ldr	r0, [pc, #44]	@ (80015b4 <BSP_RADIO_Init+0x74>)
 8001588:	f000 fe02 	bl	8002190 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <BSP_RADIO_Init+0x74>)
 8001594:	f001 f82a 	bl	80025ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001598:	2200      	movs	r2, #0
 800159a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800159e:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <BSP_RADIO_Init+0x70>)
 80015a0:	f001 f824 	bl	80025ec <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	48000400 	.word	0x48000400
 80015b4:	48000800 	.word	0x48000800

080015b8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	2b03      	cmp	r3, #3
 80015c6:	d83f      	bhi.n	8001648 <BSP_RADIO_ConfigRFSwitch+0x90>
 80015c8:	a201      	add	r2, pc, #4	@ (adr r2, 80015d0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 80015ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ce:	bf00      	nop
 80015d0:	080015e1 	.word	0x080015e1
 80015d4:	080015fb 	.word	0x080015fb
 80015d8:	08001615 	.word	0x08001615
 80015dc:	0800162f 	.word	0x0800162f
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015e6:	481b      	ldr	r0, [pc, #108]	@ (8001654 <BSP_RADIO_ConfigRFSwitch+0x9c>)
 80015e8:	f001 f800 	bl	80025ec <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f2:	4819      	ldr	r0, [pc, #100]	@ (8001658 <BSP_RADIO_ConfigRFSwitch+0xa0>)
 80015f4:	f000 fffa 	bl	80025ec <HAL_GPIO_WritePin>
      break;      
 80015f8:	e027      	b.n	800164a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80015fa:	2201      	movs	r2, #1
 80015fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001600:	4814      	ldr	r0, [pc, #80]	@ (8001654 <BSP_RADIO_ConfigRFSwitch+0x9c>)
 8001602:	f000 fff3 	bl	80025ec <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800160c:	4812      	ldr	r0, [pc, #72]	@ (8001658 <BSP_RADIO_ConfigRFSwitch+0xa0>)
 800160e:	f000 ffed 	bl	80025ec <HAL_GPIO_WritePin>
      break;
 8001612:	e01a      	b.n	800164a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001614:	2201      	movs	r2, #1
 8001616:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800161a:	480e      	ldr	r0, [pc, #56]	@ (8001654 <BSP_RADIO_ConfigRFSwitch+0x9c>)
 800161c:	f000 ffe6 	bl	80025ec <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001620:	2201      	movs	r2, #1
 8001622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001626:	480c      	ldr	r0, [pc, #48]	@ (8001658 <BSP_RADIO_ConfigRFSwitch+0xa0>)
 8001628:	f000 ffe0 	bl	80025ec <HAL_GPIO_WritePin>
      break;
 800162c:	e00d      	b.n	800164a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800162e:	2200      	movs	r2, #0
 8001630:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001634:	4807      	ldr	r0, [pc, #28]	@ (8001654 <BSP_RADIO_ConfigRFSwitch+0x9c>)
 8001636:	f000 ffd9 	bl	80025ec <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800163a:	2201      	movs	r2, #1
 800163c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001640:	4805      	ldr	r0, [pc, #20]	@ (8001658 <BSP_RADIO_ConfigRFSwitch+0xa0>)
 8001642:	f000 ffd3 	bl	80025ec <HAL_GPIO_WritePin>
      break;
 8001646:	e000      	b.n	800164a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8001648:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800164a:	2300      	movs	r3, #0
}
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	48000400 	.word	0x48000400
 8001658:	48000800 	.word	0x48000800

0800165c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8001660:	2302      	movs	r3, #2
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr

0800166a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_NOT_SUPPORTED;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr

08001678 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 800167c:	2301      	movs	r3, #1
}
 800167e:	4618      	mov	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr

08001686 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8001686:	b480      	push	{r7}
 8001688:	b085      	sub	sp, #20
 800168a:	af00      	add	r7, sp, #0
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d102      	bne.n	800169c <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001696:	230f      	movs	r3, #15
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	e001      	b.n	80016a0 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 800169c:	2316      	movs	r3, #22
 800169e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80016a0:	68fb      	ldr	r3, [r7, #12]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80016b0:	4b04      	ldr	r3, [pc, #16]	@ (80016c4 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4a03      	ldr	r2, [pc, #12]	@ (80016c4 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	6053      	str	r3, [r2, #4]
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	e0042000 	.word	0xe0042000

080016c8 <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80016cc:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4a03      	ldr	r2, [pc, #12]	@ (80016e0 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	6053      	str	r3, [r2, #4]
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	e0042000 	.word	0xe0042000

080016e4 <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80016e8:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	4a03      	ldr	r2, [pc, #12]	@ (80016fc <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	6053      	str	r3, [r2, #4]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	e0042000 	.word	0xe0042000

08001700 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001706:	2300      	movs	r3, #0
 8001708:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800170a:	2003      	movs	r0, #3
 800170c:	f000 f914 	bl	8001938 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001710:	f002 f82e 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 8001714:	4603      	mov	r3, r0
 8001716:	4a09      	ldr	r2, [pc, #36]	@ (800173c <HAL_Init+0x3c>)
 8001718:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800171a:	200f      	movs	r0, #15
 800171c:	f7ff fa08 	bl	8000b30 <HAL_InitTick>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d002      	beq.n	800172c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	71fb      	strb	r3, [r7, #7]
 800172a:	e001      	b.n	8001730 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800172c:	f7ff f8df 	bl	80008ee <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001730:	79fb      	ldrb	r3, [r7, #7]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000000 	.word	0x20000000

08001740 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <HAL_SuspendTick+0x18>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a03      	ldr	r2, [pc, #12]	@ (8001758 <HAL_SuspendTick+0x18>)
 800174a:	f023 0302 	bic.w	r3, r3, #2
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr
 8001758:	e000e010 	.word	0xe000e010

0800175c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001760:	4b04      	ldr	r3, [pc, #16]	@ (8001774 <HAL_ResumeTick+0x18>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a03      	ldr	r2, [pc, #12]	@ (8001774 <HAL_ResumeTick+0x18>)
 8001766:	f043 0302 	orr.w	r3, r3, #2
 800176a:	6013      	str	r3, [r2, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	e000e010 	.word	0xe000e010

08001778 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800177c:	f7ff ff96 	bl	80016ac <LL_DBGMCU_EnableDBGSleepMode>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8001788:	f7ff ff9e 	bl	80016c8 <LL_DBGMCU_EnableDBGStopMode>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8001794:	f7ff ffa6 	bl	80016e4 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017ac:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017b8:	4013      	ands	r3, r2
 80017ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ce:	4a04      	ldr	r2, [pc, #16]	@ (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	60d3      	str	r3, [r2, #12]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e8:	4b04      	ldr	r3, [pc, #16]	@ (80017fc <__NVIC_GetPriorityGrouping+0x18>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	f003 0307 	and.w	r3, r3, #7
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	2b00      	cmp	r3, #0
 8001810:	db0b      	blt.n	800182a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	f003 021f 	and.w	r2, r3, #31
 8001818:	4906      	ldr	r1, [pc, #24]	@ (8001834 <__NVIC_EnableIRQ+0x34>)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	095b      	lsrs	r3, r3, #5
 8001820:	2001      	movs	r0, #1
 8001822:	fa00 f202 	lsl.w	r2, r0, r2
 8001826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	e000e100 	.word	0xe000e100

08001838 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db12      	blt.n	8001870 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	490a      	ldr	r1, [pc, #40]	@ (800187c <__NVIC_DisableIRQ+0x44>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	3320      	adds	r3, #32
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001864:	f3bf 8f4f 	dsb	sy
}
 8001868:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800186a:	f3bf 8f6f 	isb	sy
}
 800186e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000e100 	.word	0xe000e100

08001880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	db0a      	blt.n	80018aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	490c      	ldr	r1, [pc, #48]	@ (80018cc <__NVIC_SetPriority+0x4c>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	0112      	lsls	r2, r2, #4
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	440b      	add	r3, r1
 80018a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a8:	e00a      	b.n	80018c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4908      	ldr	r1, [pc, #32]	@ (80018d0 <__NVIC_SetPriority+0x50>)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	3b04      	subs	r3, #4
 80018b8:	0112      	lsls	r2, r2, #4
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	440b      	add	r3, r1
 80018be:	761a      	strb	r2, [r3, #24]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000e100 	.word	0xe000e100
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b089      	sub	sp, #36	@ 0x24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f1c3 0307 	rsb	r3, r3, #7
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	bf28      	it	cs
 80018f2:	2304      	movcs	r3, #4
 80018f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3304      	adds	r3, #4
 80018fa:	2b06      	cmp	r3, #6
 80018fc:	d902      	bls.n	8001904 <NVIC_EncodePriority+0x30>
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3b03      	subs	r3, #3
 8001902:	e000      	b.n	8001906 <NVIC_EncodePriority+0x32>
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001908:	f04f 32ff 	mov.w	r2, #4294967295
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43da      	mvns	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	401a      	ands	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800191c:	f04f 31ff 	mov.w	r1, #4294967295
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	43d9      	mvns	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	4313      	orrs	r3, r2
         );
}
 800192e:	4618      	mov	r0, r3
 8001930:	3724      	adds	r7, #36	@ 0x24
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ff2b 	bl	800179c <__NVIC_SetPriorityGrouping>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b086      	sub	sp, #24
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	60b9      	str	r1, [r7, #8]
 8001958:	607a      	str	r2, [r7, #4]
 800195a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800195c:	f7ff ff42 	bl	80017e4 <__NVIC_GetPriorityGrouping>
 8001960:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	68b9      	ldr	r1, [r7, #8]
 8001966:	6978      	ldr	r0, [r7, #20]
 8001968:	f7ff ffb4 	bl	80018d4 <NVIC_EncodePriority>
 800196c:	4602      	mov	r2, r0
 800196e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001972:	4611      	mov	r1, r2
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff83 	bl	8001880 <__NVIC_SetPriority>
}
 800197a:	bf00      	nop
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b082      	sub	sp, #8
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800198c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff ff35 	bl	8001800 <__NVIC_EnableIRQ>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b082      	sub	sp, #8
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4603      	mov	r3, r0
 80019a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff43 	bl	8001838 <__NVIC_DisableIRQ>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e08e      	b.n	8001aec <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	461a      	mov	r2, r3
 80019d4:	4b47      	ldr	r3, [pc, #284]	@ (8001af4 <HAL_DMA_Init+0x138>)
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d80f      	bhi.n	80019fa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	461a      	mov	r2, r3
 80019e0:	4b45      	ldr	r3, [pc, #276]	@ (8001af8 <HAL_DMA_Init+0x13c>)
 80019e2:	4413      	add	r3, r2
 80019e4:	4a45      	ldr	r2, [pc, #276]	@ (8001afc <HAL_DMA_Init+0x140>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	091b      	lsrs	r3, r3, #4
 80019ec:	009a      	lsls	r2, r3, #2
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a42      	ldr	r2, [pc, #264]	@ (8001b00 <HAL_DMA_Init+0x144>)
 80019f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80019f8:	e00e      	b.n	8001a18 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	461a      	mov	r2, r3
 8001a00:	4b40      	ldr	r3, [pc, #256]	@ (8001b04 <HAL_DMA_Init+0x148>)
 8001a02:	4413      	add	r3, r2
 8001a04:	4a3d      	ldr	r2, [pc, #244]	@ (8001afc <HAL_DMA_Init+0x140>)
 8001a06:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0a:	091b      	lsrs	r3, r3, #4
 8001a0c:	009a      	lsls	r2, r3, #2
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a3c      	ldr	r2, [pc, #240]	@ (8001b08 <HAL_DMA_Init+0x14c>)
 8001a16:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6812      	ldr	r2, [r2, #0]
 8001a2a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a32:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6819      	ldr	r1, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	431a      	orrs	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	431a      	orrs	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 fb24 	bl	80020b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a78:	d102      	bne.n	8001a80 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a8c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a96:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d010      	beq.n	8001ac2 <HAL_DMA_Init+0x106>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d80c      	bhi.n	8001ac2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 fb4d 	bl	8002148 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	e008      	b.n	8001ad4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40020407 	.word	0x40020407
 8001af8:	bffdfff8 	.word	0xbffdfff8
 8001afc:	cccccccd 	.word	0xcccccccd
 8001b00:	40020000 	.word	0x40020000
 8001b04:	bffdfbf8 	.word	0xbffdfbf8
 8001b08:	40020400 	.word	0x40020400

08001b0c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e07b      	b.n	8001c16 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 0201 	bic.w	r2, r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <HAL_DMA_DeInit+0x114>)
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d80f      	bhi.n	8001b5a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <HAL_DMA_DeInit+0x118>)
 8001b42:	4413      	add	r3, r2
 8001b44:	4a38      	ldr	r2, [pc, #224]	@ (8001c28 <HAL_DMA_DeInit+0x11c>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	091b      	lsrs	r3, r3, #4
 8001b4c:	009a      	lsls	r2, r3, #2
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a35      	ldr	r2, [pc, #212]	@ (8001c2c <HAL_DMA_DeInit+0x120>)
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b58:	e00e      	b.n	8001b78 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b33      	ldr	r3, [pc, #204]	@ (8001c30 <HAL_DMA_DeInit+0x124>)
 8001b62:	4413      	add	r3, r2
 8001b64:	4a30      	ldr	r2, [pc, #192]	@ (8001c28 <HAL_DMA_DeInit+0x11c>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	009a      	lsls	r2, r3, #2
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a2f      	ldr	r2, [pc, #188]	@ (8001c34 <HAL_DMA_DeInit+0x128>)
 8001b76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b84:	f003 021c 	and.w	r2, r3, #28
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b92:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 fa8f 	bl	80020b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001baa:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00f      	beq.n	8001bd4 <HAL_DMA_DeInit+0xc8>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	d80b      	bhi.n	8001bd4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 fac3 	bl	8002148 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001bd2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40020407 	.word	0x40020407
 8001c24:	bffdfff8 	.word	0xbffdfff8
 8001c28:	cccccccd 	.word	0xcccccccd
 8001c2c:	40020000 	.word	0x40020000
 8001c30:	bffdfbf8 	.word	0xbffdfbf8
 8001c34:	40020400 	.word	0x40020400

08001c38 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_DMA_Start_IT+0x20>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e069      	b.n	8001d2c <HAL_DMA_Start_IT+0xf4>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d155      	bne.n	8001d18 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 f9d3 	bl	800203c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d008      	beq.n	8001cb0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f042 020e 	orr.w	r2, r2, #14
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	e00f      	b.n	8001cd0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0204 	bic.w	r2, r2, #4
 8001cbe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 020a 	orr.w	r2, r2, #10
 8001cce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d007      	beq.n	8001cee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d007      	beq.n	8001d06 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d04:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	e008      	b.n	8001d2a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2280      	movs	r2, #128	@ 0x80
 8001d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e04f      	b.n	8001de6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d008      	beq.n	8001d64 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2204      	movs	r2, #4
 8001d56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e040      	b.n	8001de6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f022 020e 	bic.w	r2, r2, #14
 8001d72:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0201 	bic.w	r2, r2, #1
 8001d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d98:	f003 021c 	and.w	r2, r3, #28
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	2101      	movs	r1, #1
 8001da2:	fa01 f202 	lsl.w	r2, r1, r2
 8001da6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001db0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00c      	beq.n	8001dd4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dc8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dd2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d005      	beq.n	8001e14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2204      	movs	r2, #4
 8001e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e047      	b.n	8001ea4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 020e 	bic.w	r2, r2, #14
 8001e22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e48:	f003 021c 	and.w	r2, r3, #28
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e50:	2101      	movs	r1, #1
 8001e52:	fa01 f202 	lsl.w	r2, r1, r2
 8001e56:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e60:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00c      	beq.n	8001e84 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e78:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e82:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	4798      	blx	r3
    }
  }
  return status;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ecc:	f003 031c 	and.w	r3, r3, #28
 8001ed0:	2204      	movs	r2, #4
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d027      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x7c>
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d022      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0320 	and.w	r3, r3, #32
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d107      	bne.n	8001f04 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0204 	bic.w	r2, r2, #4
 8001f02:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f08:	f003 021c 	and.w	r2, r3, #28
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	2104      	movs	r1, #4
 8001f12:	fa01 f202 	lsl.w	r2, r1, r2
 8001f16:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 8081 	beq.w	8002024 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001f2a:	e07b      	b.n	8002024 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f30:	f003 031c 	and.w	r3, r3, #28
 8001f34:	2202      	movs	r2, #2
 8001f36:	409a      	lsls	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d03d      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x10c>
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d038      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0320 	and.w	r3, r3, #32
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10b      	bne.n	8001f70 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 020a 	bic.w	r2, r2, #10
 8001f66:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	461a      	mov	r2, r3
 8001f76:	4b2e      	ldr	r3, [pc, #184]	@ (8002030 <HAL_DMA_IRQHandler+0x180>)
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d909      	bls.n	8001f90 <HAL_DMA_IRQHandler+0xe0>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f80:	f003 031c 	and.w	r3, r3, #28
 8001f84:	4a2b      	ldr	r2, [pc, #172]	@ (8002034 <HAL_DMA_IRQHandler+0x184>)
 8001f86:	2102      	movs	r1, #2
 8001f88:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8c:	6053      	str	r3, [r2, #4]
 8001f8e:	e008      	b.n	8001fa2 <HAL_DMA_IRQHandler+0xf2>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f94:	f003 031c 	and.w	r3, r3, #28
 8001f98:	4a27      	ldr	r2, [pc, #156]	@ (8002038 <HAL_DMA_IRQHandler+0x188>)
 8001f9a:	2102      	movs	r1, #2
 8001f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d038      	beq.n	8002024 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001fba:	e033      	b.n	8002024 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc0:	f003 031c 	and.w	r3, r3, #28
 8001fc4:	2208      	movs	r2, #8
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d02a      	beq.n	8002026 <HAL_DMA_IRQHandler+0x176>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d025      	beq.n	8002026 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 020e 	bic.w	r2, r2, #14
 8001fe8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	f003 021c 	and.w	r2, r3, #28
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002018:	2b00      	cmp	r3, #0
 800201a:	d004      	beq.n	8002026 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002024:	bf00      	nop
 8002026:	bf00      	nop
}
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020080 	.word	0x40020080
 8002034:	40020400 	.word	0x40020400
 8002038:	40020000 	.word	0x40020000

0800203c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002052:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002064:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206a:	f003 021c 	and.w	r2, r3, #28
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	2101      	movs	r1, #1
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b10      	cmp	r3, #16
 8002088:	d108      	bne.n	800209c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800209a:	e007      	b.n	80020ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	60da      	str	r2, [r3, #12]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
	...

080020b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002138 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d813      	bhi.n	80020f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d0:	089b      	lsrs	r3, r3, #2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80020d8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	3b08      	subs	r3, #8
 80020e8:	4a14      	ldr	r2, [pc, #80]	@ (800213c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	091b      	lsrs	r3, r3, #4
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	e011      	b.n	8002118 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f8:	089b      	lsrs	r3, r3, #2
 80020fa:	009a      	lsls	r2, r3, #2
 80020fc:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80020fe:	4413      	add	r3, r2
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	3b08      	subs	r3, #8
 800210c:	4a0b      	ldr	r2, [pc, #44]	@ (800213c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	091b      	lsrs	r3, r3, #4
 8002114:	3307      	adds	r3, #7
 8002116:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a0a      	ldr	r2, [pc, #40]	@ (8002144 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800211c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	2201      	movs	r2, #1
 8002126:	409a      	lsls	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40020407 	.word	0x40020407
 800213c:	cccccccd 	.word	0xcccccccd
 8002140:	4002081c 	.word	0x4002081c
 8002144:	40020880 	.word	0x40020880

08002148 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002158:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800215e:	4413      	add	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	461a      	mov	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a08      	ldr	r2, [pc, #32]	@ (800218c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800216c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	3b01      	subs	r3, #1
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2201      	movs	r2, #1
 8002178:	409a      	lsls	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr
 8002188:	1000823f 	.word	0x1000823f
 800218c:	40020940 	.word	0x40020940

08002190 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e140      	b.n	8002422 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	4013      	ands	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8132 	beq.w	800241c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d005      	beq.n	80021d0 <HAL_GPIO_Init+0x40>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0303 	and.w	r3, r3, #3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d130      	bne.n	8002232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002206:	2201      	movs	r2, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	f003 0201 	and.w	r2, r3, #1
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b03      	cmp	r3, #3
 800223c:	d017      	beq.n	800226e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d123      	bne.n	80022c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	08da      	lsrs	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3208      	adds	r2, #8
 8002282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	220f      	movs	r2, #15
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	6939      	ldr	r1, [r7, #16]
 80022be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0203 	and.w	r2, r3, #3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 808c 	beq.w	800241c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002304:	4a4e      	ldr	r2, [pc, #312]	@ (8002440 <HAL_GPIO_Init+0x2b0>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	089b      	lsrs	r3, r3, #2
 800230a:	3302      	adds	r3, #2
 800230c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	2207      	movs	r2, #7
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800232e:	d00d      	beq.n	800234c <HAL_GPIO_Init+0x1bc>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a44      	ldr	r2, [pc, #272]	@ (8002444 <HAL_GPIO_Init+0x2b4>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d007      	beq.n	8002348 <HAL_GPIO_Init+0x1b8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a43      	ldr	r2, [pc, #268]	@ (8002448 <HAL_GPIO_Init+0x2b8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d101      	bne.n	8002344 <HAL_GPIO_Init+0x1b4>
 8002340:	2302      	movs	r3, #2
 8002342:	e004      	b.n	800234e <HAL_GPIO_Init+0x1be>
 8002344:	2307      	movs	r3, #7
 8002346:	e002      	b.n	800234e <HAL_GPIO_Init+0x1be>
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <HAL_GPIO_Init+0x1be>
 800234c:	2300      	movs	r3, #0
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	f002 0203 	and.w	r2, r2, #3
 8002354:	0092      	lsls	r2, r2, #2
 8002356:	4093      	lsls	r3, r2
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800235e:	4938      	ldr	r1, [pc, #224]	@ (8002440 <HAL_GPIO_Init+0x2b0>)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	089b      	lsrs	r3, r3, #2
 8002364:	3302      	adds	r3, #2
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800236c:	4b37      	ldr	r3, [pc, #220]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	43db      	mvns	r3, r3
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4013      	ands	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002390:	4a2e      	ldr	r2, [pc, #184]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002396:	4b2d      	ldr	r3, [pc, #180]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	43db      	mvns	r3, r3
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4013      	ands	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023ba:	4a24      	ldr	r2, [pc, #144]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80023c0:	4b22      	ldr	r3, [pc, #136]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 80023c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023c6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4013      	ands	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80023e6:	4a19      	ldr	r2, [pc, #100]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80023ee:	4b17      	ldr	r3, [pc, #92]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 80023f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023f4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002414:	4a0d      	ldr	r2, [pc, #52]	@ (800244c <HAL_GPIO_Init+0x2bc>)
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	3301      	adds	r3, #1
 8002420:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	fa22 f303 	lsr.w	r3, r2, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	f47f aeb7 	bne.w	80021a0 <HAL_GPIO_Init+0x10>
  }
}
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40010000 	.word	0x40010000
 8002444:	48000400 	.word	0x48000400
 8002448:	48000800 	.word	0x48000800
 800244c:	58000800 	.word	0x58000800

08002450 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800245e:	e0af      	b.n	80025c0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002460:	2201      	movs	r2, #1
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 80a2 	beq.w	80025ba <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002476:	4a59      	ldr	r2, [pc, #356]	@ (80025dc <HAL_GPIO_DeInit+0x18c>)
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	089b      	lsrs	r3, r3, #2
 800247c:	3302      	adds	r3, #2
 800247e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002482:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	2207      	movs	r2, #7
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4013      	ands	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800249e:	d00d      	beq.n	80024bc <HAL_GPIO_DeInit+0x6c>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a4f      	ldr	r2, [pc, #316]	@ (80025e0 <HAL_GPIO_DeInit+0x190>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d007      	beq.n	80024b8 <HAL_GPIO_DeInit+0x68>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a4e      	ldr	r2, [pc, #312]	@ (80025e4 <HAL_GPIO_DeInit+0x194>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <HAL_GPIO_DeInit+0x64>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e004      	b.n	80024be <HAL_GPIO_DeInit+0x6e>
 80024b4:	2307      	movs	r3, #7
 80024b6:	e002      	b.n	80024be <HAL_GPIO_DeInit+0x6e>
 80024b8:	2301      	movs	r3, #1
 80024ba:	e000      	b.n	80024be <HAL_GPIO_DeInit+0x6e>
 80024bc:	2300      	movs	r3, #0
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	f002 0203 	and.w	r2, r2, #3
 80024c4:	0092      	lsls	r2, r2, #2
 80024c6:	4093      	lsls	r3, r2
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d136      	bne.n	800253c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80024ce:	4b46      	ldr	r3, [pc, #280]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024d0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	43db      	mvns	r3, r3
 80024d8:	4943      	ldr	r1, [pc, #268]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024da:	4013      	ands	r3, r2
 80024dc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80024e0:	4b41      	ldr	r3, [pc, #260]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	493f      	ldr	r1, [pc, #252]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80024f2:	4b3d      	ldr	r3, [pc, #244]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	493b      	ldr	r1, [pc, #236]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002500:	4b39      	ldr	r3, [pc, #228]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	43db      	mvns	r3, r3
 8002508:	4937      	ldr	r1, [pc, #220]	@ (80025e8 <HAL_GPIO_DeInit+0x198>)
 800250a:	4013      	ands	r3, r2
 800250c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f003 0303 	and.w	r3, r3, #3
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	2207      	movs	r2, #7
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800251e:	4a2f      	ldr	r2, [pc, #188]	@ (80025dc <HAL_GPIO_DeInit+0x18c>)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	089b      	lsrs	r3, r3, #2
 8002524:	3302      	adds	r3, #2
 8002526:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	43da      	mvns	r2, r3
 800252e:	482b      	ldr	r0, [pc, #172]	@ (80025dc <HAL_GPIO_DeInit+0x18c>)
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	089b      	lsrs	r3, r3, #2
 8002534:	400a      	ands	r2, r1
 8002536:	3302      	adds	r3, #2
 8002538:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2103      	movs	r1, #3
 8002546:	fa01 f303 	lsl.w	r3, r1, r3
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	08da      	lsrs	r2, r3, #3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3208      	adds	r2, #8
 8002558:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	220f      	movs	r2, #15
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	08d2      	lsrs	r2, r2, #3
 8002570:	4019      	ands	r1, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3208      	adds	r2, #8
 8002576:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	2103      	movs	r1, #3
 8002584:	fa01 f303 	lsl.w	r3, r1, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	401a      	ands	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	2101      	movs	r1, #1
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	fa01 f303 	lsl.w	r3, r1, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	401a      	ands	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2103      	movs	r1, #3
 80025ae:	fa01 f303 	lsl.w	r3, r1, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	401a      	ands	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	60da      	str	r2, [r3, #12]
    }

    position++;
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	3301      	adds	r3, #1
 80025be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	fa22 f303 	lsr.w	r3, r2, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f47f af49 	bne.w	8002460 <HAL_GPIO_DeInit+0x10>
  }
}
 80025ce:	bf00      	nop
 80025d0:	bf00      	nop
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40010000 	.word	0x40010000
 80025e0:	48000400 	.word	0x48000400
 80025e4:	48000800 	.word	0x48000800
 80025e8:	58000800 	.word	0x58000800

080025ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
 80025f8:	4613      	mov	r3, r2
 80025fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fc:	787b      	ldrb	r3, [r7, #1]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002608:	e002      	b.n	8002610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr

0800261a <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	460b      	mov	r3, r1
 8002624:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800262c:	887a      	ldrh	r2, [r7, #2]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	4013      	ands	r3, r2
 8002632:	041a      	lsls	r2, r3, #16
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	43d9      	mvns	r1, r3
 8002638:	887b      	ldrh	r3, [r7, #2]
 800263a:	400b      	ands	r3, r1
 800263c:	431a      	orrs	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	619a      	str	r2, [r3, #24]
}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002650:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a03      	ldr	r2, [pc, #12]	@ (8002664 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800265a:	6013      	str	r3, [r2, #0]
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	58000400 	.word	0x58000400

08002668 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10c      	bne.n	8002694 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800267a:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <HAL_PWR_EnterSLEEPMode+0x60>)
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002682:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002686:	d10d      	bne.n	80026a4 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002688:	f000 f83c 	bl	8002704 <HAL_PWREx_DisableLowPowerRunMode>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d008      	beq.n	80026a4 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8002692:	e015      	b.n	80026c0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8002694:	4b0c      	ldr	r3, [pc, #48]	@ (80026c8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80026a0:	f000 f822 	bl	80026e8 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80026a4:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_PWR_EnterSLEEPMode+0x64>)
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	4a08      	ldr	r2, [pc, #32]	@ (80026cc <HAL_PWR_EnterSLEEPMode+0x64>)
 80026aa:	f023 0304 	bic.w	r3, r3, #4
 80026ae:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80026b6:	bf30      	wfi
 80026b8:	e002      	b.n	80026c0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80026ba:	bf40      	sev
    __WFE();
 80026bc:	bf20      	wfe
    __WFE();
 80026be:	bf20      	wfe
  }
}
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	58000400 	.word	0x58000400
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80026d4:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <HAL_PWREx_GetVoltageRange+0x14>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	58000400 	.word	0x58000400

080026e8 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80026ec:	4b04      	ldr	r3, [pc, #16]	@ (8002700 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a03      	ldr	r2, [pc, #12]	@ (8002700 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80026f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026f6:	6013      	str	r3, [r2, #0]
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr
 8002700:	58000400 	.word	0x58000400

08002704 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800270a:	4b16      	ldr	r3, [pc, #88]	@ (8002764 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a15      	ldr	r2, [pc, #84]	@ (8002764 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002710:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002714:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8002716:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2232      	movs	r2, #50	@ 0x32
 800271c:	fb02 f303 	mul.w	r3, r2, r3
 8002720:	4a12      	ldr	r2, [pc, #72]	@ (800276c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002722:	fba2 2303 	umull	r2, r3, r2, r3
 8002726:	0c9b      	lsrs	r3, r3, #18
 8002728:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800272a:	e002      	b.n	8002732 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002732:	4b0c      	ldr	r3, [pc, #48]	@ (8002764 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800273a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800273e:	d102      	bne.n	8002746 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f2      	bne.n	800272c <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800274e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002752:	d101      	bne.n	8002758 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e000      	b.n	800275a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	58000400 	.word	0x58000400
 8002768:	20000000 	.word	0x20000000
 800276c:	431bde83 	.word	0x431bde83

08002770 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 0307 	bic.w	r3, r3, #7
 8002782:	4a0e      	ldr	r2, [pc, #56]	@ (80027bc <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8002784:	f043 0302 	orr.w	r3, r3, #2
 8002788:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800278a:	4b0d      	ldr	r3, [pc, #52]	@ (80027c0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	4a0c      	ldr	r2, [pc, #48]	@ (80027c0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002790:	f043 0304 	orr.w	r3, r3, #4
 8002794:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800279c:	bf30      	wfi
 800279e:	e002      	b.n	80027a6 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80027a0:	bf40      	sev
    __WFE();
 80027a2:	bf20      	wfe
    __WFE();
 80027a4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80027a6:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	6113      	str	r3, [r2, #16]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	58000400 	.word	0x58000400
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <LL_PWR_IsEnabledBkUpAccess>:
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80027c8:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027d4:	d101      	bne.n	80027da <LL_PWR_IsEnabledBkUpAccess+0x16>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <LL_PWR_IsEnabledBkUpAccess+0x18>
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	58000400 	.word	0x58000400

080027e8 <LL_RCC_HSE_EnableTcxo>:
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80027ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027fa:	6013      	str	r3, [r2, #0]
}
 80027fc:	bf00      	nop
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr

08002804 <LL_RCC_HSE_DisableTcxo>:
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002808:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002812:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002816:	6013      	str	r3, [r2, #0]
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr

08002820 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800282e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002832:	d101      	bne.n	8002838 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <LL_RCC_HSE_Enable>:
{
 8002842:	b480      	push	{r7}
 8002844:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002846:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002854:	6013      	str	r3, [r2, #0]
}
 8002856:	bf00      	nop
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr

0800285e <LL_RCC_HSE_Disable>:
{
 800285e:	b480      	push	{r7}
 8002860:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800286c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002870:	6013      	str	r3, [r2, #0]
}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr

0800287a <LL_RCC_HSE_IsReady>:
{
 800287a:	b480      	push	{r7}
 800287c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800287e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002888:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800288c:	d101      	bne.n	8002892 <LL_RCC_HSE_IsReady+0x18>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <LL_RCC_HSE_IsReady+0x1a>
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <LL_RCC_HSI_Enable>:
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80028a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <LL_RCC_HSI_Disable>:
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80028bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028ca:	6013      	str	r3, [r2, #0]
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr

080028d4 <LL_RCC_HSI_IsReady>:
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028e6:	d101      	bne.n	80028ec <LL_RCC_HSI_IsReady+0x18>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <LL_RCC_HSI_IsReady+0x1a>
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <LL_RCC_HSI_SetCalibTrimming>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80028fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	061b      	lsls	r3, r3, #24
 800290c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr

0800291e <LL_RCC_LSE_IsReady>:
{
 800291e:	b480      	push	{r7}
 8002920:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002922:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b02      	cmp	r3, #2
 8002930:	d101      	bne.n	8002936 <LL_RCC_LSE_IsReady+0x18>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <LL_RCC_LSE_IsReady+0x1a>
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <LL_RCC_LSI_Enable>:
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002944:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800294c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <LL_RCC_LSI_Disable>:
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002968:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800296c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002970:	f023 0301 	bic.w	r3, r3, #1
 8002974:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <LL_RCC_LSI_IsReady>:
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002984:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002988:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b02      	cmp	r3, #2
 8002992:	d101      	bne.n	8002998 <LL_RCC_LSI_IsReady+0x18>
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <LL_RCC_LSI_IsReady+0x1a>
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <LL_RCC_MSI_Enable>:
{
 80029a2:	b480      	push	{r7}
 80029a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80029a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6013      	str	r3, [r2, #0]
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <LL_RCC_MSI_Disable>:
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80029c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029cc:	f023 0301 	bic.w	r3, r3, #1
 80029d0:	6013      	str	r3, [r2, #0]
}
 80029d2:	bf00      	nop
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <LL_RCC_MSI_IsReady>:
{
 80029da:	b480      	push	{r7}
 80029dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80029de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d101      	bne.n	80029f0 <LL_RCC_MSI_IsReady+0x16>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_RCC_MSI_IsReady+0x18>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr

080029fa <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80029fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d101      	bne.n	8002a10 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr

08002a1a <LL_RCC_MSI_GetRange>:
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002a1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002a34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002a50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a62:	4313      	orrs	r3, r2
 8002a64:	604b      	str	r3, [r1, #4]
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr

08002a70 <LL_RCC_SetSysClkSource>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002a78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f023 0203 	bic.w	r2, r3, #3
 8002a82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	608b      	str	r3, [r1, #8]
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bc80      	pop	{r7}
 8002a94:	4770      	bx	lr

08002a96 <LL_RCC_GetSysClkSource>:
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 030c 	and.w	r3, r3, #12
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <LL_RCC_SetAHBPrescaler>:
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002ab4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002abe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	608b      	str	r3, [r1, #8]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr

08002ad2 <LL_RCC_SetAHB3Prescaler>:
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ade:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002ae2:	f023 020f 	bic.w	r2, r3, #15
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	091b      	lsrs	r3, r3, #4
 8002aea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bc80      	pop	{r7}
 8002afc:	4770      	bx	lr

08002afe <LL_RCC_SetAPB1Prescaler>:
{
 8002afe:	b480      	push	{r7}
 8002b00:	b083      	sub	sp, #12
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	608b      	str	r3, [r1, #8]
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr

08002b24 <LL_RCC_SetAPB2Prescaler>:
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002b2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	608b      	str	r3, [r1, #8]
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr

08002b4a <LL_RCC_GetAHBPrescaler>:
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <LL_RCC_GetAHB3Prescaler>:
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b68:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr

08002b7a <LL_RCC_GetAPB1Prescaler>:
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <LL_RCC_GetAPB2Prescaler>:
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr

08002ba6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002baa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bb8:	6013      	str	r3, [r2, #0]
}
 8002bba:	bf00      	nop
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bd0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bd4:	6013      	str	r3, [r2, #0]
}
 8002bd6:	bf00      	nop
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002bf0:	d101      	bne.n	8002bf6 <LL_RCC_PLL_IsReady+0x18>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e000      	b.n	8002bf8 <LL_RCC_PLL_IsReady+0x1a>
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	0a1b      	lsrs	r3, r3, #8
 8002c0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002c1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr

08002c2e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c6c:	d101      	bne.n	8002c72 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002c80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c84:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c90:	d101      	bne.n	8002c96 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002cb2:	d101      	bne.n	8002cb8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002cc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cd4:	d101      	bne.n	8002cda <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b088      	sub	sp, #32
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e36f      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cf6:	f7ff fece 	bl	8002a96 <LL_RCC_GetSysClkSource>
 8002cfa:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cfc:	f7ff ffa2 	bl	8002c44 <LL_RCC_PLL_GetMainSource>
 8002d00:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 80c4 	beq.w	8002e98 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d005      	beq.n	8002d22 <HAL_RCC_OscConfig+0x3e>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	2b0c      	cmp	r3, #12
 8002d1a:	d176      	bne.n	8002e0a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d173      	bne.n	8002e0a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e353      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_OscConfig+0x68>
 8002d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d4a:	e006      	b.n	8002d5a <HAL_RCC_OscConfig+0x76>
 8002d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d54:	091b      	lsrs	r3, r3, #4
 8002d56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d222      	bcs.n	8002da4 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 fd3c 	bl	80037e0 <RCC_SetFlashLatencyFromMSIRange>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e331      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d7c:	f043 0308 	orr.w	r3, r3, #8
 8002d80:	6013      	str	r3, [r2, #0]
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d94:	4313      	orrs	r3, r2
 8002d96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff fe53 	bl	8002a48 <LL_RCC_MSI_SetCalibTrimming>
 8002da2:	e021      	b.n	8002de8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dae:	f043 0308 	orr.w	r3, r3, #8
 8002db2:	6013      	str	r3, [r2, #0]
 8002db4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fe3a 	bl	8002a48 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 fd01 	bl	80037e0 <RCC_SetFlashLatencyFromMSIRange>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e2f6      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002de8:	f000 fcc2 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4aa7      	ldr	r2, [pc, #668]	@ (800308c <HAL_RCC_OscConfig+0x3a8>)
 8002df0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002df2:	4ba7      	ldr	r3, [pc, #668]	@ (8003090 <HAL_RCC_OscConfig+0x3ac>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fd fe9a 	bl	8000b30 <HAL_InitTick>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002e00:	7cfb      	ldrb	r3, [r7, #19]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d047      	beq.n	8002e96 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002e06:	7cfb      	ldrb	r3, [r7, #19]
 8002e08:	e2e5      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d02c      	beq.n	8002e6c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e12:	f7ff fdc6 	bl	80029a2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e16:	f7fd fe95 	bl	8000b44 <HAL_GetTick>
 8002e1a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e1e:	f7fd fe91 	bl	8000b44 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e2d2      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002e30:	f7ff fdd3 	bl	80029da <LL_RCC_MSI_IsReady>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f1      	beq.n	8002e1e <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e44:	f043 0308 	orr.w	r3, r3, #8
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff fdef 	bl	8002a48 <LL_RCC_MSI_SetCalibTrimming>
 8002e6a:	e015      	b.n	8002e98 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e6c:	f7ff fda7 	bl	80029be <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e70:	f7fd fe68 	bl	8000b44 <HAL_GetTick>
 8002e74:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e78:	f7fd fe64 	bl	8000b44 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e2a5      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e8a:	f7ff fda6 	bl	80029da <LL_RCC_MSI_IsReady>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1f1      	bne.n	8002e78 <HAL_RCC_OscConfig+0x194>
 8002e94:	e000      	b.n	8002e98 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002e96:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d058      	beq.n	8002f56 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d005      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x1d2>
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	2b0c      	cmp	r3, #12
 8002eae:	d108      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d105      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d14b      	bne.n	8002f56 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e289      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002ec2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee0:	d102      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x204>
 8002ee2:	f7ff fcae 	bl	8002842 <LL_RCC_HSE_Enable>
 8002ee6:	e00d      	b.n	8002f04 <HAL_RCC_OscConfig+0x220>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002ef0:	d104      	bne.n	8002efc <HAL_RCC_OscConfig+0x218>
 8002ef2:	f7ff fc79 	bl	80027e8 <LL_RCC_HSE_EnableTcxo>
 8002ef6:	f7ff fca4 	bl	8002842 <LL_RCC_HSE_Enable>
 8002efa:	e003      	b.n	8002f04 <HAL_RCC_OscConfig+0x220>
 8002efc:	f7ff fcaf 	bl	800285e <LL_RCC_HSE_Disable>
 8002f00:	f7ff fc80 	bl	8002804 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d012      	beq.n	8002f32 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0c:	f7fd fe1a 	bl	8000b44 <HAL_GetTick>
 8002f10:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f14:	f7fd fe16 	bl	8000b44 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b64      	cmp	r3, #100	@ 0x64
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e257      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002f26:	f7ff fca8 	bl	800287a <LL_RCC_HSE_IsReady>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0f1      	beq.n	8002f14 <HAL_RCC_OscConfig+0x230>
 8002f30:	e011      	b.n	8002f56 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f32:	f7fd fe07 	bl	8000b44 <HAL_GetTick>
 8002f36:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002f38:	e008      	b.n	8002f4c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f3a:	f7fd fe03 	bl	8000b44 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b64      	cmp	r3, #100	@ 0x64
 8002f46:	d901      	bls.n	8002f4c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e244      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002f4c:	f7ff fc95 	bl	800287a <LL_RCC_HSE_IsReady>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f1      	bne.n	8002f3a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d046      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_OscConfig+0x290>
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	2b0c      	cmp	r3, #12
 8002f6c:	d10e      	bne.n	8002f8c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d10b      	bne.n	8002f8c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e22a      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fcb6 	bl	80028f6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f8a:	e031      	b.n	8002ff0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d019      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f94:	f7ff fc82 	bl	800289c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f98:	f7fd fdd4 	bl	8000b44 <HAL_GetTick>
 8002f9c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa0:	f7fd fdd0 	bl	8000b44 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e211      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002fb2:	f7ff fc8f 	bl	80028d4 <LL_RCC_HSI_IsReady>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f1      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fc98 	bl	80028f6 <LL_RCC_HSI_SetCalibTrimming>
 8002fc6:	e013      	b.n	8002ff0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fc8:	f7ff fc76 	bl	80028b8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fcc:	f7fd fdba 	bl	8000b44 <HAL_GetTick>
 8002fd0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fd4:	f7fd fdb6 	bl	8000b44 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e1f7      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002fe6:	f7ff fc75 	bl	80028d4 <LL_RCC_HSI_IsReady>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1f1      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d06e      	beq.n	80030da <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d056      	beq.n	80030b2 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8003004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800300c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69da      	ldr	r2, [r3, #28]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	429a      	cmp	r2, r3
 800301a:	d031      	beq.n	8003080 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d006      	beq.n	8003034 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e1d0      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d013      	beq.n	8003066 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800303e:	f7ff fc8f 	bl	8002960 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003042:	f7fd fd7f 	bl	8000b44 <HAL_GetTick>
 8003046:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800304a:	f7fd fd7b 	bl	8000b44 <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b11      	cmp	r3, #17
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e1bc      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 800305c:	f7ff fc90 	bl	8002980 <LL_RCC_LSI_IsReady>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f1      	bne.n	800304a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8003066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800306a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800306e:	f023 0210 	bic.w	r2, r3, #16
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003080:	f7ff fc5e 	bl	8002940 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003084:	f7fd fd5e 	bl	8000b44 <HAL_GetTick>
 8003088:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800308a:	e00c      	b.n	80030a6 <HAL_RCC_OscConfig+0x3c2>
 800308c:	20000000 	.word	0x20000000
 8003090:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003094:	f7fd fd56 	bl	8000b44 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b11      	cmp	r3, #17
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e197      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80030a6:	f7ff fc6b 	bl	8002980 <LL_RCC_LSI_IsReady>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0f1      	beq.n	8003094 <HAL_RCC_OscConfig+0x3b0>
 80030b0:	e013      	b.n	80030da <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b2:	f7ff fc55 	bl	8002960 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b6:	f7fd fd45 	bl	8000b44 <HAL_GetTick>
 80030ba:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030be:	f7fd fd41 	bl	8000b44 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b11      	cmp	r3, #17
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e182      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80030d0:	f7ff fc56 	bl	8002980 <LL_RCC_LSI_IsReady>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f1      	bne.n	80030be <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 80d8 	beq.w	8003298 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80030e8:	f7ff fb6c 	bl	80027c4 <LL_PWR_IsEnabledBkUpAccess>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d113      	bne.n	800311a <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80030f2:	f7ff faab 	bl	800264c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030f6:	f7fd fd25 	bl	8000b44 <HAL_GetTick>
 80030fa:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030fe:	f7fd fd21 	bl	8000b44 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e162      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003110:	f7ff fb58 	bl	80027c4 <LL_PWR_IsEnabledBkUpAccess>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f1      	beq.n	80030fe <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d07b      	beq.n	800321a <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b85      	cmp	r3, #133	@ 0x85
 8003128:	d003      	beq.n	8003132 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2b05      	cmp	r3, #5
 8003130:	d109      	bne.n	8003146 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003132:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800313e:	f043 0304 	orr.w	r3, r3, #4
 8003142:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003146:	f7fd fcfd 	bl	8000b44 <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800314c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003154:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003160:	e00a      	b.n	8003178 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003162:	f7fd fcef 	bl	8000b44 <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003170:	4293      	cmp	r3, r2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e12e      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003178:	f7ff fbd1 	bl	800291e <LL_RCC_LSE_IsReady>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0ef      	beq.n	8003162 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	2b81      	cmp	r3, #129	@ 0x81
 8003188:	d003      	beq.n	8003192 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	2b85      	cmp	r3, #133	@ 0x85
 8003190:	d121      	bne.n	80031d6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003192:	f7fd fcd7 	bl	8000b44 <HAL_GetTick>
 8003196:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800319c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80031ac:	e00a      	b.n	80031c4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ae:	f7fd fcc9 	bl	8000b44 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031bc:	4293      	cmp	r3, r2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e108      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80031c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0ec      	beq.n	80031ae <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80031d4:	e060      	b.n	8003298 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d6:	f7fd fcb5 	bl	8000b44 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80031dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7fd fca7 	bl	8000b44 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e0e6      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ec      	bne.n	80031f2 <HAL_RCC_OscConfig+0x50e>
 8003218:	e03e      	b.n	8003298 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321a:	f7fd fc93 	bl	8000b44 <HAL_GetTick>
 800321e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003228:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800322c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003230:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003234:	e00a      	b.n	800324c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003236:	f7fd fc85 	bl	8000b44 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003244:	4293      	cmp	r3, r2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0c4      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800324c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003254:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1ec      	bne.n	8003236 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325c:	f7fd fc72 	bl	8000b44 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800326a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800326e:	f023 0301 	bic.w	r3, r3, #1
 8003272:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003276:	e00a      	b.n	800328e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003278:	f7fd fc64 	bl	8000b44 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e0a3      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800328e:	f7ff fb46 	bl	800291e <LL_RCC_LSE_IsReady>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1ef      	bne.n	8003278 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 8099 	beq.w	80033d4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	2b0c      	cmp	r3, #12
 80032a6:	d06c      	beq.n	8003382 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d14b      	bne.n	8003348 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b0:	f7ff fc87 	bl	8002bc2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b4:	f7fd fc46 	bl	8000b44 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032bc:	f7fd fc42 	bl	8000b44 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b0a      	cmp	r3, #10
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e083      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80032ce:	f7ff fc86 	bl	8002bde <LL_RCC_PLL_IsReady>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f1      	bne.n	80032bc <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	4b40      	ldr	r3, [pc, #256]	@ (80033e0 <HAL_RCC_OscConfig+0x6fc>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032ea:	4311      	orrs	r1, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80032f0:	0212      	lsls	r2, r2, #8
 80032f2:	4311      	orrs	r1, r2
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032f8:	4311      	orrs	r1, r2
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80032fe:	4311      	orrs	r1, r2
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003304:	430a      	orrs	r2, r1
 8003306:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800330a:	4313      	orrs	r3, r2
 800330c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800330e:	f7ff fc4a 	bl	8002ba6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800331c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003320:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003322:	f7fd fc0f 	bl	8000b44 <HAL_GetTick>
 8003326:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332a:	f7fd fc0b 	bl	8000b44 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b0a      	cmp	r3, #10
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e04c      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 800333c:	f7ff fc4f 	bl	8002bde <LL_RCC_PLL_IsReady>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0f1      	beq.n	800332a <HAL_RCC_OscConfig+0x646>
 8003346:	e045      	b.n	80033d4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003348:	f7ff fc3b 	bl	8002bc2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7fd fbfa 	bl	8000b44 <HAL_GetTick>
 8003350:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003354:	f7fd fbf6 	bl	8000b44 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b0a      	cmp	r3, #10
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e037      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003366:	f7ff fc3a 	bl	8002bde <LL_RCC_PLL_IsReady>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1f1      	bne.n	8003354 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003370:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800337a:	4b1a      	ldr	r3, [pc, #104]	@ (80033e4 <HAL_RCC_OscConfig+0x700>)
 800337c:	4013      	ands	r3, r2
 800337e:	60cb      	str	r3, [r1, #12]
 8003380:	e028      	b.n	80033d4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	2b01      	cmp	r3, #1
 8003388:	d101      	bne.n	800338e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e023      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800338e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	f003 0203 	and.w	r2, r3, #3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d115      	bne.n	80033d0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d10e      	bne.n	80033d0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	429a      	cmp	r2, r3
 80033c0:	d106      	bne.n	80033d0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3720      	adds	r7, #32
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	11c1808c 	.word	0x11c1808c
 80033e4:	eefefffc 	.word	0xeefefffc

080033e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e10f      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033fc:	4b89      	ldr	r3, [pc, #548]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0307 	and.w	r3, r3, #7
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	429a      	cmp	r2, r3
 8003408:	d91b      	bls.n	8003442 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340a:	4b86      	ldr	r3, [pc, #536]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f023 0207 	bic.w	r2, r3, #7
 8003412:	4984      	ldr	r1, [pc, #528]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	4313      	orrs	r3, r2
 8003418:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800341a:	f7fd fb93 	bl	8000b44 <HAL_GetTick>
 800341e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003420:	e008      	b.n	8003434 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003422:	f7fd fb8f 	bl	8000b44 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e0f3      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003434:	4b7b      	ldr	r3, [pc, #492]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d1ef      	bne.n	8003422 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d016      	beq.n	800347c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff fb2a 	bl	8002aac <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003458:	f7fd fb74 	bl	8000b44 <HAL_GetTick>
 800345c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800345e:	e008      	b.n	8003472 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003460:	f7fd fb70 	bl	8000b44 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e0d4      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003472:	f7ff fbf2 	bl	8002c5a <LL_RCC_IsActiveFlag_HPRE>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0f1      	beq.n	8003460 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003484:	2b00      	cmp	r3, #0
 8003486:	d016      	beq.n	80034b6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff fb20 	bl	8002ad2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003492:	f7fd fb57 	bl	8000b44 <HAL_GetTick>
 8003496:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003498:	e008      	b.n	80034ac <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800349a:	f7fd fb53 	bl	8000b44 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e0b7      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80034ac:	f7ff fbe6 	bl	8002c7c <LL_RCC_IsActiveFlag_SHDHPRE>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f1      	beq.n	800349a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0304 	and.w	r3, r3, #4
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d016      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff fb19 	bl	8002afe <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80034cc:	f7fd fb3a 	bl	8000b44 <HAL_GetTick>
 80034d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034d4:	f7fd fb36 	bl	8000b44 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e09a      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80034e6:	f7ff fbdb 	bl	8002ca0 <LL_RCC_IsActiveFlag_PPRE1>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f1      	beq.n	80034d4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d017      	beq.n	800352c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fb0e 	bl	8002b24 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003508:	f7fd fb1c 	bl	8000b44 <HAL_GetTick>
 800350c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003510:	f7fd fb18 	bl	8000b44 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e07c      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003522:	f7ff fbce 	bl	8002cc2 <LL_RCC_IsActiveFlag_PPRE2>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f1      	beq.n	8003510 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d043      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b02      	cmp	r3, #2
 800353e:	d106      	bne.n	800354e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003540:	f7ff f99b 	bl	800287a <LL_RCC_HSE_IsReady>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d11e      	bne.n	8003588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e066      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b03      	cmp	r3, #3
 8003554:	d106      	bne.n	8003564 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003556:	f7ff fb42 	bl	8002bde <LL_RCC_PLL_IsReady>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d113      	bne.n	8003588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e05b      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800356c:	f7ff fa35 	bl	80029da <LL_RCC_MSI_IsReady>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d108      	bne.n	8003588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e050      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800357a:	f7ff f9ab 	bl	80028d4 <LL_RCC_HSI_IsReady>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e049      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff fa6f 	bl	8002a70 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003592:	f7fd fad7 	bl	8000b44 <HAL_GetTick>
 8003596:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800359a:	f7fd fad3 	bl	8000b44 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e035      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b0:	f7ff fa71 	bl	8002a96 <LL_RCC_GetSysClkSource>
 80035b4:	4602      	mov	r2, r0
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	429a      	cmp	r2, r3
 80035be:	d1ec      	bne.n	800359a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035c0:	4b18      	ldr	r3, [pc, #96]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d21b      	bcs.n	8003606 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ce:	4b15      	ldr	r3, [pc, #84]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 0207 	bic.w	r2, r3, #7
 80035d6:	4913      	ldr	r1, [pc, #76]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	4313      	orrs	r3, r2
 80035dc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035de:	f7fd fab1 	bl	8000b44 <HAL_GetTick>
 80035e2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80035e6:	f7fd faad 	bl	8000b44 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e011      	b.n	800361c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <HAL_RCC_ClockConfig+0x23c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0307 	and.w	r3, r3, #7
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d1ef      	bne.n	80035e6 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003606:	f000 f8b3 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 800360a:	4603      	mov	r3, r0
 800360c:	4a06      	ldr	r2, [pc, #24]	@ (8003628 <HAL_RCC_ClockConfig+0x240>)
 800360e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_RCC_ClockConfig+0x244>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f7fd fa8b 	bl	8000b30 <HAL_InitTick>
 800361a:	4603      	mov	r3, r0
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	58004000 	.word	0x58004000
 8003628:	20000000 	.word	0x20000000
 800362c:	20000004 	.word	0x20000004

08003630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003630:	b590      	push	{r4, r7, lr}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800363e:	f7ff fa2a 	bl	8002a96 <LL_RCC_GetSysClkSource>
 8003642:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003644:	f7ff fafe 	bl	8002c44 <LL_RCC_PLL_GetMainSource>
 8003648:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_GetSysClockFreq+0x2c>
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2b0c      	cmp	r3, #12
 8003654:	d139      	bne.n	80036ca <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d136      	bne.n	80036ca <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800365c:	f7ff f9cd 	bl	80029fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d115      	bne.n	8003692 <HAL_RCC_GetSysClockFreq+0x62>
 8003666:	f7ff f9c8 	bl	80029fa <LL_RCC_MSI_IsEnabledRangeSelect>
 800366a:	4603      	mov	r3, r0
 800366c:	2b01      	cmp	r3, #1
 800366e:	d106      	bne.n	800367e <HAL_RCC_GetSysClockFreq+0x4e>
 8003670:	f7ff f9d3 	bl	8002a1a <LL_RCC_MSI_GetRange>
 8003674:	4603      	mov	r3, r0
 8003676:	0a1b      	lsrs	r3, r3, #8
 8003678:	f003 030f 	and.w	r3, r3, #15
 800367c:	e005      	b.n	800368a <HAL_RCC_GetSysClockFreq+0x5a>
 800367e:	f7ff f9d7 	bl	8002a30 <LL_RCC_MSI_GetRangeAfterStandby>
 8003682:	4603      	mov	r3, r0
 8003684:	0a1b      	lsrs	r3, r3, #8
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	4a36      	ldr	r2, [pc, #216]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x134>)
 800368c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003690:	e014      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x8c>
 8003692:	f7ff f9b2 	bl	80029fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8003696:	4603      	mov	r3, r0
 8003698:	2b01      	cmp	r3, #1
 800369a:	d106      	bne.n	80036aa <HAL_RCC_GetSysClockFreq+0x7a>
 800369c:	f7ff f9bd 	bl	8002a1a <LL_RCC_MSI_GetRange>
 80036a0:	4603      	mov	r3, r0
 80036a2:	091b      	lsrs	r3, r3, #4
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	e005      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x86>
 80036aa:	f7ff f9c1 	bl	8002a30 <LL_RCC_MSI_GetRangeAfterStandby>
 80036ae:	4603      	mov	r3, r0
 80036b0:	091b      	lsrs	r3, r3, #4
 80036b2:	f003 030f 	and.w	r3, r3, #15
 80036b6:	4a2b      	ldr	r2, [pc, #172]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x134>)
 80036b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036bc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d115      	bne.n	80036f0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036c8:	e012      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d102      	bne.n	80036d6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036d0:	4b25      	ldr	r3, [pc, #148]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x138>)
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e00c      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d109      	bne.n	80036f0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80036dc:	f7ff f8a0 	bl	8002820 <LL_RCC_HSE_IsEnabledDiv2>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d102      	bne.n	80036ec <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80036e6:	4b20      	ldr	r3, [pc, #128]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x138>)
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	e001      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80036ec:	4b1f      	ldr	r3, [pc, #124]	@ (800376c <HAL_RCC_GetSysClockFreq+0x13c>)
 80036ee:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f0:	f7ff f9d1 	bl	8002a96 <LL_RCC_GetSysClkSource>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b0c      	cmp	r3, #12
 80036f8:	d12f      	bne.n	800375a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80036fa:	f7ff faa3 	bl	8002c44 <LL_RCC_PLL_GetMainSource>
 80036fe:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d003      	beq.n	800370e <HAL_RCC_GetSysClockFreq+0xde>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2b03      	cmp	r3, #3
 800370a:	d003      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0xe4>
 800370c:	e00d      	b.n	800372a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800370e:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x138>)
 8003710:	60fb      	str	r3, [r7, #12]
        break;
 8003712:	e00d      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003714:	f7ff f884 	bl	8002820 <LL_RCC_HSE_IsEnabledDiv2>
 8003718:	4603      	mov	r3, r0
 800371a:	2b01      	cmp	r3, #1
 800371c:	d102      	bne.n	8003724 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800371e:	4b12      	ldr	r3, [pc, #72]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x138>)
 8003720:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003722:	e005      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003724:	4b11      	ldr	r3, [pc, #68]	@ (800376c <HAL_RCC_GetSysClockFreq+0x13c>)
 8003726:	60fb      	str	r3, [r7, #12]
        break;
 8003728:	e002      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	60fb      	str	r3, [r7, #12]
        break;
 800372e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003730:	f7ff fa66 	bl	8002c00 <LL_RCC_PLL_GetN>
 8003734:	4602      	mov	r2, r0
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	fb03 f402 	mul.w	r4, r3, r2
 800373c:	f7ff fa77 	bl	8002c2e <LL_RCC_PLL_GetDivider>
 8003740:	4603      	mov	r3, r0
 8003742:	091b      	lsrs	r3, r3, #4
 8003744:	3301      	adds	r3, #1
 8003746:	fbb4 f4f3 	udiv	r4, r4, r3
 800374a:	f7ff fa65 	bl	8002c18 <LL_RCC_PLL_GetR>
 800374e:	4603      	mov	r3, r0
 8003750:	0f5b      	lsrs	r3, r3, #29
 8003752:	3301      	adds	r3, #1
 8003754:	fbb4 f3f3 	udiv	r3, r4, r3
 8003758:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800375a:	697b      	ldr	r3, [r7, #20]
}
 800375c:	4618      	mov	r0, r3
 800375e:	371c      	adds	r7, #28
 8003760:	46bd      	mov	sp, r7
 8003762:	bd90      	pop	{r4, r7, pc}
 8003764:	0800c3f8 	.word	0x0800c3f8
 8003768:	00f42400 	.word	0x00f42400
 800376c:	01e84800 	.word	0x01e84800

08003770 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003770:	b598      	push	{r3, r4, r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003774:	f7ff ff5c 	bl	8003630 <HAL_RCC_GetSysClockFreq>
 8003778:	4604      	mov	r4, r0
 800377a:	f7ff f9e6 	bl	8002b4a <LL_RCC_GetAHBPrescaler>
 800377e:	4603      	mov	r3, r0
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	4a03      	ldr	r2, [pc, #12]	@ (8003794 <HAL_RCC_GetHCLKFreq+0x24>)
 8003788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800378c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003790:	4618      	mov	r0, r3
 8003792:	bd98      	pop	{r3, r4, r7, pc}
 8003794:	0800c398 	.word	0x0800c398

08003798 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003798:	b598      	push	{r3, r4, r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800379c:	f7ff ffe8 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 80037a0:	4604      	mov	r4, r0
 80037a2:	f7ff f9ea 	bl	8002b7a <LL_RCC_GetAPB1Prescaler>
 80037a6:	4603      	mov	r3, r0
 80037a8:	0a1b      	lsrs	r3, r3, #8
 80037aa:	4a03      	ldr	r2, [pc, #12]	@ (80037b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	bd98      	pop	{r3, r4, r7, pc}
 80037b8:	0800c3d8 	.word	0x0800c3d8

080037bc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037bc:	b598      	push	{r3, r4, r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80037c0:	f7ff ffd6 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 80037c4:	4604      	mov	r4, r0
 80037c6:	f7ff f9e3 	bl	8002b90 <LL_RCC_GetAPB2Prescaler>
 80037ca:	4603      	mov	r3, r0
 80037cc:	0adb      	lsrs	r3, r3, #11
 80037ce:	4a03      	ldr	r2, [pc, #12]	@ (80037dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037d8:	4618      	mov	r0, r3
 80037da:	bd98      	pop	{r3, r4, r7, pc}
 80037dc:	0800c3d8 	.word	0x0800c3d8

080037e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80037e0:	b590      	push	{r4, r7, lr}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	f003 030f 	and.w	r3, r3, #15
 80037f0:	4a10      	ldr	r2, [pc, #64]	@ (8003834 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80037f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80037f8:	f7ff f9b2 	bl	8002b60 <LL_RCC_GetAHB3Prescaler>
 80037fc:	4603      	mov	r3, r0
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	4a0c      	ldr	r2, [pc, #48]	@ (8003838 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003810:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4a09      	ldr	r2, [pc, #36]	@ (800383c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003816:	fba2 2303 	umull	r2, r3, r2, r3
 800381a:	0c9c      	lsrs	r4, r3, #18
 800381c:	f7fe ff58 	bl	80026d0 <HAL_PWREx_GetVoltageRange>
 8003820:	4603      	mov	r3, r0
 8003822:	4619      	mov	r1, r3
 8003824:	4620      	mov	r0, r4
 8003826:	f000 f80b 	bl	8003840 <RCC_SetFlashLatency>
 800382a:	4603      	mov	r3, r0
}
 800382c:	4618      	mov	r0, r3
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	bd90      	pop	{r4, r7, pc}
 8003834:	0800c3f8 	.word	0x0800c3f8
 8003838:	0800c398 	.word	0x0800c398
 800383c:	431bde83 	.word	0x431bde83

08003840 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08e      	sub	sp, #56	@ 0x38
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800384a:	4a3a      	ldr	r2, [pc, #232]	@ (8003934 <RCC_SetFlashLatency+0xf4>)
 800384c:	f107 0320 	add.w	r3, r7, #32
 8003850:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003854:	6018      	str	r0, [r3, #0]
 8003856:	3304      	adds	r3, #4
 8003858:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800385a:	4a37      	ldr	r2, [pc, #220]	@ (8003938 <RCC_SetFlashLatency+0xf8>)
 800385c:	f107 0318 	add.w	r3, r7, #24
 8003860:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003864:	6018      	str	r0, [r3, #0]
 8003866:	3304      	adds	r3, #4
 8003868:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800386a:	4a34      	ldr	r2, [pc, #208]	@ (800393c <RCC_SetFlashLatency+0xfc>)
 800386c:	f107 030c 	add.w	r3, r7, #12
 8003870:	ca07      	ldmia	r2, {r0, r1, r2}
 8003872:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003876:	2300      	movs	r3, #0
 8003878:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003880:	d11b      	bne.n	80038ba <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003882:	2300      	movs	r3, #0
 8003884:	633b      	str	r3, [r7, #48]	@ 0x30
 8003886:	e014      	b.n	80038b2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	3338      	adds	r3, #56	@ 0x38
 800388e:	443b      	add	r3, r7
 8003890:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003894:	461a      	mov	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4293      	cmp	r3, r2
 800389a:	d807      	bhi.n	80038ac <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800389c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	3338      	adds	r3, #56	@ 0x38
 80038a2:	443b      	add	r3, r7
 80038a4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80038a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038aa:	e021      	b.n	80038f0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80038ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ae:	3301      	adds	r3, #1
 80038b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d9e7      	bls.n	8003888 <RCC_SetFlashLatency+0x48>
 80038b8:	e01a      	b.n	80038f0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80038ba:	2300      	movs	r3, #0
 80038bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038be:	e014      	b.n	80038ea <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80038c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	3338      	adds	r3, #56	@ 0x38
 80038c6:	443b      	add	r3, r7
 80038c8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80038cc:	461a      	mov	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d807      	bhi.n	80038e4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80038d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	3338      	adds	r3, #56	@ 0x38
 80038da:	443b      	add	r3, r7
 80038dc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80038e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038e2:	e005      	b.n	80038f0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80038e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e6:	3301      	adds	r3, #1
 80038e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d9e7      	bls.n	80038c0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038f0:	4b13      	ldr	r3, [pc, #76]	@ (8003940 <RCC_SetFlashLatency+0x100>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 0207 	bic.w	r2, r3, #7
 80038f8:	4911      	ldr	r1, [pc, #68]	@ (8003940 <RCC_SetFlashLatency+0x100>)
 80038fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038fc:	4313      	orrs	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003900:	f7fd f920 	bl	8000b44 <HAL_GetTick>
 8003904:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003906:	e008      	b.n	800391a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003908:	f7fd f91c 	bl	8000b44 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d901      	bls.n	800391a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e007      	b.n	800392a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800391a:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <RCC_SetFlashLatency+0x100>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003924:	429a      	cmp	r2, r3
 8003926:	d1ef      	bne.n	8003908 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3738      	adds	r7, #56	@ 0x38
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	0800c118 	.word	0x0800c118
 8003938:	0800c120 	.word	0x0800c120
 800393c:	0800c128 	.word	0x0800c128
 8003940:	58004000 	.word	0x58004000

08003944 <LL_RCC_LSE_IsReady>:
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800394c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b02      	cmp	r3, #2
 8003956:	d101      	bne.n	800395c <LL_RCC_LSE_IsReady+0x18>
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <LL_RCC_LSE_IsReady+0x1a>
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <LL_RCC_SetUSARTClockSource>:
{
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800396e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003972:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	0c1b      	lsrs	r3, r3, #16
 800397a:	43db      	mvns	r3, r3
 800397c:	401a      	ands	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	b29b      	uxth	r3, r3
 8003982:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003986:	4313      	orrs	r3, r2
 8003988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr

08003996 <LL_RCC_SetI2SClockSource>:
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800399e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr

080039c0 <LL_RCC_SetLPUARTClockSource>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80039c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4313      	orrs	r3, r2
 80039dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <LL_RCC_SetI2CClockSource>:
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80039f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	091b      	lsrs	r3, r3, #4
 80039fe:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003a02:	43db      	mvns	r3, r3
 8003a04:	401a      	ands	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003a0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr

08003a22 <LL_RCC_SetLPTIMClockSource>:
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003a2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a2e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	0c1b      	lsrs	r3, r3, #16
 8003a36:	041b      	lsls	r3, r3, #16
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	041b      	lsls	r3, r3, #16
 8003a40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr

08003a54 <LL_RCC_SetRNGClockSource>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a64:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003a68:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <LL_RCC_SetADCClockSource>:
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bc80      	pop	{r7}
 8003aa6:	4770      	bx	lr

08003aa8 <LL_RCC_SetRTCClockSource>:
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003abc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bc80      	pop	{r7}
 8003ad0:	4770      	bx	lr

08003ad2 <LL_RCC_GetRTCClockSource>:
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003ad6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr

08003aea <LL_RCC_ForceBackupDomainReset>:
{
 8003aea:	b480      	push	{r7}
 8003aec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003afe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003b02:	bf00      	nop
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr

08003b0a <LL_RCC_ReleaseBackupDomainReset>:
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003b22:	bf00      	nop
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
	...

08003b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003b38:	2300      	movs	r3, #0
 8003b3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d058      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003b4c:	f7fe fd7e 	bl	800264c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b50:	f7fc fff8 	bl	8000b44 <HAL_GetTick>
 8003b54:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003b56:	e009      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b58:	f7fc fff4 	bl	8000b44 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d902      	bls.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	74fb      	strb	r3, [r7, #19]
        break;
 8003b6a:	e006      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003b6c:	4b7b      	ldr	r3, [pc, #492]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b78:	d1ee      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003b7a:	7cfb      	ldrb	r3, [r7, #19]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d13c      	bne.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003b80:	f7ff ffa7 	bl	8003ad2 <LL_RCC_GetRTCClockSource>
 8003b84:	4602      	mov	r2, r0
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d00f      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b9a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b9c:	f7ff ffa5 	bl	8003aea <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba0:	f7ff ffb3 	bl	8003b0a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ba4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d014      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fc ffc4 	bl	8000b44 <HAL_GetTick>
 8003bbc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003bbe:	e00b      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc0:	f7fc ffc0 	bl	8000b44 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d902      	bls.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	74fb      	strb	r3, [r7, #19]
            break;
 8003bd6:	e004      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003bd8:	f7ff feb4 	bl	8003944 <LL_RCC_LSE_IsReady>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d1ee      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8003be2:	7cfb      	ldrb	r3, [r7, #19]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d105      	bne.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff5b 	bl	8003aa8 <LL_RCC_SetRTCClockSource>
 8003bf2:	e004      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bf4:	7cfb      	ldrb	r3, [r7, #19]
 8003bf6:	74bb      	strb	r3, [r7, #18]
 8003bf8:	e001      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfa:	7cfb      	ldrb	r3, [r7, #19]
 8003bfc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d004      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff fea9 	bl	8003966 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d004      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff fe9e 	bl	8003966 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fec0 	bl	80039c0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d004      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff fee6 	bl	8003a22 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff fedb 	bl	8003a22 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d004      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff fed0 	bl	8003a22 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d004      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff fea9 	bl	80039ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d004      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fe9e 	bl	80039ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d004      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff fe93 	bl	80039ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d011      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff fe5e 	bl	8003996 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ce2:	d107      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cf2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d010      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff fea5 	bl	8003a54 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d107      	bne.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d20:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d011      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fea3 	bl	8003a7e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d40:	d107      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d50:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003d52:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	58000400 	.word	0x58000400

08003d60 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d071      	beq.n	8003e56 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d106      	bne.n	8003d8c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fc fd3a 	bl	8000800 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003d94:	4b32      	ldr	r3, [pc, #200]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b10      	cmp	r3, #16
 8003d9e:	d051      	beq.n	8003e44 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003da0:	4b2f      	ldr	r3, [pc, #188]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003da2:	22ca      	movs	r2, #202	@ 0xca
 8003da4:	625a      	str	r2, [r3, #36]	@ 0x24
 8003da6:	4b2e      	ldr	r3, [pc, #184]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003da8:	2253      	movs	r2, #83	@ 0x53
 8003daa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 fa11 	bl	80041d4 <RTC_EnterInitMode>
 8003db2:	4603      	mov	r3, r0
 8003db4:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d13f      	bne.n	8003e3c <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003dbc:	4b28      	ldr	r3, [pc, #160]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	4a27      	ldr	r2, [pc, #156]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003dc2:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8003dc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dca:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003dcc:	4b24      	ldr	r3, [pc, #144]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003dce:	699a      	ldr	r2, [r3, #24]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6859      	ldr	r1, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	4319      	orrs	r1, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	430b      	orrs	r3, r1
 8003de0:	491f      	ldr	r1, [pc, #124]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	041b      	lsls	r3, r3, #16
 8003df0:	491b      	ldr	r1, [pc, #108]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003df6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e06:	430b      	orrs	r3, r1
 8003e08:	4915      	ldr	r1, [pc, #84]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fa14 	bl	800423c <RTC_ExitInitMode>
 8003e14:	4603      	mov	r3, r0
 8003e16:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10e      	bne.n	8003e3c <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8003e1e:	4b10      	ldr	r3, [pc, #64]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a19      	ldr	r1, [r3, #32]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	4319      	orrs	r1, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	430b      	orrs	r3, r1
 8003e36:	490a      	ldr	r1, [pc, #40]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e3c:	4b08      	ldr	r3, [pc, #32]	@ (8003e60 <HAL_RTC_Init+0x100>)
 8003e3e:	22ff      	movs	r2, #255	@ 0xff
 8003e40:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e42:	e001      	b.n	8003e48 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8003e44:	2300      	movs	r3, #0
 8003e46:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40002800 	.word	0x40002800

08003e64 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003e64:	b590      	push	{r4, r7, lr}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_RTC_SetAlarm_IT+0x1e>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e0f3      	b.n	800406a <HAL_RTC_SetAlarm_IT+0x206>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003e92:	4b78      	ldr	r3, [pc, #480]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e9a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ea2:	d06a      	beq.n	8003f7a <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d13a      	bne.n	8003f20 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003eaa:	4b72      	ldr	r3, [pc, #456]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 f9f5 	bl	80042b8 <RTC_ByteToBcd2>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	785b      	ldrb	r3, [r3, #1]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 f9ee 	bl	80042b8 <RTC_ByteToBcd2>
 8003edc:	4603      	mov	r3, r0
 8003ede:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ee0:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	789b      	ldrb	r3, [r3, #2]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f9e6 	bl	80042b8 <RTC_ByteToBcd2>
 8003eec:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003eee:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	78db      	ldrb	r3, [r3, #3]
 8003ef6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ef8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 f9d8 	bl	80042b8 <RTC_ByteToBcd2>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003f0c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003f14:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	e02c      	b.n	8003f7a <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8003f28:	d00d      	beq.n	8003f46 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f32:	d008      	beq.n	8003f46 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003f34:	4b4f      	ldr	r3, [pc, #316]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d102      	bne.n	8003f46 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	2200      	movs	r2, #0
 8003f44:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	785b      	ldrb	r3, [r3, #1]
 8003f50:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f52:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003f58:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	78db      	ldrb	r3, [r3, #3]
 8003f5e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003f60:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f68:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003f6a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003f70:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f76:	4313      	orrs	r3, r2
 8003f78:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f7c:	22ca      	movs	r2, #202	@ 0xca
 8003f7e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f80:	4b3c      	ldr	r3, [pc, #240]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f82:	2253      	movs	r2, #83	@ 0x53
 8003f84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f8e:	d12c      	bne.n	8003fea <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003f90:	4b38      	ldr	r3, [pc, #224]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	4a37      	ldr	r2, [pc, #220]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f96:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f9a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003f9c:	4b35      	ldr	r3, [pc, #212]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fa8:	d107      	bne.n	8003fba <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	699a      	ldr	r2, [r3, #24]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	4930      	ldr	r1, [pc, #192]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	644b      	str	r3, [r1, #68]	@ 0x44
 8003fb8:	e006      	b.n	8003fc8 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8003fba:	4a2e      	ldr	r2, [pc, #184]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003fc0:	4a2c      	ldr	r2, [pc, #176]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd4:	f043 0201 	orr.w	r2, r3, #1
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003fdc:	4b25      	ldr	r3, [pc, #148]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	4a24      	ldr	r2, [pc, #144]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fe2:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8003fe6:	6193      	str	r3, [r2, #24]
 8003fe8:	e02b      	b.n	8004042 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003fea:	4b22      	ldr	r3, [pc, #136]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	4a21      	ldr	r2, [pc, #132]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003ff0:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003ff4:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004002:	d107      	bne.n	8004014 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	699a      	ldr	r2, [r3, #24]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	69db      	ldr	r3, [r3, #28]
 800400c:	4919      	ldr	r1, [pc, #100]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 800400e:	4313      	orrs	r3, r2
 8004010:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004012:	e006      	b.n	8004022 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8004014:	4a17      	ldr	r2, [pc, #92]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800401a:	4a16      	ldr	r2, [pc, #88]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8004022:	4a14      	ldr	r2, [pc, #80]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	f043 0202 	orr.w	r2, r3, #2
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8004036:	4b0f      	ldr	r3, [pc, #60]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	4a0e      	ldr	r2, [pc, #56]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 800403c:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8004040:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004042:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <HAL_RTC_SetAlarm_IT+0x214>)
 8004044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004048:	4a0b      	ldr	r2, [pc, #44]	@ (8004078 <HAL_RTC_SetAlarm_IT+0x214>)
 800404a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800404e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004052:	4b08      	ldr	r3, [pc, #32]	@ (8004074 <HAL_RTC_SetAlarm_IT+0x210>)
 8004054:	22ff      	movs	r2, #255	@ 0xff
 8004056:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	371c      	adds	r7, #28
 800406e:	46bd      	mov	sp, r7
 8004070:	bd90      	pop	{r4, r7, pc}
 8004072:	bf00      	nop
 8004074:	40002800 	.word	0x40002800
 8004078:	58000800 	.word	0x58000800

0800407c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_RTC_DeactivateAlarm+0x18>
 8004090:	2302      	movs	r3, #2
 8004092:	e048      	b.n	8004126 <HAL_RTC_DeactivateAlarm+0xaa>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80040a4:	4b22      	ldr	r3, [pc, #136]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040a6:	22ca      	movs	r2, #202	@ 0xca
 80040a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80040aa:	4b21      	ldr	r3, [pc, #132]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040ac:	2253      	movs	r2, #83	@ 0x53
 80040ae:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040b6:	d115      	bne.n	80040e4 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80040b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80040c2:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80040c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040c8:	4a19      	ldr	r2, [pc, #100]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040ce:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	f023 0201 	bic.w	r2, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80040dc:	4b14      	ldr	r3, [pc, #80]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040de:	2201      	movs	r2, #1
 80040e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040e2:	e014      	b.n	800410e <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80040e4:	4b12      	ldr	r3, [pc, #72]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040ea:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80040ee:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80040f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f4:	4a0e      	ldr	r2, [pc, #56]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 80040f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040fa:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	f023 0202 	bic.w	r2, r3, #2
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004108:	4b09      	ldr	r3, [pc, #36]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 800410a:	2202      	movs	r2, #2
 800410c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800410e:	4b08      	ldr	r3, [pc, #32]	@ (8004130 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004110:	22ff      	movs	r2, #255	@ 0xff
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr
 8004130:	40002800 	.word	0x40002800

08004134 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800413c:	4b11      	ldr	r3, [pc, #68]	@ (8004184 <HAL_RTC_AlarmIRQHandler+0x50>)
 800413e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004144:	4013      	ands	r3, r2
 8004146:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d005      	beq.n	800415e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004152:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004154:	2201      	movs	r2, #1
 8004156:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7fc fe98 	bl	8000e8e <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004168:	4b06      	ldr	r3, [pc, #24]	@ (8004184 <HAL_RTC_AlarmIRQHandler+0x50>)
 800416a:	2202      	movs	r2, #2
 800416c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f94a 	bl	8004408 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800417c:	bf00      	nop
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40002800 	.word	0x40002800

08004188 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8004190:	4b0f      	ldr	r3, [pc, #60]	@ (80041d0 <HAL_RTC_WaitForSynchro+0x48>)
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	4a0e      	ldr	r2, [pc, #56]	@ (80041d0 <HAL_RTC_WaitForSynchro+0x48>)
 8004196:	f023 0320 	bic.w	r3, r3, #32
 800419a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800419c:	f7fc fcd2 	bl	8000b44 <HAL_GetTick>
 80041a0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80041a2:	e009      	b.n	80041b8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80041a4:	f7fc fcce 	bl	8000b44 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041b2:	d901      	bls.n	80041b8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e006      	b.n	80041c6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80041b8:	4b05      	ldr	r3, [pc, #20]	@ (80041d0 <HAL_RTC_WaitForSynchro+0x48>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f003 0320 	and.w	r3, r3, #32
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0ef      	beq.n	80041a4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40002800 	.word	0x40002800

080041d4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80041e0:	4b15      	ldr	r3, [pc, #84]	@ (8004238 <RTC_EnterInitMode+0x64>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d120      	bne.n	800422e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80041ec:	4b12      	ldr	r3, [pc, #72]	@ (8004238 <RTC_EnterInitMode+0x64>)
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	4a11      	ldr	r2, [pc, #68]	@ (8004238 <RTC_EnterInitMode+0x64>)
 80041f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041f6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80041f8:	f7fc fca4 	bl	8000b44 <HAL_GetTick>
 80041fc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80041fe:	e00d      	b.n	800421c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004200:	f7fc fca0 	bl	8000b44 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800420e:	d905      	bls.n	800421c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2203      	movs	r2, #3
 8004218:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800421c:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <RTC_EnterInitMode+0x64>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004224:	2b00      	cmp	r3, #0
 8004226:	d102      	bne.n	800422e <RTC_EnterInitMode+0x5a>
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b03      	cmp	r3, #3
 800422c:	d1e8      	bne.n	8004200 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800422e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40002800 	.word	0x40002800

0800423c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004248:	4b1a      	ldr	r3, [pc, #104]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4a19      	ldr	r2, [pc, #100]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 800424e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004252:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004254:	4b17      	ldr	r3, [pc, #92]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f003 0320 	and.w	r3, r3, #32
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10c      	bne.n	800427a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff91 	bl	8004188 <HAL_RTC_WaitForSynchro>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d01e      	beq.n	80042aa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2203      	movs	r2, #3
 8004270:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	73fb      	strb	r3, [r7, #15]
 8004278:	e017      	b.n	80042aa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800427a:	4b0e      	ldr	r3, [pc, #56]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	4a0d      	ldr	r2, [pc, #52]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 8004280:	f023 0320 	bic.w	r3, r3, #32
 8004284:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7ff ff7e 	bl	8004188 <HAL_RTC_WaitForSynchro>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2203      	movs	r2, #3
 8004296:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800429e:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	4a04      	ldr	r2, [pc, #16]	@ (80042b4 <RTC_ExitInitMode+0x78>)
 80042a4:	f043 0320 	orr.w	r3, r3, #32
 80042a8:	6193      	str	r3, [r2, #24]
  }

  return status;
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40002800 	.word	0x40002800

080042b8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	4603      	mov	r3, r0
 80042c0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80042ca:	e005      	b.n	80042d8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3301      	adds	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80042d2:	7afb      	ldrb	r3, [r7, #11]
 80042d4:	3b0a      	subs	r3, #10
 80042d6:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80042d8:	7afb      	ldrb	r3, [r7, #11]
 80042da:	2b09      	cmp	r3, #9
 80042dc:	d8f6      	bhi.n	80042cc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	b2da      	uxtb	r2, r3
 80042e6:	7afb      	ldrb	r3, [r7, #11]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	b2db      	uxtb	r3, r3
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
	...

080042f8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_RTCEx_EnableBypassShadow+0x16>
 800430a:	2302      	movs	r3, #2
 800430c:	e01f      	b.n	800434e <HAL_RTCEx_EnableBypassShadow+0x56>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2202      	movs	r2, #2
 800431a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800431e:	4b0e      	ldr	r3, [pc, #56]	@ (8004358 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004320:	22ca      	movs	r2, #202	@ 0xca
 8004322:	625a      	str	r2, [r3, #36]	@ 0x24
 8004324:	4b0c      	ldr	r3, [pc, #48]	@ (8004358 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004326:	2253      	movs	r2, #83	@ 0x53
 8004328:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800432a:	4b0b      	ldr	r3, [pc, #44]	@ (8004358 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	4a0a      	ldr	r2, [pc, #40]	@ (8004358 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004330:	f043 0320 	orr.w	r3, r3, #32
 8004334:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004336:	4b08      	ldr	r3, [pc, #32]	@ (8004358 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004338:	22ff      	movs	r2, #255	@ 0xff
 800433a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr
 8004358:	40002800 	.word	0x40002800

0800435c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_RTCEx_SetSSRU_IT+0x16>
 800436e:	2302      	movs	r3, #2
 8004370:	e027      	b.n	80043c2 <HAL_RTCEx_SetSSRU_IT+0x66>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2202      	movs	r2, #2
 800437e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004382:	4b12      	ldr	r3, [pc, #72]	@ (80043cc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004384:	22ca      	movs	r2, #202	@ 0xca
 8004386:	625a      	str	r2, [r3, #36]	@ 0x24
 8004388:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_RTCEx_SetSSRU_IT+0x70>)
 800438a:	2253      	movs	r2, #83	@ 0x53
 800438c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800438e:	4b0f      	ldr	r3, [pc, #60]	@ (80043cc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	4a0e      	ldr	r2, [pc, #56]	@ (80043cc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004394:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004398:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800439a:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800439c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a0:	4a0b      	ldr	r2, [pc, #44]	@ (80043d0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80043a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043a6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043aa:	4b08      	ldr	r3, [pc, #32]	@ (80043cc <HAL_RTCEx_SetSSRU_IT+0x70>)
 80043ac:	22ff      	movs	r2, #255	@ 0xff
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr
 80043cc:	40002800 	.word	0x40002800
 80043d0:	58000800 	.word	0x58000800

080043d4 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80043dc:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80043de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80043e8:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80043ea:	2240      	movs	r2, #64	@ 0x40
 80043ec:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fc fd57 	bl	8000ea2 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40002800 	.word	0x40002800

08004408 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
	...

0800441c <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8004428:	4b07      	ldr	r3, [pc, #28]	@ (8004448 <HAL_RTCEx_BKUPWrite+0x2c>)
 800442a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4413      	add	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	601a      	str	r2, [r3, #0]
}
 800443c:	bf00      	nop
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	4000b100 	.word	0x4000b100

0800444c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8004456:	4b07      	ldr	r3, [pc, #28]	@ (8004474 <HAL_RTCEx_BKUPRead+0x28>)
 8004458:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	4413      	add	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	bc80      	pop	{r7}
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	4000b100 	.word	0x4000b100

08004478 <LL_PWR_SetRadioBusyTrigger>:
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8004480:	4b06      	ldr	r3, [pc, #24]	@ (800449c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004488:	4904      	ldr	r1, [pc, #16]	@ (800449c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4313      	orrs	r3, r2
 800448e:	608b      	str	r3, [r1, #8]
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	58000400 	.word	0x58000400

080044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	4a04      	ldr	r2, [pc, #16]	@ (80044bc <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80044ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80044b4:	bf00      	nop
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bc80      	pop	{r7}
 80044ba:	4770      	bx	lr
 80044bc:	58000400 	.word	0x58000400

080044c0 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80044c4:	4b05      	ldr	r3, [pc, #20]	@ (80044dc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ca:	4a04      	ldr	r2, [pc, #16]	@ (80044dc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80044cc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80044d4:	bf00      	nop
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr
 80044dc:	58000400 	.word	0x58000400

080044e0 <LL_PWR_ClearFlag_RFBUSY>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80044e4:	4b03      	ldr	r3, [pc, #12]	@ (80044f4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80044e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044ea:	619a      	str	r2, [r3, #24]
}
 80044ec:	bf00      	nop
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bc80      	pop	{r7}
 80044f2:	4770      	bx	lr
 80044f4:	58000400 	.word	0x58000400

080044f8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80044fc:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b02      	cmp	r3, #2
 8004506:	d101      	bne.n	800450c <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8004508:	2301      	movs	r3, #1
 800450a:	e000      	b.n	800450e <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	58000400 	.word	0x58000400

0800451c <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8004520:	4b06      	ldr	r3, [pc, #24]	@ (800453c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b04      	cmp	r3, #4
 800452a:	d101      	bne.n	8004530 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800452c:	2301      	movs	r3, #1
 800452e:	e000      	b.n	8004532 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	58000400 	.word	0x58000400

08004540 <LL_RCC_RF_DisableReset>:
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8004544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800454c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004550:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004554:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004558:	bf00      	nop
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <LL_RCC_IsRFUnderReset>:
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8004564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800456c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004570:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004574:	d101      	bne.n	800457a <LL_RCC_IsRFUnderReset+0x1a>
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <LL_RCC_IsRFUnderReset+0x1c>
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr

08004584 <LL_EXTI_EnableIT_32_63>:
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800458c:	4b06      	ldr	r3, [pc, #24]	@ (80045a8 <LL_EXTI_EnableIT_32_63+0x24>)
 800458e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004592:	4905      	ldr	r1, [pc, #20]	@ (80045a8 <LL_EXTI_EnableIT_32_63+0x24>)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bc80      	pop	{r7}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	58000800 	.word	0x58000800

080045ac <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d103      	bne.n	80045c2 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
    return status;
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	e052      	b.n	8004668 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	799b      	ldrb	r3, [r3, #6]
 80045ca:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80045cc:	7bbb      	ldrb	r3, [r7, #14]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_SUBGHZ_Init+0x2c>
 80045d2:	7bbb      	ldrb	r3, [r7, #14]
 80045d4:	2b03      	cmp	r3, #3
 80045d6:	d109      	bne.n	80045ec <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fc fa14 	bl	8000a0c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80045e4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80045e8:	f7ff ffcc 	bl	8004584 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 80045ec:	7bbb      	ldrb	r3, [r7, #14]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d126      	bne.n	8004640 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2202      	movs	r2, #2
 80045f6:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 80045f8:	f7ff ffa2 	bl	8004540 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80045fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004670 <HAL_SUBGHZ_Init+0xc4>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	0cdb      	lsrs	r3, r3, #19
 800460a:	2264      	movs	r2, #100	@ 0x64
 800460c:	fb02 f303 	mul.w	r3, r2, r3
 8004610:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d105      	bne.n	8004624 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	609a      	str	r2, [r3, #8]
        break;
 8004622:	e007      	b.n	8004634 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	3b01      	subs	r3, #1
 8004628:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 800462a:	f7ff ff99 	bl	8004560 <LL_RCC_IsRFUnderReset>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1ee      	bne.n	8004612 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004634:	f7ff ff34 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8004638:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800463c:	f7ff ff1c 	bl	8004478 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8004640:	f7ff ff4e 	bl	80044e0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10a      	bne.n	8004660 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fabc 	bl	8004bcc <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	719a      	strb	r2, [r3, #6]

  return status;
 8004666:	7bfb      	ldrb	r3, [r7, #15]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20000000 	.word	0x20000000

08004674 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	607a      	str	r2, [r7, #4]
 800467e:	461a      	mov	r2, r3
 8004680:	460b      	mov	r3, r1
 8004682:	817b      	strh	r3, [r7, #10]
 8004684:	4613      	mov	r3, r2
 8004686:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	799b      	ldrb	r3, [r3, #6]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b01      	cmp	r3, #1
 8004690:	d14a      	bne.n	8004728 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	795b      	ldrb	r3, [r3, #5]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d101      	bne.n	800469e <HAL_SUBGHZ_WriteRegisters+0x2a>
 800469a:	2302      	movs	r3, #2
 800469c:	e045      	b.n	800472a <HAL_SUBGHZ_WriteRegisters+0xb6>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2201      	movs	r2, #1
 80046a2:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2202      	movs	r2, #2
 80046a8:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 fb5c 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80046b0:	f7ff ff06 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80046b4:	210d      	movs	r1, #13
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 faa8 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80046bc:	897b      	ldrh	r3, [r7, #10]
 80046be:	0a1b      	lsrs	r3, r3, #8
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	4619      	mov	r1, r3
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 faa0 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80046cc:	897b      	ldrh	r3, [r7, #10]
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	4619      	mov	r1, r3
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 fa9a 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80046d8:	2300      	movs	r3, #0
 80046da:	82bb      	strh	r3, [r7, #20]
 80046dc:	e00a      	b.n	80046f4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80046de:	8abb      	ldrh	r3, [r7, #20]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	4413      	add	r3, r2
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	4619      	mov	r1, r3
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 fa8f 	bl	8004c0c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80046ee:	8abb      	ldrh	r3, [r7, #20]
 80046f0:	3301      	adds	r3, #1
 80046f2:	82bb      	strh	r3, [r7, #20]
 80046f4:	8aba      	ldrh	r2, [r7, #20]
 80046f6:	893b      	ldrh	r3, [r7, #8]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d3f0      	bcc.n	80046de <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80046fc:	f7ff fed0 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 fb55 	bl	8004db0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	75fb      	strb	r3, [r7, #23]
 8004712:	e001      	b.n	8004718 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004714:	2300      	movs	r3, #0
 8004716:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2201      	movs	r2, #1
 800471c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	715a      	strb	r2, [r3, #5]

    return status;
 8004724:	7dfb      	ldrb	r3, [r7, #23]
 8004726:	e000      	b.n	800472a <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004728:	2302      	movs	r3, #2
  }
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b088      	sub	sp, #32
 8004736:	af00      	add	r7, sp, #0
 8004738:	60f8      	str	r0, [r7, #12]
 800473a:	607a      	str	r2, [r7, #4]
 800473c:	461a      	mov	r2, r3
 800473e:	460b      	mov	r3, r1
 8004740:	817b      	strh	r3, [r7, #10]
 8004742:	4613      	mov	r3, r2
 8004744:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	799b      	ldrb	r3, [r3, #6]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	d14a      	bne.n	80047ea <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	795b      	ldrb	r3, [r3, #5]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800475c:	2302      	movs	r3, #2
 800475e:	e045      	b.n	80047ec <HAL_SUBGHZ_ReadRegisters+0xba>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2201      	movs	r2, #1
 8004764:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 fafe 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800476c:	f7ff fea8 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8004770:	211d      	movs	r1, #29
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 fa4a 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004778:	897b      	ldrh	r3, [r7, #10]
 800477a:	0a1b      	lsrs	r3, r3, #8
 800477c:	b29b      	uxth	r3, r3
 800477e:	b2db      	uxtb	r3, r3
 8004780:	4619      	mov	r1, r3
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 fa42 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004788:	897b      	ldrh	r3, [r7, #10]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	4619      	mov	r1, r3
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 fa3c 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004794:	2100      	movs	r1, #0
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 fa38 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800479c:	2300      	movs	r3, #0
 800479e:	82fb      	strh	r3, [r7, #22]
 80047a0:	e009      	b.n	80047b6 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80047a2:	69b9      	ldr	r1, [r7, #24]
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 fa87 	bl	8004cb8 <SUBGHZSPI_Receive>
      pData++;
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	3301      	adds	r3, #1
 80047ae:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80047b0:	8afb      	ldrh	r3, [r7, #22]
 80047b2:	3301      	adds	r3, #1
 80047b4:	82fb      	strh	r3, [r7, #22]
 80047b6:	8afa      	ldrh	r2, [r7, #22]
 80047b8:	893b      	ldrh	r3, [r7, #8]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d3f1      	bcc.n	80047a2 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80047be:	f7ff fe6f 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 faf4 	bl	8004db0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d002      	beq.n	80047d6 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	77fb      	strb	r3, [r7, #31]
 80047d4:	e001      	b.n	80047da <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	715a      	strb	r2, [r3, #5]

    return status;
 80047e6:	7ffb      	ldrb	r3, [r7, #31]
 80047e8:	e000      	b.n	80047ec <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80047ea:	2302      	movs	r3, #2
  }
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3720      	adds	r7, #32
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	607a      	str	r2, [r7, #4]
 80047fe:	461a      	mov	r2, r3
 8004800:	460b      	mov	r3, r1
 8004802:	72fb      	strb	r3, [r7, #11]
 8004804:	4613      	mov	r3, r2
 8004806:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	799b      	ldrb	r3, [r3, #6]
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b01      	cmp	r3, #1
 8004810:	d14a      	bne.n	80048a8 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	795b      	ldrb	r3, [r3, #5]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800481a:	2302      	movs	r3, #2
 800481c:	e045      	b.n	80048aa <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2201      	movs	r2, #1
 8004822:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 fa9f 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800482a:	7afb      	ldrb	r3, [r7, #11]
 800482c:	2b84      	cmp	r3, #132	@ 0x84
 800482e:	d002      	beq.n	8004836 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8004830:	7afb      	ldrb	r3, [r7, #11]
 8004832:	2b94      	cmp	r3, #148	@ 0x94
 8004834:	d103      	bne.n	800483e <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	711a      	strb	r2, [r3, #4]
 800483c:	e002      	b.n	8004844 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004844:	f7ff fe3c 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004848:	7afb      	ldrb	r3, [r7, #11]
 800484a:	4619      	mov	r1, r3
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f000 f9dd 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004852:	2300      	movs	r3, #0
 8004854:	82bb      	strh	r3, [r7, #20]
 8004856:	e00a      	b.n	800486e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004858:	8abb      	ldrh	r3, [r7, #20]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	4413      	add	r3, r2
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	4619      	mov	r1, r3
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f000 f9d2 	bl	8004c0c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004868:	8abb      	ldrh	r3, [r7, #20]
 800486a:	3301      	adds	r3, #1
 800486c:	82bb      	strh	r3, [r7, #20]
 800486e:	8aba      	ldrh	r2, [r7, #20]
 8004870:	893b      	ldrh	r3, [r7, #8]
 8004872:	429a      	cmp	r2, r3
 8004874:	d3f0      	bcc.n	8004858 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004876:	f7ff fe13 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800487a:	7afb      	ldrb	r3, [r7, #11]
 800487c:	2b84      	cmp	r3, #132	@ 0x84
 800487e:	d002      	beq.n	8004886 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 fa95 	bl	8004db0 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	75fb      	strb	r3, [r7, #23]
 8004892:	e001      	b.n	8004898 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	715a      	strb	r2, [r3, #5]

    return status;
 80048a4:	7dfb      	ldrb	r3, [r7, #23]
 80048a6:	e000      	b.n	80048aa <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80048a8:	2302      	movs	r3, #2
  }
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b088      	sub	sp, #32
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	461a      	mov	r2, r3
 80048be:	460b      	mov	r3, r1
 80048c0:	72fb      	strb	r3, [r7, #11]
 80048c2:	4613      	mov	r3, r2
 80048c4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	799b      	ldrb	r3, [r3, #6]
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d13d      	bne.n	8004950 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	795b      	ldrb	r3, [r3, #5]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80048dc:	2302      	movs	r3, #2
 80048de:	e038      	b.n	8004952 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2201      	movs	r2, #1
 80048e4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 fa3e 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80048ec:	f7ff fde8 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80048f0:	7afb      	ldrb	r3, [r7, #11]
 80048f2:	4619      	mov	r1, r3
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 f989 	bl	8004c0c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80048fa:	2100      	movs	r1, #0
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f985 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004902:	2300      	movs	r3, #0
 8004904:	82fb      	strh	r3, [r7, #22]
 8004906:	e009      	b.n	800491c <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004908:	69b9      	ldr	r1, [r7, #24]
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 f9d4 	bl	8004cb8 <SUBGHZSPI_Receive>
      pData++;
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	3301      	adds	r3, #1
 8004914:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004916:	8afb      	ldrh	r3, [r7, #22]
 8004918:	3301      	adds	r3, #1
 800491a:	82fb      	strh	r3, [r7, #22]
 800491c:	8afa      	ldrh	r2, [r7, #22]
 800491e:	893b      	ldrh	r3, [r7, #8]
 8004920:	429a      	cmp	r2, r3
 8004922:	d3f1      	bcc.n	8004908 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004924:	f7ff fdbc 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 fa41 	bl	8004db0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	77fb      	strb	r3, [r7, #31]
 800493a:	e001      	b.n	8004940 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800493c:	2300      	movs	r3, #0
 800493e:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2201      	movs	r2, #1
 8004944:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	715a      	strb	r2, [r3, #5]

    return status;
 800494c:	7ffb      	ldrb	r3, [r7, #31]
 800494e:	e000      	b.n	8004952 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004950:	2302      	movs	r3, #2
  }
}
 8004952:	4618      	mov	r0, r3
 8004954:	3720      	adds	r7, #32
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b086      	sub	sp, #24
 800495e:	af00      	add	r7, sp, #0
 8004960:	60f8      	str	r0, [r7, #12]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	461a      	mov	r2, r3
 8004966:	460b      	mov	r3, r1
 8004968:	72fb      	strb	r3, [r7, #11]
 800496a:	4613      	mov	r3, r2
 800496c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	799b      	ldrb	r3, [r3, #6]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b01      	cmp	r3, #1
 8004976:	d13e      	bne.n	80049f6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	795b      	ldrb	r3, [r3, #5]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8004980:	2302      	movs	r3, #2
 8004982:	e039      	b.n	80049f8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2201      	movs	r2, #1
 8004988:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 f9ec 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004990:	f7ff fd96 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8004994:	210e      	movs	r1, #14
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 f938 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800499c:	7afb      	ldrb	r3, [r7, #11]
 800499e:	4619      	mov	r1, r3
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f933 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80049a6:	2300      	movs	r3, #0
 80049a8:	82bb      	strh	r3, [r7, #20]
 80049aa:	e00a      	b.n	80049c2 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80049ac:	8abb      	ldrh	r3, [r7, #20]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	4413      	add	r3, r2
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	4619      	mov	r1, r3
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f928 	bl	8004c0c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80049bc:	8abb      	ldrh	r3, [r7, #20]
 80049be:	3301      	adds	r3, #1
 80049c0:	82bb      	strh	r3, [r7, #20]
 80049c2:	8aba      	ldrh	r2, [r7, #20]
 80049c4:	893b      	ldrh	r3, [r7, #8]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d3f0      	bcc.n	80049ac <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80049ca:	f7ff fd69 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 f9ee 	bl	8004db0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	75fb      	strb	r3, [r7, #23]
 80049e0:	e001      	b.n	80049e6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 80049e2:	2300      	movs	r3, #0
 80049e4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2201      	movs	r2, #1
 80049ea:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	715a      	strb	r2, [r3, #5]

    return status;
 80049f2:	7dfb      	ldrb	r3, [r7, #23]
 80049f4:	e000      	b.n	80049f8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049f6:	2302      	movs	r3, #2
  }
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3718      	adds	r7, #24
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	607a      	str	r2, [r7, #4]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	72fb      	strb	r3, [r7, #11]
 8004a10:	4613      	mov	r3, r2
 8004a12:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	799b      	ldrb	r3, [r3, #6]
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d141      	bne.n	8004aa6 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	795b      	ldrb	r3, [r3, #5]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_SUBGHZ_ReadBuffer+0x2e>
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	e03c      	b.n	8004aa8 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2201      	movs	r2, #1
 8004a32:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 f997 	bl	8004d68 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004a3a:	f7ff fd41 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8004a3e:	211e      	movs	r1, #30
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f8e3 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004a46:	7afb      	ldrb	r3, [r7, #11]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 f8de 	bl	8004c0c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004a50:	2100      	movs	r1, #0
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 f8da 	bl	8004c0c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004a58:	2300      	movs	r3, #0
 8004a5a:	82fb      	strh	r3, [r7, #22]
 8004a5c:	e009      	b.n	8004a72 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004a5e:	69b9      	ldr	r1, [r7, #24]
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 f929 	bl	8004cb8 <SUBGHZSPI_Receive>
      pData++;
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004a6c:	8afb      	ldrh	r3, [r7, #22]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	82fb      	strh	r3, [r7, #22]
 8004a72:	8afa      	ldrh	r2, [r7, #22]
 8004a74:	893b      	ldrh	r3, [r7, #8]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d3f1      	bcc.n	8004a5e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004a7a:	f7ff fd11 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f996 	bl	8004db0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	77fb      	strb	r3, [r7, #31]
 8004a90:	e001      	b.n	8004a96 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	715a      	strb	r2, [r3, #5]

    return status;
 8004aa2:	7ffb      	ldrb	r3, [r7, #31]
 8004aa4:	e000      	b.n	8004aa8 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004aa6:	2302      	movs	r3, #2
  }
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3720      	adds	r7, #32
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8004ab8:	2300      	movs	r3, #0
 8004aba:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8004abc:	f107 020c 	add.w	r2, r7, #12
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	2112      	movs	r1, #18
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7ff fef4 	bl	80048b2 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8004aca:	7b3b      	ldrb	r3, [r7, #12]
 8004acc:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8004ace:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ad2:	021b      	lsls	r3, r3, #8
 8004ad4:	b21a      	sxth	r2, r3
 8004ad6:	7b7b      	ldrb	r3, [r7, #13]
 8004ad8:	b21b      	sxth	r3, r3
 8004ada:	4313      	orrs	r3, r2
 8004adc:	b21b      	sxth	r3, r3
 8004ade:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8004ae0:	f107 020c 	add.w	r2, r7, #12
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	2102      	movs	r1, #2
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff fe83 	bl	80047f4 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8004aee:	89fb      	ldrh	r3, [r7, #14]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f005 fc2b 	bl	800a354 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004afe:	89fb      	ldrh	r3, [r7, #14]
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d008      	beq.n	8004b1c <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8004b0a:	89fb      	ldrh	r3, [r7, #14]
 8004b0c:	099b      	lsrs	r3, r3, #6
 8004b0e:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d102      	bne.n	8004b1c <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f005 fc2a 	bl	800a370 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8004b1c:	89fb      	ldrh	r3, [r7, #14]
 8004b1e:	089b      	lsrs	r3, r3, #2
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f005 fc79 	bl	800a420 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8004b2e:	89fb      	ldrh	r3, [r7, #14]
 8004b30:	08db      	lsrs	r3, r3, #3
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f005 fc7e 	bl	800a43c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8004b40:	89fb      	ldrh	r3, [r7, #14]
 8004b42:	091b      	lsrs	r3, r3, #4
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f005 fc83 	bl	800a458 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8004b52:	89fb      	ldrh	r3, [r7, #14]
 8004b54:	095b      	lsrs	r3, r3, #5
 8004b56:	f003 0301 	and.w	r3, r3, #1
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f005 fc50 	bl	800a404 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004b64:	89fb      	ldrh	r3, [r7, #14]
 8004b66:	099b      	lsrs	r3, r3, #6
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f005 fc0b 	bl	800a38c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004b76:	89fb      	ldrh	r3, [r7, #14]
 8004b78:	09db      	lsrs	r3, r3, #7
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00e      	beq.n	8004ba0 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8004b82:	89fb      	ldrh	r3, [r7, #14]
 8004b84:	0a1b      	lsrs	r3, r3, #8
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d004      	beq.n	8004b98 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8004b8e:	2101      	movs	r1, #1
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f005 fc09 	bl	800a3a8 <HAL_SUBGHZ_CADStatusCallback>
 8004b96:	e003      	b.n	8004ba0 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004b98:	2100      	movs	r1, #0
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f005 fc04 	bl	800a3a8 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004ba0:	89fb      	ldrh	r3, [r7, #14]
 8004ba2:	0a5b      	lsrs	r3, r3, #9
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f005 fc19 	bl	800a3e4 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8004bb2:	89fb      	ldrh	r3, [r7, #14]
 8004bb4:	0b9b      	lsrs	r3, r3, #14
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f005 fc58 	bl	800a474 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004bda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bde:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004be0:	4a09      	ldr	r2, [pc, #36]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004be8:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004bea:	4b07      	ldr	r3, [pc, #28]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004bec:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004bf0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004bf2:	4b05      	ldr	r3, [pc, #20]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a04      	ldr	r2, [pc, #16]	@ (8004c08 <SUBGHZSPI_Init+0x3c>)
 8004bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bfc:	6013      	str	r3, [r2, #0]
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr
 8004c08:	58010000 	.word	0x58010000

08004c0c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	460b      	mov	r3, r1
 8004c16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c1c:	4b23      	ldr	r3, [pc, #140]	@ (8004cac <SUBGHZSPI_Transmit+0xa0>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	4613      	mov	r3, r2
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	0cdb      	lsrs	r3, r3, #19
 8004c2a:	2264      	movs	r2, #100	@ 0x64
 8004c2c:	fb02 f303 	mul.w	r3, r2, r3
 8004c30:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d105      	bne.n	8004c44 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	609a      	str	r2, [r3, #8]
      break;
 8004c42:	e008      	b.n	8004c56 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004c4a:	4b19      	ldr	r3, [pc, #100]	@ (8004cb0 <SUBGHZSPI_Transmit+0xa4>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d1ed      	bne.n	8004c32 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004c56:	4b17      	ldr	r3, [pc, #92]	@ (8004cb4 <SUBGHZSPI_Transmit+0xa8>)
 8004c58:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c60:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <SUBGHZSPI_Transmit+0xa0>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	4613      	mov	r3, r2
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	0cdb      	lsrs	r3, r3, #19
 8004c6e:	2264      	movs	r2, #100	@ 0x64
 8004c70:	fb02 f303 	mul.w	r3, r2, r3
 8004c74:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d105      	bne.n	8004c88 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	609a      	str	r2, [r3, #8]
      break;
 8004c86:	e008      	b.n	8004c9a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004c8e:	4b08      	ldr	r3, [pc, #32]	@ (8004cb0 <SUBGHZSPI_Transmit+0xa4>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d1ed      	bne.n	8004c76 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8004c9a:	4b05      	ldr	r3, [pc, #20]	@ (8004cb0 <SUBGHZSPI_Transmit+0xa4>)
 8004c9c:	68db      	ldr	r3, [r3, #12]

  return status;
 8004c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	20000000 	.word	0x20000000
 8004cb0:	58010000 	.word	0x58010000
 8004cb4:	5801000c 	.word	0x5801000c

08004cb8 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004cc6:	4b25      	ldr	r3, [pc, #148]	@ (8004d5c <SUBGHZSPI_Receive+0xa4>)
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	00db      	lsls	r3, r3, #3
 8004cce:	1a9b      	subs	r3, r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	0cdb      	lsrs	r3, r3, #19
 8004cd4:	2264      	movs	r2, #100	@ 0x64
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d105      	bne.n	8004cee <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	609a      	str	r2, [r3, #8]
      break;
 8004cec:	e008      	b.n	8004d00 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d60 <SUBGHZSPI_Receive+0xa8>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d1ed      	bne.n	8004cdc <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004d00:	4b18      	ldr	r3, [pc, #96]	@ (8004d64 <SUBGHZSPI_Receive+0xac>)
 8004d02:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	22ff      	movs	r2, #255	@ 0xff
 8004d08:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004d0a:	4b14      	ldr	r3, [pc, #80]	@ (8004d5c <SUBGHZSPI_Receive+0xa4>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	1a9b      	subs	r3, r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	0cdb      	lsrs	r3, r3, #19
 8004d18:	2264      	movs	r2, #100	@ 0x64
 8004d1a:	fb02 f303 	mul.w	r3, r2, r3
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d105      	bne.n	8004d32 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	609a      	str	r2, [r3, #8]
      break;
 8004d30:	e008      	b.n	8004d44 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004d38:	4b09      	ldr	r3, [pc, #36]	@ (8004d60 <SUBGHZSPI_Receive+0xa8>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d1ed      	bne.n	8004d20 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004d44:	4b06      	ldr	r3, [pc, #24]	@ (8004d60 <SUBGHZSPI_Receive+0xa8>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	701a      	strb	r2, [r3, #0]

  return status;
 8004d4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000000 	.word	0x20000000
 8004d60:	58010000 	.word	0x58010000
 8004d64:	5801000c 	.word	0x5801000c

08004d68 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	791b      	ldrb	r3, [r3, #4]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d111      	bne.n	8004d9c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8004d78:	4b0c      	ldr	r3, [pc, #48]	@ (8004dac <SUBGHZ_CheckDeviceReady+0x44>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4413      	add	r3, r2
 8004d82:	00db      	lsls	r3, r3, #3
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004d88:	f7ff fb9a 	bl	80044c0 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1f9      	bne.n	8004d8c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004d98:	f7ff fb82 	bl	80044a0 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f807 	bl	8004db0 <SUBGHZ_WaitOnBusy>
 8004da2:	4603      	mov	r3, r0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	20000000 	.word	0x20000000

08004db0 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8004db8:	2300      	movs	r3, #0
 8004dba:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8004dbc:	4b12      	ldr	r3, [pc, #72]	@ (8004e08 <SUBGHZ_WaitOnBusy+0x58>)
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	005b      	lsls	r3, r3, #1
 8004dc4:	4413      	add	r3, r2
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	0d1b      	lsrs	r3, r3, #20
 8004dca:	2264      	movs	r2, #100	@ 0x64
 8004dcc:	fb02 f303 	mul.w	r3, r2, r3
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004dd2:	f7ff fba3 	bl	800451c <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004dd6:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d105      	bne.n	8004dea <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2202      	movs	r2, #2
 8004de6:	609a      	str	r2, [r3, #8]
      break;
 8004de8:	e009      	b.n	8004dfe <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	3b01      	subs	r3, #1
 8004dee:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004df0:	f7ff fb82 	bl	80044f8 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d0e9      	beq.n	8004dd2 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	20000000 	.word	0x20000000

08004e0c <LL_RCC_GetUSARTClockSource>:
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e18:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	401a      	ands	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	041b      	lsls	r3, r3, #16
 8004e24:	4313      	orrs	r3, r2
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <LL_RCC_GetLPUARTClockSource>:
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4013      	ands	r3, r2
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b082      	sub	sp, #8
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e042      	b.n	8004ee6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d106      	bne.n	8004e78 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fc f97a 	bl	800116c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2224      	movs	r2, #36	@ 0x24
 8004e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0201 	bic.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 feab 	bl	8005bf4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fc34 	bl	800570c <UART_SetConfig>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e01b      	b.n	8004ee6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ebc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ecc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 ff29 	bl	8005d36 <UART_CheckIdleState>
 8004ee4:	4603      	mov	r3, r0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b08a      	sub	sp, #40	@ 0x28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	4613      	mov	r3, r2
 8004efc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d137      	bne.n	8004f78 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_UART_Receive_IT+0x24>
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e030      	b.n	8004f7a <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a18      	ldr	r2, [pc, #96]	@ (8004f84 <HAL_UART_Receive_IT+0x94>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d01f      	beq.n	8004f68 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d018      	beq.n	8004f68 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	613b      	str	r3, [r7, #16]
   return(result);
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f54:	623b      	str	r3, [r7, #32]
 8004f56:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	69f9      	ldr	r1, [r7, #28]
 8004f5a:	6a3a      	ldr	r2, [r7, #32]
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e6      	bne.n	8004f36 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f68:	88fb      	ldrh	r3, [r7, #6]
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	68b9      	ldr	r1, [r7, #8]
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 fffe 	bl	8005f70 <UART_Start_Receive_IT>
 8004f74:	4603      	mov	r3, r0
 8004f76:	e000      	b.n	8004f7a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
  }
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3728      	adds	r7, #40	@ 0x28
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40008000 	.word	0x40008000

08004f88 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	@ 0x28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	4613      	mov	r3, r2
 8004f94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d167      	bne.n	8005070 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d002      	beq.n	8004fac <HAL_UART_Transmit_DMA+0x24>
 8004fa6:	88fb      	ldrh	r3, [r7, #6]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e060      	b.n	8005072 <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	88fa      	ldrh	r2, [r7, #6]
 8004fba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	88fa      	ldrh	r2, [r7, #6]
 8004fc2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2221      	movs	r2, #33	@ 0x21
 8004fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d028      	beq.n	8005030 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fe2:	4a26      	ldr	r2, [pc, #152]	@ (800507c <HAL_UART_Transmit_DMA+0xf4>)
 8004fe4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fea:	4a25      	ldr	r2, [pc, #148]	@ (8005080 <HAL_UART_Transmit_DMA+0xf8>)
 8004fec:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ff2:	4a24      	ldr	r2, [pc, #144]	@ (8005084 <HAL_UART_Transmit_DMA+0xfc>)
 8004ff4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005006:	4619      	mov	r1, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3328      	adds	r3, #40	@ 0x28
 800500e:	461a      	mov	r2, r3
 8005010:	88fb      	ldrh	r3, [r7, #6]
 8005012:	f7fc fe11 	bl	8001c38 <HAL_DMA_Start_IT>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d009      	beq.n	8005030 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2210      	movs	r2, #16
 8005020:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e020      	b.n	8005072 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2240      	movs	r2, #64	@ 0x40
 8005036:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	3308      	adds	r3, #8
 800503e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	e853 3f00 	ldrex	r3, [r3]
 8005046:	613b      	str	r3, [r7, #16]
   return(result);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800504e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3308      	adds	r3, #8
 8005056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005058:	623a      	str	r2, [r7, #32]
 800505a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505c:	69f9      	ldr	r1, [r7, #28]
 800505e:	6a3a      	ldr	r2, [r7, #32]
 8005060:	e841 2300 	strex	r3, r2, [r1]
 8005064:	61bb      	str	r3, [r7, #24]
   return(result);
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e5      	bne.n	8005038 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	e000      	b.n	8005072 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005070:	2302      	movs	r3, #2
  }
}
 8005072:	4618      	mov	r0, r3
 8005074:	3728      	adds	r7, #40	@ 0x28
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	080062fb 	.word	0x080062fb
 8005080:	08006395 	.word	0x08006395
 8005084:	080063b1 	.word	0x080063b1

08005088 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b0ba      	sub	sp, #232	@ 0xe8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80050b2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80050b6:	4013      	ands	r3, r2
 80050b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80050bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d11b      	bne.n	80050fc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80050c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c8:	f003 0320 	and.w	r3, r3, #32
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d015      	beq.n	80050fc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80050d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d105      	bne.n	80050e8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80050dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d009      	beq.n	80050fc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 82e3 	beq.w	80056b8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	4798      	blx	r3
      }
      return;
 80050fa:	e2dd      	b.n	80056b8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80050fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 8123 	beq.w	800534c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005106:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800510a:	4b8d      	ldr	r3, [pc, #564]	@ (8005340 <HAL_UART_IRQHandler+0x2b8>)
 800510c:	4013      	ands	r3, r2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005112:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005116:	4b8b      	ldr	r3, [pc, #556]	@ (8005344 <HAL_UART_IRQHandler+0x2bc>)
 8005118:	4013      	ands	r3, r2
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 8116 	beq.w	800534c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	d011      	beq.n	8005150 <HAL_UART_IRQHandler+0xc8>
 800512c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00b      	beq.n	8005150 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2201      	movs	r2, #1
 800513e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005146:	f043 0201 	orr.w	r2, r3, #1
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d011      	beq.n	8005180 <HAL_UART_IRQHandler+0xf8>
 800515c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00b      	beq.n	8005180 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2202      	movs	r2, #2
 800516e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005176:	f043 0204 	orr.w	r2, r3, #4
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	d011      	beq.n	80051b0 <HAL_UART_IRQHandler+0x128>
 800518c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00b      	beq.n	80051b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2204      	movs	r2, #4
 800519e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a6:	f043 0202 	orr.w	r2, r3, #2
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051b4:	f003 0308 	and.w	r3, r3, #8
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d017      	beq.n	80051ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80051bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d105      	bne.n	80051d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80051c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80051cc:	4b5c      	ldr	r3, [pc, #368]	@ (8005340 <HAL_UART_IRQHandler+0x2b8>)
 80051ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00b      	beq.n	80051ec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2208      	movs	r2, #8
 80051da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e2:	f043 0208 	orr.w	r2, r3, #8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80051ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d012      	beq.n	800521e <HAL_UART_IRQHandler+0x196>
 80051f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00c      	beq.n	800521e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800520c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005214:	f043 0220 	orr.w	r2, r3, #32
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 8249 	beq.w	80056bc <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800522a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800522e:	f003 0320 	and.w	r3, r3, #32
 8005232:	2b00      	cmp	r3, #0
 8005234:	d013      	beq.n	800525e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d105      	bne.n	800524e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005264:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005272:	2b40      	cmp	r3, #64	@ 0x40
 8005274:	d005      	beq.n	8005282 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005276:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800527a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800527e:	2b00      	cmp	r3, #0
 8005280:	d054      	beq.n	800532c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 ffd4 	bl	8006230 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005292:	2b40      	cmp	r3, #64	@ 0x40
 8005294:	d146      	bne.n	8005324 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3308      	adds	r3, #8
 800529c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052a4:	e853 3f00 	ldrex	r3, [r3]
 80052a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3308      	adds	r3, #8
 80052be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052d2:	e841 2300 	strex	r3, r2, [r1]
 80052d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1d9      	bne.n	8005296 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d017      	beq.n	800531c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052f2:	4a15      	ldr	r2, [pc, #84]	@ (8005348 <HAL_UART_IRQHandler+0x2c0>)
 80052f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fc fd77 	bl	8001df0 <HAL_DMA_Abort_IT>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d019      	beq.n	800533c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800530e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005316:	4610      	mov	r0, r2
 8005318:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800531a:	e00f      	b.n	800533c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f9e0 	bl	80056e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005322:	e00b      	b.n	800533c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f9dc 	bl	80056e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800532a:	e007      	b.n	800533c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f9d8 	bl	80056e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800533a:	e1bf      	b.n	80056bc <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	bf00      	nop
    return;
 800533e:	e1bd      	b.n	80056bc <HAL_UART_IRQHandler+0x634>
 8005340:	10000001 	.word	0x10000001
 8005344:	04000120 	.word	0x04000120
 8005348:	08006431 	.word	0x08006431

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005350:	2b01      	cmp	r3, #1
 8005352:	f040 8153 	bne.w	80055fc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535a:	f003 0310 	and.w	r3, r3, #16
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 814c 	beq.w	80055fc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 8145 	beq.w	80055fc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2210      	movs	r2, #16
 8005378:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	f040 80bb 	bne.w	8005500 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005398:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 818f 	beq.w	80056c0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80053a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053ac:	429a      	cmp	r2, r3
 80053ae:	f080 8187 	bcs.w	80056c0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0320 	and.w	r3, r3, #32
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f040 8087 	bne.w	80054de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80053e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	461a      	mov	r2, r3
 80053f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80053fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005402:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005406:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800540a:	e841 2300 	strex	r3, r2, [r1]
 800540e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1da      	bne.n	80053d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3308      	adds	r3, #8
 8005420:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005422:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005424:	e853 3f00 	ldrex	r3, [r3]
 8005428:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800542a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800542c:	f023 0301 	bic.w	r3, r3, #1
 8005430:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3308      	adds	r3, #8
 800543a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800543e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005442:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005444:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005446:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800544a:	e841 2300 	strex	r3, r2, [r1]
 800544e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005450:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1e1      	bne.n	800541a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	3308      	adds	r3, #8
 800545c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005468:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800546c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3308      	adds	r3, #8
 8005476:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800547a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800547c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005480:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005488:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e3      	bne.n	8005456 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2220      	movs	r2, #32
 8005492:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054a4:	e853 3f00 	ldrex	r3, [r3]
 80054a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054ac:	f023 0310 	bic.w	r3, r3, #16
 80054b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	461a      	mov	r2, r3
 80054ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054c6:	e841 2300 	strex	r3, r2, [r1]
 80054ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e4      	bne.n	800549c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054d8:	4618      	mov	r0, r3
 80054da:	f7fc fc2b 	bl	8001d34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	4619      	mov	r1, r3
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f8fb 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054fe:	e0df      	b.n	80056c0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800550c:	b29b      	uxth	r3, r3
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800551a:	b29b      	uxth	r3, r3
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 80d1 	beq.w	80056c4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005522:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 80cc 	beq.w	80056c4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800553a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800553c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005540:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800554e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005550:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005552:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005554:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005556:	e841 2300 	strex	r3, r2, [r1]
 800555a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800555c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1e4      	bne.n	800552c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3308      	adds	r3, #8
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	e853 3f00 	ldrex	r3, [r3]
 8005570:	623b      	str	r3, [r7, #32]
   return(result);
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005578:	f023 0301 	bic.w	r3, r3, #1
 800557c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3308      	adds	r3, #8
 8005586:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800558a:	633a      	str	r2, [r7, #48]	@ 0x30
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005592:	e841 2300 	strex	r3, r2, [r1]
 8005596:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1e1      	bne.n	8005562 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	60fb      	str	r3, [r7, #12]
   return(result);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0310 	bic.w	r3, r3, #16
 80055c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	69b9      	ldr	r1, [r7, #24]
 80055da:	69fa      	ldr	r2, [r7, #28]
 80055dc:	e841 2300 	strex	r3, r2, [r1]
 80055e0:	617b      	str	r3, [r7, #20]
   return(result);
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e4      	bne.n	80055b2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055f2:	4619      	mov	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 f87d 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80055fa:	e063      	b.n	80056c4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80055fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005600:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00e      	beq.n	8005626 <HAL_UART_IRQHandler+0x59e>
 8005608:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800560c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d008      	beq.n	8005626 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800561c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f001 fc64 	bl	8006eec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005624:	e051      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800562a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562e:	2b00      	cmp	r3, #0
 8005630:	d014      	beq.n	800565c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800563a:	2b00      	cmp	r3, #0
 800563c:	d105      	bne.n	800564a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800563e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005642:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d008      	beq.n	800565c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800564e:	2b00      	cmp	r3, #0
 8005650:	d03a      	beq.n	80056c8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	4798      	blx	r3
    }
    return;
 800565a:	e035      	b.n	80056c8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800565c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005664:	2b00      	cmp	r3, #0
 8005666:	d009      	beq.n	800567c <HAL_UART_IRQHandler+0x5f4>
 8005668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800566c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 fef1 	bl	800645c <UART_EndTransmit_IT>
    return;
 800567a:	e026      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800567c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005680:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d009      	beq.n	800569c <HAL_UART_IRQHandler+0x614>
 8005688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800568c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f001 fc3b 	bl	8006f10 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800569a:	e016      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800569c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d010      	beq.n	80056ca <HAL_UART_IRQHandler+0x642>
 80056a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da0c      	bge.n	80056ca <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f001 fc24 	bl	8006efe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056b6:	e008      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
      return;
 80056b8:	bf00      	nop
 80056ba:	e006      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
    return;
 80056bc:	bf00      	nop
 80056be:	e004      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
      return;
 80056c0:	bf00      	nop
 80056c2:	e002      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
      return;
 80056c4:	bf00      	nop
 80056c6:	e000      	b.n	80056ca <HAL_UART_IRQHandler+0x642>
    return;
 80056c8:	bf00      	nop
  }
}
 80056ca:	37e8      	adds	r7, #232	@ 0xe8
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	460b      	mov	r3, r1
 80056fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	bc80      	pop	{r7}
 8005708:	4770      	bx	lr
	...

0800570c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800570c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005710:	b08c      	sub	sp, #48	@ 0x30
 8005712:	af00      	add	r7, sp, #0
 8005714:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005716:	2300      	movs	r3, #0
 8005718:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	431a      	orrs	r2, r3
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	431a      	orrs	r2, r3
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	4313      	orrs	r3, r2
 8005732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	4b94      	ldr	r3, [pc, #592]	@ (800598c <UART_SetConfig+0x280>)
 800573c:	4013      	ands	r3, r2
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005744:	430b      	orrs	r3, r1
 8005746:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a89      	ldr	r2, [pc, #548]	@ (8005990 <UART_SetConfig+0x284>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d004      	beq.n	8005778 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005774:	4313      	orrs	r3, r2
 8005776:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005782:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	6812      	ldr	r2, [r2, #0]
 800578a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800578c:	430b      	orrs	r3, r1
 800578e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005796:	f023 010f 	bic.w	r1, r3, #15
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a7a      	ldr	r2, [pc, #488]	@ (8005994 <UART_SetConfig+0x288>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d127      	bne.n	8005800 <UART_SetConfig+0xf4>
 80057b0:	2003      	movs	r0, #3
 80057b2:	f7ff fb2b 	bl	8004e0c <LL_RCC_GetUSARTClockSource>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80057bc:	2b03      	cmp	r3, #3
 80057be:	d81b      	bhi.n	80057f8 <UART_SetConfig+0xec>
 80057c0:	a201      	add	r2, pc, #4	@ (adr r2, 80057c8 <UART_SetConfig+0xbc>)
 80057c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c6:	bf00      	nop
 80057c8:	080057d9 	.word	0x080057d9
 80057cc:	080057e9 	.word	0x080057e9
 80057d0:	080057e1 	.word	0x080057e1
 80057d4:	080057f1 	.word	0x080057f1
 80057d8:	2301      	movs	r3, #1
 80057da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057de:	e080      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80057e0:	2302      	movs	r3, #2
 80057e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057e6:	e07c      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80057e8:	2304      	movs	r3, #4
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ee:	e078      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80057f0:	2308      	movs	r3, #8
 80057f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057f6:	e074      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80057f8:	2310      	movs	r3, #16
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057fe:	e070      	b.n	80058e2 <UART_SetConfig+0x1d6>
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a64      	ldr	r2, [pc, #400]	@ (8005998 <UART_SetConfig+0x28c>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d138      	bne.n	800587c <UART_SetConfig+0x170>
 800580a:	200c      	movs	r0, #12
 800580c:	f7ff fafe 	bl	8004e0c <LL_RCC_GetUSARTClockSource>
 8005810:	4603      	mov	r3, r0
 8005812:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8005816:	2b0c      	cmp	r3, #12
 8005818:	d82c      	bhi.n	8005874 <UART_SetConfig+0x168>
 800581a:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <UART_SetConfig+0x114>)
 800581c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005820:	08005855 	.word	0x08005855
 8005824:	08005875 	.word	0x08005875
 8005828:	08005875 	.word	0x08005875
 800582c:	08005875 	.word	0x08005875
 8005830:	08005865 	.word	0x08005865
 8005834:	08005875 	.word	0x08005875
 8005838:	08005875 	.word	0x08005875
 800583c:	08005875 	.word	0x08005875
 8005840:	0800585d 	.word	0x0800585d
 8005844:	08005875 	.word	0x08005875
 8005848:	08005875 	.word	0x08005875
 800584c:	08005875 	.word	0x08005875
 8005850:	0800586d 	.word	0x0800586d
 8005854:	2300      	movs	r3, #0
 8005856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585a:	e042      	b.n	80058e2 <UART_SetConfig+0x1d6>
 800585c:	2302      	movs	r3, #2
 800585e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005862:	e03e      	b.n	80058e2 <UART_SetConfig+0x1d6>
 8005864:	2304      	movs	r3, #4
 8005866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800586a:	e03a      	b.n	80058e2 <UART_SetConfig+0x1d6>
 800586c:	2308      	movs	r3, #8
 800586e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005872:	e036      	b.n	80058e2 <UART_SetConfig+0x1d6>
 8005874:	2310      	movs	r3, #16
 8005876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587a:	e032      	b.n	80058e2 <UART_SetConfig+0x1d6>
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a43      	ldr	r2, [pc, #268]	@ (8005990 <UART_SetConfig+0x284>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d12a      	bne.n	80058dc <UART_SetConfig+0x1d0>
 8005886:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800588a:	f7ff fad1 	bl	8004e30 <LL_RCC_GetLPUARTClockSource>
 800588e:	4603      	mov	r3, r0
 8005890:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005894:	d01a      	beq.n	80058cc <UART_SetConfig+0x1c0>
 8005896:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800589a:	d81b      	bhi.n	80058d4 <UART_SetConfig+0x1c8>
 800589c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058a0:	d00c      	beq.n	80058bc <UART_SetConfig+0x1b0>
 80058a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058a6:	d815      	bhi.n	80058d4 <UART_SetConfig+0x1c8>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d003      	beq.n	80058b4 <UART_SetConfig+0x1a8>
 80058ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b0:	d008      	beq.n	80058c4 <UART_SetConfig+0x1b8>
 80058b2:	e00f      	b.n	80058d4 <UART_SetConfig+0x1c8>
 80058b4:	2300      	movs	r3, #0
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ba:	e012      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80058bc:	2302      	movs	r3, #2
 80058be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058c2:	e00e      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80058c4:	2304      	movs	r3, #4
 80058c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ca:	e00a      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80058cc:	2308      	movs	r3, #8
 80058ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058d2:	e006      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80058d4:	2310      	movs	r3, #16
 80058d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058da:	e002      	b.n	80058e2 <UART_SetConfig+0x1d6>
 80058dc:	2310      	movs	r3, #16
 80058de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a2a      	ldr	r2, [pc, #168]	@ (8005990 <UART_SetConfig+0x284>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	f040 80a4 	bne.w	8005a36 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d823      	bhi.n	800593e <UART_SetConfig+0x232>
 80058f6:	a201      	add	r2, pc, #4	@ (adr r2, 80058fc <UART_SetConfig+0x1f0>)
 80058f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fc:	08005921 	.word	0x08005921
 8005900:	0800593f 	.word	0x0800593f
 8005904:	08005929 	.word	0x08005929
 8005908:	0800593f 	.word	0x0800593f
 800590c:	0800592f 	.word	0x0800592f
 8005910:	0800593f 	.word	0x0800593f
 8005914:	0800593f 	.word	0x0800593f
 8005918:	0800593f 	.word	0x0800593f
 800591c:	08005937 	.word	0x08005937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005920:	f7fd ff3a 	bl	8003798 <HAL_RCC_GetPCLK1Freq>
 8005924:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005926:	e010      	b.n	800594a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005928:	4b1c      	ldr	r3, [pc, #112]	@ (800599c <UART_SetConfig+0x290>)
 800592a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800592c:	e00d      	b.n	800594a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592e:	f7fd fe7f 	bl	8003630 <HAL_RCC_GetSysClockFreq>
 8005932:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005934:	e009      	b.n	800594a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800593a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800593c:	e005      	b.n	800594a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005948:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 8137 	beq.w	8005bc0 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005956:	4a12      	ldr	r2, [pc, #72]	@ (80059a0 <UART_SetConfig+0x294>)
 8005958:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800595c:	461a      	mov	r2, r3
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	fbb3 f3f2 	udiv	r3, r3, r2
 8005964:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	4413      	add	r3, r2
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	429a      	cmp	r2, r3
 8005974:	d305      	bcc.n	8005982 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	429a      	cmp	r2, r3
 8005980:	d910      	bls.n	80059a4 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005988:	e11a      	b.n	8005bc0 <UART_SetConfig+0x4b4>
 800598a:	bf00      	nop
 800598c:	cfff69f3 	.word	0xcfff69f3
 8005990:	40008000 	.word	0x40008000
 8005994:	40013800 	.word	0x40013800
 8005998:	40004400 	.word	0x40004400
 800599c:	00f42400 	.word	0x00f42400
 80059a0:	0800c488 	.word	0x0800c488
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	2200      	movs	r2, #0
 80059a8:	60bb      	str	r3, [r7, #8]
 80059aa:	60fa      	str	r2, [r7, #12]
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b0:	4a8e      	ldr	r2, [pc, #568]	@ (8005bec <UART_SetConfig+0x4e0>)
 80059b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	2200      	movs	r2, #0
 80059ba:	603b      	str	r3, [r7, #0]
 80059bc:	607a      	str	r2, [r7, #4]
 80059be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059c6:	f7fa fbdf 	bl	8000188 <__aeabi_uldivmod>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4610      	mov	r0, r2
 80059d0:	4619      	mov	r1, r3
 80059d2:	f04f 0200 	mov.w	r2, #0
 80059d6:	f04f 0300 	mov.w	r3, #0
 80059da:	020b      	lsls	r3, r1, #8
 80059dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80059e0:	0202      	lsls	r2, r0, #8
 80059e2:	6979      	ldr	r1, [r7, #20]
 80059e4:	6849      	ldr	r1, [r1, #4]
 80059e6:	0849      	lsrs	r1, r1, #1
 80059e8:	2000      	movs	r0, #0
 80059ea:	460c      	mov	r4, r1
 80059ec:	4605      	mov	r5, r0
 80059ee:	eb12 0804 	adds.w	r8, r2, r4
 80059f2:	eb43 0905 	adc.w	r9, r3, r5
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	469a      	mov	sl, r3
 80059fe:	4693      	mov	fp, r2
 8005a00:	4652      	mov	r2, sl
 8005a02:	465b      	mov	r3, fp
 8005a04:	4640      	mov	r0, r8
 8005a06:	4649      	mov	r1, r9
 8005a08:	f7fa fbbe 	bl	8000188 <__aeabi_uldivmod>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4613      	mov	r3, r2
 8005a12:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a14:	6a3b      	ldr	r3, [r7, #32]
 8005a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a1a:	d308      	bcc.n	8005a2e <UART_SetConfig+0x322>
 8005a1c:	6a3b      	ldr	r3, [r7, #32]
 8005a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a22:	d204      	bcs.n	8005a2e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6a3a      	ldr	r2, [r7, #32]
 8005a2a:	60da      	str	r2, [r3, #12]
 8005a2c:	e0c8      	b.n	8005bc0 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005a34:	e0c4      	b.n	8005bc0 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3e:	d167      	bne.n	8005b10 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8005a40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d828      	bhi.n	8005a9a <UART_SetConfig+0x38e>
 8005a48:	a201      	add	r2, pc, #4	@ (adr r2, 8005a50 <UART_SetConfig+0x344>)
 8005a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4e:	bf00      	nop
 8005a50:	08005a75 	.word	0x08005a75
 8005a54:	08005a7d 	.word	0x08005a7d
 8005a58:	08005a85 	.word	0x08005a85
 8005a5c:	08005a9b 	.word	0x08005a9b
 8005a60:	08005a8b 	.word	0x08005a8b
 8005a64:	08005a9b 	.word	0x08005a9b
 8005a68:	08005a9b 	.word	0x08005a9b
 8005a6c:	08005a9b 	.word	0x08005a9b
 8005a70:	08005a93 	.word	0x08005a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a74:	f7fd fe90 	bl	8003798 <HAL_RCC_GetPCLK1Freq>
 8005a78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a7a:	e014      	b.n	8005aa6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a7c:	f7fd fe9e 	bl	80037bc <HAL_RCC_GetPCLK2Freq>
 8005a80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a82:	e010      	b.n	8005aa6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a84:	4b5a      	ldr	r3, [pc, #360]	@ (8005bf0 <UART_SetConfig+0x4e4>)
 8005a86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a88:	e00d      	b.n	8005aa6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a8a:	f7fd fdd1 	bl	8003630 <HAL_RCC_GetSysClockFreq>
 8005a8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a90:	e009      	b.n	8005aa6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a98:	e005      	b.n	8005aa6 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 8089 	beq.w	8005bc0 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab2:	4a4e      	ldr	r2, [pc, #312]	@ (8005bec <UART_SetConfig+0x4e0>)
 8005ab4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ac0:	005a      	lsls	r2, r3, #1
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	085b      	lsrs	r3, r3, #1
 8005ac8:	441a      	add	r2, r3
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	2b0f      	cmp	r3, #15
 8005ad8:	d916      	bls.n	8005b08 <UART_SetConfig+0x3fc>
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae0:	d212      	bcs.n	8005b08 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	f023 030f 	bic.w	r3, r3, #15
 8005aea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	085b      	lsrs	r3, r3, #1
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	f003 0307 	and.w	r3, r3, #7
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	8bfb      	ldrh	r3, [r7, #30]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	8bfa      	ldrh	r2, [r7, #30]
 8005b04:	60da      	str	r2, [r3, #12]
 8005b06:	e05b      	b.n	8005bc0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b0e:	e057      	b.n	8005bc0 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d828      	bhi.n	8005b6a <UART_SetConfig+0x45e>
 8005b18:	a201      	add	r2, pc, #4	@ (adr r2, 8005b20 <UART_SetConfig+0x414>)
 8005b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1e:	bf00      	nop
 8005b20:	08005b45 	.word	0x08005b45
 8005b24:	08005b4d 	.word	0x08005b4d
 8005b28:	08005b55 	.word	0x08005b55
 8005b2c:	08005b6b 	.word	0x08005b6b
 8005b30:	08005b5b 	.word	0x08005b5b
 8005b34:	08005b6b 	.word	0x08005b6b
 8005b38:	08005b6b 	.word	0x08005b6b
 8005b3c:	08005b6b 	.word	0x08005b6b
 8005b40:	08005b63 	.word	0x08005b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b44:	f7fd fe28 	bl	8003798 <HAL_RCC_GetPCLK1Freq>
 8005b48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b4a:	e014      	b.n	8005b76 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b4c:	f7fd fe36 	bl	80037bc <HAL_RCC_GetPCLK2Freq>
 8005b50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b52:	e010      	b.n	8005b76 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b54:	4b26      	ldr	r3, [pc, #152]	@ (8005bf0 <UART_SetConfig+0x4e4>)
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b58:	e00d      	b.n	8005b76 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b5a:	f7fd fd69 	bl	8003630 <HAL_RCC_GetSysClockFreq>
 8005b5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b60:	e009      	b.n	8005b76 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b68:	e005      	b.n	8005b76 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005b74:	bf00      	nop
    }

    if (pclk != 0U)
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d021      	beq.n	8005bc0 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b80:	4a1a      	ldr	r2, [pc, #104]	@ (8005bec <UART_SetConfig+0x4e0>)
 8005b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b86:	461a      	mov	r2, r3
 8005b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	085b      	lsrs	r3, r3, #1
 8005b94:	441a      	add	r2, r3
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	2b0f      	cmp	r3, #15
 8005ba4:	d909      	bls.n	8005bba <UART_SetConfig+0x4ae>
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bac:	d205      	bcs.n	8005bba <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	60da      	str	r2, [r3, #12]
 8005bb8:	e002      	b.n	8005bc0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005bdc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3730      	adds	r7, #48	@ 0x30
 8005be4:	46bd      	mov	sp, r7
 8005be6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bea:	bf00      	nop
 8005bec:	0800c488 	.word	0x0800c488
 8005bf0:	00f42400 	.word	0x00f42400

08005bf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	f003 0308 	and.w	r3, r3, #8
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00a      	beq.n	8005c1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00a      	beq.n	8005c62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c66:	f003 0304 	and.w	r3, r3, #4
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00a      	beq.n	8005c84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00a      	beq.n	8005ca6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	f003 0320 	and.w	r3, r3, #32
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00a      	beq.n	8005cc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01a      	beq.n	8005d0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cf2:	d10a      	bne.n	8005d0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	430a      	orrs	r2, r1
 8005d08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00a      	beq.n	8005d2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	605a      	str	r2, [r3, #4]
  }
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bc80      	pop	{r7}
 8005d34:	4770      	bx	lr

08005d36 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b086      	sub	sp, #24
 8005d3a:	af02      	add	r7, sp, #8
 8005d3c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d46:	f7fa fefd 	bl	8000b44 <HAL_GetTick>
 8005d4a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b08      	cmp	r3, #8
 8005d58:	d10e      	bne.n	8005d78 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d5a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 f832 	bl	8005dd2 <UART_WaitOnFlagUntilTimeout>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e028      	b.n	8005dca <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d10e      	bne.n	8005da4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f81c 	bl	8005dd2 <UART_WaitOnFlagUntilTimeout>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d001      	beq.n	8005da4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e012      	b.n	8005dca <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2220      	movs	r2, #32
 8005db0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b09c      	sub	sp, #112	@ 0x70
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	60f8      	str	r0, [r7, #12]
 8005dda:	60b9      	str	r1, [r7, #8]
 8005ddc:	603b      	str	r3, [r7, #0]
 8005dde:	4613      	mov	r3, r2
 8005de0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de2:	e0af      	b.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	f000 80ab 	beq.w	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dee:	f7fa fea9 	bl	8000b44 <HAL_GetTick>
 8005df2:	4602      	mov	r2, r0
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d302      	bcc.n	8005e04 <UART_WaitOnFlagUntilTimeout+0x32>
 8005dfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d140      	bne.n	8005e86 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e0c:	e853 3f00 	ldrex	r3, [r3]
 8005e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e14:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005e18:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e24:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e26:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005e28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005e2a:	e841 2300 	strex	r3, r2, [r1]
 8005e2e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005e30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1e6      	bne.n	8005e04 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3308      	adds	r3, #8
 8005e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e48:	f023 0301 	bic.w	r3, r3, #1
 8005e4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3308      	adds	r3, #8
 8005e54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005e56:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005e58:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005e64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e5      	bne.n	8005e36 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2220      	movs	r2, #32
 8005e76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e06f      	b.n	8005f66 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d057      	beq.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b80      	cmp	r3, #128	@ 0x80
 8005e98:	d054      	beq.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b40      	cmp	r3, #64	@ 0x40
 8005e9e:	d051      	beq.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eae:	d149      	bne.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005eb8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec2:	e853 3f00 	ldrex	r3, [r3]
 8005ec6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005ece:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eda:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005edc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ede:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ee0:	e841 2300 	strex	r3, r2, [r1]
 8005ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1e6      	bne.n	8005eba <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	613b      	str	r3, [r7, #16]
   return(result);
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	f023 0301 	bic.w	r3, r3, #1
 8005f02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3308      	adds	r3, #8
 8005f0a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005f0c:	623a      	str	r2, [r7, #32]
 8005f0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f10:	69f9      	ldr	r1, [r7, #28]
 8005f12:	6a3a      	ldr	r2, [r7, #32]
 8005f14:	e841 2300 	strex	r3, r2, [r1]
 8005f18:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e5      	bne.n	8005eec <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2220      	movs	r2, #32
 8005f34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e010      	b.n	8005f66 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	69da      	ldr	r2, [r3, #28]
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	bf0c      	ite	eq
 8005f54:	2301      	moveq	r3, #1
 8005f56:	2300      	movne	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	79fb      	ldrb	r3, [r7, #7]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	f43f af40 	beq.w	8005de4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3770      	adds	r7, #112	@ 0x70
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
	...

08005f70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b0a3      	sub	sp, #140	@ 0x8c
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	88fa      	ldrh	r2, [r7, #6]
 8005f88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	88fa      	ldrh	r2, [r7, #6]
 8005f90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa2:	d10e      	bne.n	8005fc2 <UART_Start_Receive_IT+0x52>
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d105      	bne.n	8005fb8 <UART_Start_Receive_IT+0x48>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005fb2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fb6:	e02d      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	22ff      	movs	r2, #255	@ 0xff
 8005fbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fc0:	e028      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10d      	bne.n	8005fe6 <UART_Start_Receive_IT+0x76>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d104      	bne.n	8005fdc <UART_Start_Receive_IT+0x6c>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	22ff      	movs	r2, #255	@ 0xff
 8005fd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fda:	e01b      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	227f      	movs	r2, #127	@ 0x7f
 8005fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fe4:	e016      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fee:	d10d      	bne.n	800600c <UART_Start_Receive_IT+0x9c>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d104      	bne.n	8006002 <UART_Start_Receive_IT+0x92>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	227f      	movs	r2, #127	@ 0x7f
 8005ffc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006000:	e008      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	223f      	movs	r2, #63	@ 0x3f
 8006006:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800600a:	e003      	b.n	8006014 <UART_Start_Receive_IT+0xa4>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2222      	movs	r2, #34	@ 0x22
 8006020:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	3308      	adds	r3, #8
 800602a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800602e:	e853 3f00 	ldrex	r3, [r3]
 8006032:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006034:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006036:	f043 0301 	orr.w	r3, r3, #1
 800603a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	3308      	adds	r3, #8
 8006044:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006048:	673a      	str	r2, [r7, #112]	@ 0x70
 800604a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800604e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006050:	e841 2300 	strex	r3, r2, [r1]
 8006054:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006056:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1e3      	bne.n	8006024 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006064:	d14f      	bne.n	8006106 <UART_Start_Receive_IT+0x196>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800606c:	88fa      	ldrh	r2, [r7, #6]
 800606e:	429a      	cmp	r2, r3
 8006070:	d349      	bcc.n	8006106 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607a:	d107      	bne.n	800608c <UART_Start_Receive_IT+0x11c>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d103      	bne.n	800608c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4a46      	ldr	r2, [pc, #280]	@ (80061a0 <UART_Start_Receive_IT+0x230>)
 8006088:	675a      	str	r2, [r3, #116]	@ 0x74
 800608a:	e002      	b.n	8006092 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	4a45      	ldr	r2, [pc, #276]	@ (80061a4 <UART_Start_Receive_IT+0x234>)
 8006090:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d01a      	beq.n	80060d0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060a2:	e853 3f00 	ldrex	r3, [r3]
 80060a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80060a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	461a      	mov	r2, r3
 80060b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060be:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80060c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80060ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e4      	bne.n	800609a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3308      	adds	r3, #8
 80060d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	3308      	adds	r3, #8
 80060ee:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80060f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80060f2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80060fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <UART_Start_Receive_IT+0x160>
 8006104:	e046      	b.n	8006194 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800610e:	d107      	bne.n	8006120 <UART_Start_Receive_IT+0x1b0>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d103      	bne.n	8006120 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4a23      	ldr	r2, [pc, #140]	@ (80061a8 <UART_Start_Receive_IT+0x238>)
 800611c:	675a      	str	r2, [r3, #116]	@ 0x74
 800611e:	e002      	b.n	8006126 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4a22      	ldr	r2, [pc, #136]	@ (80061ac <UART_Start_Receive_IT+0x23c>)
 8006124:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d019      	beq.n	8006162 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006136:	e853 3f00 	ldrex	r3, [r3]
 800613a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800613c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006142:	677b      	str	r3, [r7, #116]	@ 0x74
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	461a      	mov	r2, r3
 800614a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800614c:	637b      	str	r3, [r7, #52]	@ 0x34
 800614e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006150:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006152:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006154:	e841 2300 	strex	r3, r2, [r1]
 8006158:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1e6      	bne.n	800612e <UART_Start_Receive_IT+0x1be>
 8006160:	e018      	b.n	8006194 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	613b      	str	r3, [r7, #16]
   return(result);
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f043 0320 	orr.w	r3, r3, #32
 8006176:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	461a      	mov	r2, r3
 800617e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006180:	623b      	str	r3, [r7, #32]
 8006182:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	69f9      	ldr	r1, [r7, #28]
 8006186:	6a3a      	ldr	r2, [r7, #32]
 8006188:	e841 2300 	strex	r3, r2, [r1]
 800618c:	61bb      	str	r3, [r7, #24]
   return(result);
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e6      	bne.n	8006162 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	378c      	adds	r7, #140	@ 0x8c
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr
 80061a0:	08006b85 	.word	0x08006b85
 80061a4:	08006825 	.word	0x08006825
 80061a8:	0800666d 	.word	0x0800666d
 80061ac:	080064b5 	.word	0x080064b5

080061b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b08f      	sub	sp, #60	@ 0x3c
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061be:	6a3b      	ldr	r3, [r7, #32]
 80061c0:	e853 3f00 	ldrex	r3, [r3]
 80061c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80061cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	461a      	mov	r2, r3
 80061d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061d8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e6      	bne.n	80061b8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	3308      	adds	r3, #8
 80061f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006200:	633b      	str	r3, [r7, #48]	@ 0x30
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3308      	adds	r3, #8
 8006208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800620a:	61ba      	str	r2, [r7, #24]
 800620c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	6979      	ldr	r1, [r7, #20]
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	e841 2300 	strex	r3, r2, [r1]
 8006216:	613b      	str	r3, [r7, #16]
   return(result);
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1e5      	bne.n	80061ea <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2220      	movs	r2, #32
 8006222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006226:	bf00      	nop
 8006228:	373c      	adds	r7, #60	@ 0x3c
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr

08006230 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006230:	b480      	push	{r7}
 8006232:	b095      	sub	sp, #84	@ 0x54
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006240:	e853 3f00 	ldrex	r3, [r3]
 8006244:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800624c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006256:	643b      	str	r3, [r7, #64]	@ 0x40
 8006258:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800625c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e6      	bne.n	8006238 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	3308      	adds	r3, #8
 8006270:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	61fb      	str	r3, [r7, #28]
   return(result);
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006280:	f023 0301 	bic.w	r3, r3, #1
 8006284:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3308      	adds	r3, #8
 800628c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800628e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006290:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006292:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006296:	e841 2300 	strex	r3, r2, [r1]
 800629a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800629c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1e3      	bne.n	800626a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d118      	bne.n	80062dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	e853 3f00 	ldrex	r3, [r3]
 80062b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f023 0310 	bic.w	r3, r3, #16
 80062be:	647b      	str	r3, [r7, #68]	@ 0x44
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	461a      	mov	r2, r3
 80062c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062c8:	61bb      	str	r3, [r7, #24]
 80062ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062cc:	6979      	ldr	r1, [r7, #20]
 80062ce:	69ba      	ldr	r2, [r7, #24]
 80062d0:	e841 2300 	strex	r3, r2, [r1]
 80062d4:	613b      	str	r3, [r7, #16]
   return(result);
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e6      	bne.n	80062aa <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2220      	movs	r2, #32
 80062e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80062f0:	bf00      	nop
 80062f2:	3754      	adds	r7, #84	@ 0x54
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bc80      	pop	{r7}
 80062f8:	4770      	bx	lr

080062fa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b090      	sub	sp, #64	@ 0x40
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006306:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0320 	and.w	r3, r3, #32
 8006312:	2b00      	cmp	r3, #0
 8006314:	d137      	bne.n	8006386 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006318:	2200      	movs	r2, #0
 800631a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800631e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	3308      	adds	r3, #8
 8006324:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006328:	e853 3f00 	ldrex	r3, [r3]
 800632c:	623b      	str	r3, [r7, #32]
   return(result);
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006334:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3308      	adds	r3, #8
 800633c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800633e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006340:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006346:	e841 2300 	strex	r3, r2, [r1]
 800634a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800634c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1e5      	bne.n	800631e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	e853 3f00 	ldrex	r3, [r3]
 800635e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
 8006368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	461a      	mov	r2, r3
 800636e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006370:	61fb      	str	r3, [r7, #28]
 8006372:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006374:	69b9      	ldr	r1, [r7, #24]
 8006376:	69fa      	ldr	r2, [r7, #28]
 8006378:	e841 2300 	strex	r3, r2, [r1]
 800637c:	617b      	str	r3, [r7, #20]
   return(result);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1e6      	bne.n	8006352 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006384:	e002      	b.n	800638c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006386:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006388:	f7fb f85a 	bl	8001440 <HAL_UART_TxCpltCallback>
}
 800638c:	bf00      	nop
 800638e:	3740      	adds	r7, #64	@ 0x40
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80063a2:	68f8      	ldr	r0, [r7, #12]
 80063a4:	f7ff f994 	bl	80056d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063a8:	bf00      	nop
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063bc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d8:	2b80      	cmp	r3, #128	@ 0x80
 80063da:	d109      	bne.n	80063f0 <UART_DMAError+0x40>
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	2b21      	cmp	r3, #33	@ 0x21
 80063e0:	d106      	bne.n	80063f0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80063ea:	6978      	ldr	r0, [r7, #20]
 80063ec:	f7ff fee0 	bl	80061b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fa:	2b40      	cmp	r3, #64	@ 0x40
 80063fc:	d109      	bne.n	8006412 <UART_DMAError+0x62>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b22      	cmp	r3, #34	@ 0x22
 8006402:	d106      	bne.n	8006412 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2200      	movs	r2, #0
 8006408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800640c:	6978      	ldr	r0, [r7, #20]
 800640e:	f7ff ff0f 	bl	8006230 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006418:	f043 0210 	orr.w	r2, r3, #16
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006422:	6978      	ldr	r0, [r7, #20]
 8006424:	f7ff f95d 	bl	80056e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006428:	bf00      	nop
 800642a:	3718      	adds	r7, #24
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f7ff f947 	bl	80056e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006454:	bf00      	nop
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	60bb      	str	r3, [r7, #8]
   return(result);
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006478:	61fb      	str	r3, [r7, #28]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	61bb      	str	r3, [r7, #24]
 8006484:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	6979      	ldr	r1, [r7, #20]
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	e841 2300 	strex	r3, r2, [r1]
 800648e:	613b      	str	r3, [r7, #16]
   return(result);
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1e6      	bne.n	8006464 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2220      	movs	r2, #32
 800649a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f7fa ffcb 	bl	8001440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064aa:	bf00      	nop
 80064ac:	3720      	adds	r7, #32
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b09c      	sub	sp, #112	@ 0x70
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80064c2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064cc:	2b22      	cmp	r3, #34	@ 0x22
 80064ce:	f040 80be 	bne.w	800664e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064dc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064e0:	b2d9      	uxtb	r1, r3
 80064e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ec:	400a      	ands	r2, r1
 80064ee:	b2d2      	uxtb	r2, r2
 80064f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f6:	1c5a      	adds	r2, r3, #1
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006502:	b29b      	uxth	r3, r3
 8006504:	3b01      	subs	r3, #1
 8006506:	b29a      	uxth	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006514:	b29b      	uxth	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	f040 80a1 	bne.w	800665e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800652a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800652c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006530:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800653a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800653c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006540:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006542:	e841 2300 	strex	r3, r2, [r1]
 8006546:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1e6      	bne.n	800651c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	3308      	adds	r3, #8
 8006554:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006558:	e853 3f00 	ldrex	r3, [r3]
 800655c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800655e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006560:	f023 0301 	bic.w	r3, r3, #1
 8006564:	667b      	str	r3, [r7, #100]	@ 0x64
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3308      	adds	r3, #8
 800656c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800656e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006570:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006572:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006574:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006576:	e841 2300 	strex	r3, r2, [r1]
 800657a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800657c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1e5      	bne.n	800654e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2220      	movs	r2, #32
 8006586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a33      	ldr	r2, [pc, #204]	@ (8006668 <UART_RxISR_8BIT+0x1b4>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d01f      	beq.n	80065e0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d018      	beq.n	80065e0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b6:	e853 3f00 	ldrex	r3, [r3]
 80065ba:	623b      	str	r3, [r7, #32]
   return(result);
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	461a      	mov	r2, r3
 80065ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80065ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065d4:	e841 2300 	strex	r3, r2, [r1]
 80065d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1e6      	bne.n	80065ae <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d12e      	bne.n	8006646 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	e853 3f00 	ldrex	r3, [r3]
 80065fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 0310 	bic.w	r3, r3, #16
 8006602:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	461a      	mov	r2, r3
 800660a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800660c:	61fb      	str	r3, [r7, #28]
 800660e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006610:	69b9      	ldr	r1, [r7, #24]
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	e841 2300 	strex	r3, r2, [r1]
 8006618:	617b      	str	r3, [r7, #20]
   return(result);
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1e6      	bne.n	80065ee <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	f003 0310 	and.w	r3, r3, #16
 800662a:	2b10      	cmp	r3, #16
 800662c:	d103      	bne.n	8006636 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2210      	movs	r2, #16
 8006634:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800663c:	4619      	mov	r1, r3
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7ff f858 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006644:	e00b      	b.n	800665e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7fa ff10 	bl	800146c <HAL_UART_RxCpltCallback>
}
 800664c:	e007      	b.n	800665e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	699a      	ldr	r2, [r3, #24]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f042 0208 	orr.w	r2, r2, #8
 800665c:	619a      	str	r2, [r3, #24]
}
 800665e:	bf00      	nop
 8006660:	3770      	adds	r7, #112	@ 0x70
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40008000 	.word	0x40008000

0800666c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b09c      	sub	sp, #112	@ 0x70
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800667a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006684:	2b22      	cmp	r3, #34	@ 0x22
 8006686:	f040 80be 	bne.w	8006806 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006690:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006698:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800669a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800669e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80066a2:	4013      	ands	r3, r2
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ae:	1c9a      	adds	r2, r3, #2
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f040 80a1 	bne.w	8006816 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80066e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80066f4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80066f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e6      	bne.n	80066d4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3308      	adds	r3, #8
 800670c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006710:	e853 3f00 	ldrex	r3, [r3]
 8006714:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f023 0301 	bic.w	r3, r3, #1
 800671c:	663b      	str	r3, [r7, #96]	@ 0x60
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	3308      	adds	r3, #8
 8006724:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006726:	643a      	str	r2, [r7, #64]	@ 0x40
 8006728:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800672c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1e5      	bne.n	8006706 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2220      	movs	r2, #32
 800673e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a33      	ldr	r2, [pc, #204]	@ (8006820 <UART_RxISR_16BIT+0x1b4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d01f      	beq.n	8006798 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d018      	beq.n	8006798 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676c:	6a3b      	ldr	r3, [r7, #32]
 800676e:	e853 3f00 	ldrex	r3, [r3]
 8006772:	61fb      	str	r3, [r7, #28]
   return(result);
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800677a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	461a      	mov	r2, r3
 8006782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006786:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800678a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800678c:	e841 2300 	strex	r3, r2, [r1]
 8006790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	d1e6      	bne.n	8006766 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800679c:	2b01      	cmp	r3, #1
 800679e:	d12e      	bne.n	80067fe <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f023 0310 	bic.w	r3, r3, #16
 80067ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	461a      	mov	r2, r3
 80067c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067c4:	61bb      	str	r3, [r7, #24]
 80067c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c8:	6979      	ldr	r1, [r7, #20]
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	e841 2300 	strex	r3, r2, [r1]
 80067d0:	613b      	str	r3, [r7, #16]
   return(result);
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1e6      	bne.n	80067a6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	f003 0310 	and.w	r3, r3, #16
 80067e2:	2b10      	cmp	r3, #16
 80067e4:	d103      	bne.n	80067ee <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2210      	movs	r2, #16
 80067ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067f4:	4619      	mov	r1, r3
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7fe ff7c 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067fc:	e00b      	b.n	8006816 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7fa fe34 	bl	800146c <HAL_UART_RxCpltCallback>
}
 8006804:	e007      	b.n	8006816 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	699a      	ldr	r2, [r3, #24]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0208 	orr.w	r2, r2, #8
 8006814:	619a      	str	r2, [r3, #24]
}
 8006816:	bf00      	nop
 8006818:	3770      	adds	r7, #112	@ 0x70
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	40008000 	.word	0x40008000

08006824 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b0ac      	sub	sp, #176	@ 0xb0
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006832:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69db      	ldr	r3, [r3, #28]
 800683c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800685a:	2b22      	cmp	r3, #34	@ 0x22
 800685c:	f040 8182 	bne.w	8006b64 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006866:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800686a:	e125      	b.n	8006ab8 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006872:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006876:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800687a:	b2d9      	uxtb	r1, r3
 800687c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006880:	b2da      	uxtb	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006886:	400a      	ands	r2, r1
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800689c:	b29b      	uxth	r3, r3
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80068b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d053      	beq.n	8006966 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80068be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d011      	beq.n	80068ee <UART_RxISR_8BIT_FIFOEN+0xca>
 80068ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80068ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00b      	beq.n	80068ee <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2201      	movs	r2, #1
 80068dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068e4:	f043 0201 	orr.w	r2, r3, #1
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d011      	beq.n	800691e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80068fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00b      	beq.n	800691e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2202      	movs	r2, #2
 800690c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006914:	f043 0204 	orr.w	r2, r3, #4
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800691e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006922:	f003 0304 	and.w	r3, r3, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	d011      	beq.n	800694e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800692a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00b      	beq.n	800694e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2204      	movs	r2, #4
 800693c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006944:	f043 0202 	orr.w	r2, r3, #2
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006954:	2b00      	cmp	r3, #0
 8006956:	d006      	beq.n	8006966 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7fe fec2 	bl	80056e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800696c:	b29b      	uxth	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	f040 80a2 	bne.w	8006ab8 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006988:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006996:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006998:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800699c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80069a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1e4      	bne.n	8006974 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	3308      	adds	r3, #8
 80069b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80069ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069c0:	f023 0301 	bic.w	r3, r3, #1
 80069c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3308      	adds	r3, #8
 80069ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069d2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80069d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80069d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80069da:	e841 2300 	strex	r3, r2, [r1]
 80069de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80069e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1e1      	bne.n	80069aa <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2220      	movs	r2, #32
 80069ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a5f      	ldr	r2, [pc, #380]	@ (8006b7c <UART_RxISR_8BIT_FIFOEN+0x358>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d021      	beq.n	8006a48 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d01a      	beq.n	8006a48 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a34:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a36:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006a3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006a42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e4      	bne.n	8006a12 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d130      	bne.n	8006ab2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a5e:	e853 3f00 	ldrex	r3, [r3]
 8006a62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a66:	f023 0310 	bic.w	r3, r3, #16
 8006a6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	461a      	mov	r2, r3
 8006a74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a78:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a80:	e841 2300 	strex	r3, r2, [r1]
 8006a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1e4      	bne.n	8006a56 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	69db      	ldr	r3, [r3, #28]
 8006a92:	f003 0310 	and.w	r3, r3, #16
 8006a96:	2b10      	cmp	r3, #16
 8006a98:	d103      	bne.n	8006aa2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2210      	movs	r2, #16
 8006aa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7fe fe22 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
 8006ab0:	e002      	b.n	8006ab8 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fa fcda 	bl	800146c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006ab8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d006      	beq.n	8006ace <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ac4:	f003 0320 	and.w	r3, r3, #32
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f47f aecf 	bne.w	800686c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ad4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006ad8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d049      	beq.n	8006b74 <UART_RxISR_8BIT_FIFOEN+0x350>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006ae6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d242      	bcs.n	8006b74 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3308      	adds	r3, #8
 8006af4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6a3b      	ldr	r3, [r7, #32]
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3308      	adds	r3, #8
 8006b0e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e3      	bne.n	8006aee <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a15      	ldr	r2, [pc, #84]	@ (8006b80 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006b2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	e853 3f00 	ldrex	r3, [r3]
 8006b38:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	f043 0320 	orr.w	r3, r3, #32
 8006b40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	461a      	mov	r2, r3
 8006b4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006b4e:	61bb      	str	r3, [r7, #24]
 8006b50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b52:	6979      	ldr	r1, [r7, #20]
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	e841 2300 	strex	r3, r2, [r1]
 8006b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1e4      	bne.n	8006b2c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b62:	e007      	b.n	8006b74 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0208 	orr.w	r2, r2, #8
 8006b72:	619a      	str	r2, [r3, #24]
}
 8006b74:	bf00      	nop
 8006b76:	37b0      	adds	r7, #176	@ 0xb0
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	40008000 	.word	0x40008000
 8006b80:	080064b5 	.word	0x080064b5

08006b84 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b0ae      	sub	sp, #184	@ 0xb8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b92:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	69db      	ldr	r3, [r3, #28]
 8006b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bba:	2b22      	cmp	r3, #34	@ 0x22
 8006bbc:	f040 8186 	bne.w	8006ecc <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006bc6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006bca:	e129      	b.n	8006e20 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006bde:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006be2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006be6:	4013      	ands	r3, r2
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf4:	1c9a      	adds	r2, r3, #2
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	3b01      	subs	r3, #1
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006c16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d053      	beq.n	8006cca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d011      	beq.n	8006c52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006c2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00b      	beq.n	8006c52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c48:	f043 0201 	orr.w	r2, r3, #1
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d011      	beq.n	8006c82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006c5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00b      	beq.n	8006c82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c78:	f043 0204 	orr.w	r2, r3, #4
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c86:	f003 0304 	and.w	r3, r3, #4
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d011      	beq.n	8006cb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006c8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00b      	beq.n	8006cb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2204      	movs	r2, #4
 8006ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca8:	f043 0202 	orr.w	r2, r3, #2
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d006      	beq.n	8006cca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f7fe fd10 	bl	80056e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f040 80a4 	bne.w	8006e20 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ce0:	e853 3f00 	ldrex	r3, [r3]
 8006ce4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ce6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006cfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006cfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e2      	bne.n	8006cd8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3308      	adds	r3, #8
 8006d18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d28:	f023 0301 	bic.w	r3, r3, #1
 8006d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3308      	adds	r3, #8
 8006d36:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006d3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e1      	bne.n	8006d12 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a5f      	ldr	r2, [pc, #380]	@ (8006ee4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d021      	beq.n	8006db0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01a      	beq.n	8006db0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d9e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006da2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e4      	bne.n	8006d7a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d130      	bne.n	8006e1a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc6:	e853 3f00 	ldrex	r3, [r3]
 8006dca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dce:	f023 0310 	bic.w	r3, r3, #16
 8006dd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006de0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006de2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006de6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e4      	bne.n	8006dbe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	f003 0310 	and.w	r3, r3, #16
 8006dfe:	2b10      	cmp	r3, #16
 8006e00:	d103      	bne.n	8006e0a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2210      	movs	r2, #16
 8006e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7fe fc6e 	bl	80056f4 <HAL_UARTEx_RxEventCallback>
 8006e18:	e002      	b.n	8006e20 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fa fb26 	bl	800146c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006e20:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d006      	beq.n	8006e36 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8006e28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006e2c:	f003 0320 	and.w	r3, r3, #32
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f47f aecb 	bne.w	8006bcc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e3c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006e40:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d049      	beq.n	8006edc <UART_RxISR_16BIT_FIFOEN+0x358>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e4e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d242      	bcs.n	8006edc <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	e853 3f00 	ldrex	r3, [r3]
 8006e64:	623b      	str	r3, [r7, #32]
   return(result);
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3308      	adds	r3, #8
 8006e76:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006e7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e82:	e841 2300 	strex	r3, r2, [r1]
 8006e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1e3      	bne.n	8006e56 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a15      	ldr	r2, [pc, #84]	@ (8006ee8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006e92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	e853 3f00 	ldrex	r3, [r3]
 8006ea0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f043 0320 	orr.w	r3, r3, #32
 8006ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006eb6:	61fb      	str	r3, [r7, #28]
 8006eb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	69b9      	ldr	r1, [r7, #24]
 8006ebc:	69fa      	ldr	r2, [r7, #28]
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1e4      	bne.n	8006e94 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006eca:	e007      	b.n	8006edc <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	699a      	ldr	r2, [r3, #24]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0208 	orr.w	r2, r2, #8
 8006eda:	619a      	str	r2, [r3, #24]
}
 8006edc:	bf00      	nop
 8006ede:	37b8      	adds	r7, #184	@ 0xb8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	40008000 	.word	0x40008000
 8006ee8:	0800666d 	.word	0x0800666d

08006eec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bc80      	pop	{r7}
 8006efc:	4770      	bx	lr

08006efe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b083      	sub	sp, #12
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bc80      	pop	{r7}
 8006f0e:	4770      	bx	lr

08006f10 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bc80      	pop	{r7}
 8006f20:	4770      	bx	lr

08006f22 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b088      	sub	sp, #32
 8006f26:	af02      	add	r7, sp, #8
 8006f28:	60f8      	str	r0, [r7, #12]
 8006f2a:	1d3b      	adds	r3, r7, #4
 8006f2c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d101      	bne.n	8006f42 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8006f3e:	2302      	movs	r3, #2
 8006f40:	e046      	b.n	8006fd0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2224      	movs	r2, #36	@ 0x24
 8006f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 0201 	bic.w	r2, r2, #1
 8006f60:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d105      	bne.n	8006f88 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8006f7c:	1d3b      	adds	r3, r7, #4
 8006f7e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f000 f911 	bl	80071aa <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0201 	orr.w	r2, r2, #1
 8006f96:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f98:	f7f9 fdd4 	bl	8000b44 <HAL_GetTick>
 8006f9c:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f7fe ff10 	bl	8005dd2 <UART_WaitOnFlagUntilTimeout>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	75fb      	strb	r3, [r7, #23]
 8006fbc:	e003      	b.n	8006fc6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2220      	movs	r2, #32
 8006fc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b089      	sub	sp, #36	@ 0x24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d101      	bne.n	8006fee <HAL_UARTEx_EnableStopMode+0x16>
 8006fea:	2302      	movs	r3, #2
 8006fec:	e021      	b.n	8007032 <HAL_UARTEx_EnableStopMode+0x5a>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	e853 3f00 	ldrex	r3, [r3]
 8007002:	60bb      	str	r3, [r7, #8]
   return(result);
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f043 0302 	orr.w	r3, r3, #2
 800700a:	61fb      	str	r3, [r7, #28]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	461a      	mov	r2, r3
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	61bb      	str	r3, [r7, #24]
 8007016:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007018:	6979      	ldr	r1, [r7, #20]
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	e841 2300 	strex	r3, r2, [r1]
 8007020:	613b      	str	r3, [r7, #16]
   return(result);
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d1e6      	bne.n	8006ff6 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3724      	adds	r7, #36	@ 0x24
 8007036:	46bd      	mov	sp, r7
 8007038:	bc80      	pop	{r7}
 800703a:	4770      	bx	lr

0800703c <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800704a:	2b01      	cmp	r3, #1
 800704c:	d101      	bne.n	8007052 <HAL_UARTEx_EnableFifoMode+0x16>
 800704e:	2302      	movs	r3, #2
 8007050:	e02b      	b.n	80070aa <HAL_UARTEx_EnableFifoMode+0x6e>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2224      	movs	r2, #36	@ 0x24
 800705e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 0201 	bic.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007080:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007088:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f8ac 	bl	80071f0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2220      	movs	r2, #32
 800709c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b084      	sub	sp, #16
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
 80070ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d101      	bne.n	80070ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070c6:	2302      	movs	r3, #2
 80070c8:	e02d      	b.n	8007126 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2224      	movs	r2, #36	@ 0x24
 80070d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f022 0201 	bic.w	r2, r2, #1
 80070f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	430a      	orrs	r2, r1
 8007104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f872 	bl	80071f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2220      	movs	r2, #32
 8007118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b084      	sub	sp, #16
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
 8007136:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007142:	2302      	movs	r3, #2
 8007144:	e02d      	b.n	80071a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2224      	movs	r2, #36	@ 0x24
 8007152:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0201 	bic.w	r2, r2, #1
 800716c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	683a      	ldr	r2, [r7, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f834 	bl	80071f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2220      	movs	r2, #32
 8007194:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}

080071aa <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b085      	sub	sp, #20
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	60f8      	str	r0, [r7, #12]
 80071b2:	1d3b      	adds	r3, r7, #4
 80071b4:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f023 0210 	bic.w	r2, r3, #16
 80071c2:	893b      	ldrh	r3, [r7, #8]
 80071c4:	4619      	mov	r1, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 80071d8:	7abb      	ldrb	r3, [r7, #10]
 80071da:	061a      	lsls	r2, r3, #24
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	430a      	orrs	r2, r1
 80071e2:	605a      	str	r2, [r3, #4]
}
 80071e4:	bf00      	nop
 80071e6:	3714      	adds	r7, #20
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bc80      	pop	{r7}
 80071ec:	4770      	bx	lr
	...

080071f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d108      	bne.n	8007212 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007210:	e031      	b.n	8007276 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007212:	2308      	movs	r3, #8
 8007214:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007216:	2308      	movs	r3, #8
 8007218:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	0e5b      	lsrs	r3, r3, #25
 8007222:	b2db      	uxtb	r3, r3
 8007224:	f003 0307 	and.w	r3, r3, #7
 8007228:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	0f5b      	lsrs	r3, r3, #29
 8007232:	b2db      	uxtb	r3, r3
 8007234:	f003 0307 	and.w	r3, r3, #7
 8007238:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800723a:	7bbb      	ldrb	r3, [r7, #14]
 800723c:	7b3a      	ldrb	r2, [r7, #12]
 800723e:	4910      	ldr	r1, [pc, #64]	@ (8007280 <UARTEx_SetNbDataToProcess+0x90>)
 8007240:	5c8a      	ldrb	r2, [r1, r2]
 8007242:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007246:	7b3a      	ldrb	r2, [r7, #12]
 8007248:	490e      	ldr	r1, [pc, #56]	@ (8007284 <UARTEx_SetNbDataToProcess+0x94>)
 800724a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800724c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007250:	b29a      	uxth	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007258:	7bfb      	ldrb	r3, [r7, #15]
 800725a:	7b7a      	ldrb	r2, [r7, #13]
 800725c:	4908      	ldr	r1, [pc, #32]	@ (8007280 <UARTEx_SetNbDataToProcess+0x90>)
 800725e:	5c8a      	ldrb	r2, [r1, r2]
 8007260:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007264:	7b7a      	ldrb	r2, [r7, #13]
 8007266:	4907      	ldr	r1, [pc, #28]	@ (8007284 <UARTEx_SetNbDataToProcess+0x94>)
 8007268:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800726a:	fb93 f3f2 	sdiv	r3, r3, r2
 800726e:	b29a      	uxth	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007276:	bf00      	nop
 8007278:	3714      	adds	r7, #20
 800727a:	46bd      	mov	sp, r7
 800727c:	bc80      	pop	{r7}
 800727e:	4770      	bx	lr
 8007280:	0800c4a0 	.word	0x0800c4a0
 8007284:	0800c4a8 	.word	0x0800c4a8

08007288 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af02      	add	r7, sp, #8
 800728e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8007290:	4a24      	ldr	r2, [pc, #144]	@ (8007324 <RadioInit+0x9c>)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8007296:	4b24      	ldr	r3, [pc, #144]	@ (8007328 <RadioInit+0xa0>)
 8007298:	2200      	movs	r2, #0
 800729a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800729c:	4b22      	ldr	r3, [pc, #136]	@ (8007328 <RadioInit+0xa0>)
 800729e:	2200      	movs	r2, #0
 80072a0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 80072a2:	4b21      	ldr	r3, [pc, #132]	@ (8007328 <RadioInit+0xa0>)
 80072a4:	2200      	movs	r2, #0
 80072a6:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80072a8:	4b1f      	ldr	r3, [pc, #124]	@ (8007328 <RadioInit+0xa0>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 80072ae:	481f      	ldr	r0, [pc, #124]	@ (800732c <RadioInit+0xa4>)
 80072b0:	f001 ffc6 	bl	8009240 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 80072b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007328 <RadioInit+0xa0>)
 80072b6:	2200      	movs	r2, #0
 80072b8:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 80072ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007328 <RadioInit+0xa0>)
 80072bc:	2200      	movs	r2, #0
 80072be:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 80072c0:	f002 fa5c 	bl	800977c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80072c4:	2100      	movs	r1, #0
 80072c6:	2000      	movs	r0, #0
 80072c8:	f002 fe28 	bl	8009f1c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 80072cc:	2204      	movs	r2, #4
 80072ce:	2100      	movs	r1, #0
 80072d0:	2001      	movs	r0, #1
 80072d2:	f002 fbeb 	bl	8009aac <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80072d6:	2300      	movs	r3, #0
 80072d8:	2200      	movs	r2, #0
 80072da:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80072de:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80072e2:	f002 fb1b 	bl	800991c <SUBGRF_SetDioIrqParams>

    RadioSleep();
 80072e6:	f000 fe99 	bl	800801c <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 80072ea:	2300      	movs	r3, #0
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	4b10      	ldr	r3, [pc, #64]	@ (8007330 <RadioInit+0xa8>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	f04f 31ff 	mov.w	r1, #4294967295
 80072f6:	480f      	ldr	r0, [pc, #60]	@ (8007334 <RadioInit+0xac>)
 80072f8:	f004 f9ae 	bl	800b658 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 80072fc:	2300      	movs	r3, #0
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <RadioInit+0xb0>)
 8007302:	2200      	movs	r2, #0
 8007304:	f04f 31ff 	mov.w	r1, #4294967295
 8007308:	480c      	ldr	r0, [pc, #48]	@ (800733c <RadioInit+0xb4>)
 800730a:	f004 f9a5 	bl	800b658 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800730e:	4809      	ldr	r0, [pc, #36]	@ (8007334 <RadioInit+0xac>)
 8007310:	f004 fa46 	bl	800b7a0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8007314:	4809      	ldr	r0, [pc, #36]	@ (800733c <RadioInit+0xb4>)
 8007316:	f004 fa43 	bl	800b7a0 <UTIL_TIMER_Stop>
}
 800731a:	bf00      	nop
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	20000284 	.word	0x20000284
 8007328:	20000288 	.word	0x20000288
 800732c:	08008411 	.word	0x08008411
 8007330:	08008399 	.word	0x08008399
 8007334:	200002e4 	.word	0x200002e4
 8007338:	080083ad 	.word	0x080083ad
 800733c:	200002fc 	.word	0x200002fc

08007340 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8007340:	b580      	push	{r7, lr}
 8007342:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8007344:	f001 ffc4 	bl	80092d0 <SUBGRF_GetOperatingMode>
 8007348:	4603      	mov	r3, r0
 800734a:	2b07      	cmp	r3, #7
 800734c:	d00a      	beq.n	8007364 <RadioGetStatus+0x24>
 800734e:	2b07      	cmp	r3, #7
 8007350:	dc0a      	bgt.n	8007368 <RadioGetStatus+0x28>
 8007352:	2b04      	cmp	r3, #4
 8007354:	d002      	beq.n	800735c <RadioGetStatus+0x1c>
 8007356:	2b05      	cmp	r3, #5
 8007358:	d002      	beq.n	8007360 <RadioGetStatus+0x20>
 800735a:	e005      	b.n	8007368 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800735c:	2302      	movs	r3, #2
 800735e:	e004      	b.n	800736a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8007360:	2301      	movs	r3, #1
 8007362:	e002      	b.n	800736a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8007364:	2303      	movs	r3, #3
 8007366:	e000      	b.n	800736a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8007368:	2300      	movs	r3, #0
    }
}
 800736a:	4618      	mov	r0, r3
 800736c:	bd80      	pop	{r7, pc}
	...

08007370 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	4603      	mov	r3, r0
 8007378:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800737a:	4a2a      	ldr	r2, [pc, #168]	@ (8007424 <RadioSetModem+0xb4>)
 800737c:	79fb      	ldrb	r3, [r7, #7]
 800737e:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	4618      	mov	r0, r3
 8007384:	f003 f9b7 	bl	800a6f6 <RFW_SetRadioModem>
    switch( modem )
 8007388:	79fb      	ldrb	r3, [r7, #7]
 800738a:	2b05      	cmp	r3, #5
 800738c:	d80e      	bhi.n	80073ac <RadioSetModem+0x3c>
 800738e:	a201      	add	r2, pc, #4	@ (adr r2, 8007394 <RadioSetModem+0x24>)
 8007390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007394:	080073bb 	.word	0x080073bb
 8007398:	080073c9 	.word	0x080073c9
 800739c:	080073ad 	.word	0x080073ad
 80073a0:	080073ef 	.word	0x080073ef
 80073a4:	080073fd 	.word	0x080073fd
 80073a8:	0800740b 	.word	0x0800740b
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80073ac:	2003      	movs	r0, #3
 80073ae:	f002 fb57 	bl	8009a60 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80073b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007424 <RadioSetModem+0xb4>)
 80073b4:	2200      	movs	r2, #0
 80073b6:	735a      	strb	r2, [r3, #13]
        break;
 80073b8:	e02f      	b.n	800741a <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80073ba:	2000      	movs	r0, #0
 80073bc:	f002 fb50 	bl	8009a60 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80073c0:	4b18      	ldr	r3, [pc, #96]	@ (8007424 <RadioSetModem+0xb4>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	735a      	strb	r2, [r3, #13]
        break;
 80073c6:	e028      	b.n	800741a <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80073c8:	2001      	movs	r0, #1
 80073ca:	f002 fb49 	bl	8009a60 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80073ce:	4b15      	ldr	r3, [pc, #84]	@ (8007424 <RadioSetModem+0xb4>)
 80073d0:	7b5a      	ldrb	r2, [r3, #13]
 80073d2:	4b14      	ldr	r3, [pc, #80]	@ (8007424 <RadioSetModem+0xb4>)
 80073d4:	7b1b      	ldrb	r3, [r3, #12]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d01e      	beq.n	8007418 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80073da:	4b12      	ldr	r3, [pc, #72]	@ (8007424 <RadioSetModem+0xb4>)
 80073dc:	7b1a      	ldrb	r2, [r3, #12]
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <RadioSetModem+0xb4>)
 80073e0:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 80073e2:	4b10      	ldr	r3, [pc, #64]	@ (8007424 <RadioSetModem+0xb4>)
 80073e4:	7b5b      	ldrb	r3, [r3, #13]
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 ffa0 	bl	800832c <RadioSetPublicNetwork>
        }
        break;
 80073ec:	e014      	b.n	8007418 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80073ee:	2002      	movs	r0, #2
 80073f0:	f002 fb36 	bl	8009a60 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80073f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007424 <RadioSetModem+0xb4>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	735a      	strb	r2, [r3, #13]
        break;
 80073fa:	e00e      	b.n	800741a <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80073fc:	2002      	movs	r0, #2
 80073fe:	f002 fb2f 	bl	8009a60 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007402:	4b08      	ldr	r3, [pc, #32]	@ (8007424 <RadioSetModem+0xb4>)
 8007404:	2200      	movs	r2, #0
 8007406:	735a      	strb	r2, [r3, #13]
        break;
 8007408:	e007      	b.n	800741a <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800740a:	2000      	movs	r0, #0
 800740c:	f002 fb28 	bl	8009a60 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007410:	4b04      	ldr	r3, [pc, #16]	@ (8007424 <RadioSetModem+0xb4>)
 8007412:	2200      	movs	r2, #0
 8007414:	735a      	strb	r2, [r3, #13]
        break;
 8007416:	e000      	b.n	800741a <RadioSetModem+0xaa>
        break;
 8007418:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 800741a:	bf00      	nop
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	20000288 	.word	0x20000288

08007428 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f002 facf 	bl	80099d4 <SUBGRF_SetRfFrequency>
}
 8007436:	bf00      	nop
 8007438:	3708      	adds	r7, #8
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b090      	sub	sp, #64	@ 0x40
 8007442:	af0a      	add	r7, sp, #40	@ 0x28
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	603b      	str	r3, [r7, #0]
 800744a:	4613      	mov	r3, r2
 800744c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800744e:	2301      	movs	r3, #1
 8007450:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8007452:	2300      	movs	r3, #0
 8007454:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8007456:	2300      	movs	r3, #0
 8007458:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 800745a:	f000 fdf2 	bl	8008042 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 800745e:	2000      	movs	r0, #0
 8007460:	f7ff ff86 	bl	8007370 <RadioSetModem>

    RadioSetChannel( freq );
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f7ff ffdf 	bl	8007428 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800746a:	2301      	movs	r3, #1
 800746c:	9309      	str	r3, [sp, #36]	@ 0x24
 800746e:	2300      	movs	r3, #0
 8007470:	9308      	str	r3, [sp, #32]
 8007472:	2300      	movs	r3, #0
 8007474:	9307      	str	r3, [sp, #28]
 8007476:	2300      	movs	r3, #0
 8007478:	9306      	str	r3, [sp, #24]
 800747a:	2300      	movs	r3, #0
 800747c:	9305      	str	r3, [sp, #20]
 800747e:	2300      	movs	r3, #0
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	2300      	movs	r3, #0
 8007484:	9303      	str	r3, [sp, #12]
 8007486:	2300      	movs	r3, #0
 8007488:	9302      	str	r3, [sp, #8]
 800748a:	2303      	movs	r3, #3
 800748c:	9301      	str	r3, [sp, #4]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	2300      	movs	r3, #0
 8007494:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8007498:	68b9      	ldr	r1, [r7, #8]
 800749a:	2000      	movs	r0, #0
 800749c:	f000 f83c 	bl	8007518 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80074a0:	2000      	movs	r0, #0
 80074a2:	f000 fdd5 	bl	8008050 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80074a6:	f000 ff6f 	bl	8008388 <RadioGetWakeupTime>
 80074aa:	4603      	mov	r3, r0
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7f9 fb5d 	bl	8000b6c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80074b2:	f004 fa8f 	bl	800b9d4 <UTIL_TIMER_GetCurrentTime>
 80074b6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80074b8:	e00d      	b.n	80074d6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80074ba:	2000      	movs	r0, #0
 80074bc:	f000 feb6 	bl	800822c <RadioRssi>
 80074c0:	4603      	mov	r3, r0
 80074c2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80074c4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80074c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	dd02      	ble.n	80074d6 <RadioIsChannelFree+0x98>
        {
            status = false;
 80074d0:	2300      	movs	r3, #0
 80074d2:	75fb      	strb	r3, [r7, #23]
            break;
 80074d4:	e006      	b.n	80074e4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80074d6:	6938      	ldr	r0, [r7, #16]
 80074d8:	f004 fa8e 	bl	800b9f8 <UTIL_TIMER_GetElapsedTime>
 80074dc:	4602      	mov	r2, r0
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d8ea      	bhi.n	80074ba <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 80074e4:	f000 fdad 	bl	8008042 <RadioStandby>

    return status;
 80074e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3718      	adds	r7, #24
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b082      	sub	sp, #8
 80074f6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80074f8:	2300      	movs	r3, #0
 80074fa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80074fc:	2300      	movs	r3, #0
 80074fe:	2200      	movs	r2, #0
 8007500:	2100      	movs	r1, #0
 8007502:	2000      	movs	r0, #0
 8007504:	f002 fa0a 	bl	800991c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8007508:	f001 ffb3 	bl	8009472 <SUBGRF_GetRandom>
 800750c:	6078      	str	r0, [r7, #4]

    return rnd;
 800750e:	687b      	ldr	r3, [r7, #4]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b08a      	sub	sp, #40	@ 0x28
 800751c:	af00      	add	r7, sp, #0
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
 8007522:	461a      	mov	r2, r3
 8007524:	4603      	mov	r3, r0
 8007526:	73fb      	strb	r3, [r7, #15]
 8007528:	4613      	mov	r3, r2
 800752a:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 800752c:	4ab9      	ldr	r2, [pc, #740]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800752e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007532:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8007534:	f003 f89d 	bl	800a672 <RFW_DeInit>
    if( rxContinuous == true )
 8007538:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800753c:	2b00      	cmp	r3, #0
 800753e:	d001      	beq.n	8007544 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8007544:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8007548:	2b00      	cmp	r3, #0
 800754a:	d004      	beq.n	8007556 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 800754c:	4ab2      	ldr	r2, [pc, #712]	@ (8007818 <RadioSetRxConfig+0x300>)
 800754e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007552:	7013      	strb	r3, [r2, #0]
 8007554:	e002      	b.n	800755c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8007556:	4bb0      	ldr	r3, [pc, #704]	@ (8007818 <RadioSetRxConfig+0x300>)
 8007558:	22ff      	movs	r2, #255	@ 0xff
 800755a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	2b05      	cmp	r3, #5
 8007560:	d009      	beq.n	8007576 <RadioSetRxConfig+0x5e>
 8007562:	2b05      	cmp	r3, #5
 8007564:	f300 81d7 	bgt.w	8007916 <RadioSetRxConfig+0x3fe>
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 80bf 	beq.w	80076ec <RadioSetRxConfig+0x1d4>
 800756e:	2b01      	cmp	r3, #1
 8007570:	f000 8124 	beq.w	80077bc <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8007574:	e1cf      	b.n	8007916 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8007576:	2001      	movs	r0, #1
 8007578:	f002 f8c2 	bl	8009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800757c:	4ba5      	ldr	r3, [pc, #660]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800757e:	2200      	movs	r2, #0
 8007580:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007584:	4aa3      	ldr	r2, [pc, #652]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800758a:	4ba2      	ldr	r3, [pc, #648]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800758c:	2209      	movs	r2, #9
 800758e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8007592:	4ba0      	ldr	r3, [pc, #640]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007594:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8007598:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800759a:	68b8      	ldr	r0, [r7, #8]
 800759c:	f002 ff9c 	bl	800a4d8 <SUBGRF_GetFskBandwidthRegValue>
 80075a0:	4603      	mov	r3, r0
 80075a2:	461a      	mov	r2, r3
 80075a4:	4b9b      	ldr	r3, [pc, #620]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80075aa:	4b9a      	ldr	r3, [pc, #616]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80075b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	b29a      	uxth	r2, r3
 80075b6:	4b97      	ldr	r3, [pc, #604]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075b8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80075ba:	4b96      	ldr	r3, [pc, #600]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075bc:	2200      	movs	r2, #0
 80075be:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80075c0:	4b94      	ldr	r3, [pc, #592]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075c2:	2210      	movs	r2, #16
 80075c4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80075c6:	4b93      	ldr	r3, [pc, #588]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80075cc:	4b91      	ldr	r3, [pc, #580]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80075d2:	4b91      	ldr	r3, [pc, #580]	@ (8007818 <RadioSetRxConfig+0x300>)
 80075d4:	781a      	ldrb	r2, [r3, #0]
 80075d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075d8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80075da:	4b8e      	ldr	r3, [pc, #568]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075dc:	2201      	movs	r2, #1
 80075de:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80075e0:	4b8c      	ldr	r3, [pc, #560]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80075e6:	2005      	movs	r0, #5
 80075e8:	f7ff fec2 	bl	8007370 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80075ec:	488b      	ldr	r0, [pc, #556]	@ (800781c <RadioSetRxConfig+0x304>)
 80075ee:	f002 fb2b 	bl	8009c48 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80075f2:	488b      	ldr	r0, [pc, #556]	@ (8007820 <RadioSetRxConfig+0x308>)
 80075f4:	f002 fbf6 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80075f8:	4a8a      	ldr	r2, [pc, #552]	@ (8007824 <RadioSetRxConfig+0x30c>)
 80075fa:	f107 031c 	add.w	r3, r7, #28
 80075fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007602:	e883 0003 	stmia.w	r3, {r0, r1}
 8007606:	f107 031c 	add.w	r3, r7, #28
 800760a:	4618      	mov	r0, r3
 800760c:	f001 feaf 	bl	800936e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007610:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007614:	f001 fefa 	bl	800940c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8007618:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800761c:	f000 fe24 	bl	8008268 <RadioRead>
 8007620:	4603      	mov	r3, r0
 8007622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8007626:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800762a:	f023 0310 	bic.w	r3, r3, #16
 800762e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8007632:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007636:	4619      	mov	r1, r3
 8007638:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800763c:	f000 fe02 	bl	8008244 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8007640:	2104      	movs	r1, #4
 8007642:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8007646:	f000 fdfd 	bl	8008244 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 800764a:	f640 009b 	movw	r0, #2203	@ 0x89b
 800764e:	f000 fe0b 	bl	8008268 <RadioRead>
 8007652:	4603      	mov	r3, r0
 8007654:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007658:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800765c:	f023 031c 	bic.w	r3, r3, #28
 8007660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8007664:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007668:	f043 0308 	orr.w	r3, r3, #8
 800766c:	b2db      	uxtb	r3, r3
 800766e:	4619      	mov	r1, r3
 8007670:	f640 009b 	movw	r0, #2203	@ 0x89b
 8007674:	f000 fde6 	bl	8008244 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8007678:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 800767c:	f000 fdf4 	bl	8008268 <RadioRead>
 8007680:	4603      	mov	r3, r0
 8007682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007686:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800768a:	f023 0318 	bic.w	r3, r3, #24
 800768e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8007692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007696:	f043 0318 	orr.w	r3, r3, #24
 800769a:	b2db      	uxtb	r3, r3
 800769c:	4619      	mov	r1, r3
 800769e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80076a2:	f000 fdcf 	bl	8008244 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80076a6:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80076aa:	f000 fddd 	bl	8008268 <RadioRead>
 80076ae:	4603      	mov	r3, r0
 80076b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80076b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80076c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076c4:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	4619      	mov	r1, r3
 80076cc:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80076d0:	f000 fdb8 	bl	8008244 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80076d4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80076d6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80076da:	fb02 f303 	mul.w	r3, r2, r3
 80076de:	461a      	mov	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e6:	4a4b      	ldr	r2, [pc, #300]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80076e8:	6093      	str	r3, [r2, #8]
            break;
 80076ea:	e115      	b.n	8007918 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80076ec:	2000      	movs	r0, #0
 80076ee:	f002 f807 	bl	8009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80076f2:	4b48      	ldr	r3, [pc, #288]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80076fa:	4a46      	ldr	r2, [pc, #280]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007700:	4b44      	ldr	r3, [pc, #272]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007702:	220b      	movs	r2, #11
 8007704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007708:	68b8      	ldr	r0, [r7, #8]
 800770a:	f002 fee5 	bl	800a4d8 <SUBGRF_GetFskBandwidthRegValue>
 800770e:	4603      	mov	r3, r0
 8007710:	461a      	mov	r2, r3
 8007712:	4b40      	ldr	r3, [pc, #256]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007718:	4b3e      	ldr	r3, [pc, #248]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800771a:	2200      	movs	r2, #0
 800771c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800771e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007720:	00db      	lsls	r3, r3, #3
 8007722:	b29a      	uxth	r2, r3
 8007724:	4b3b      	ldr	r3, [pc, #236]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007726:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007728:	4b3a      	ldr	r3, [pc, #232]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800772a:	2204      	movs	r2, #4
 800772c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800772e:	4b39      	ldr	r3, [pc, #228]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007730:	2218      	movs	r2, #24
 8007732:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007734:	4b37      	ldr	r3, [pc, #220]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007736:	2200      	movs	r2, #0
 8007738:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800773a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800773e:	f083 0301 	eor.w	r3, r3, #1
 8007742:	b2db      	uxtb	r3, r3
 8007744:	461a      	mov	r2, r3
 8007746:	4b33      	ldr	r3, [pc, #204]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007748:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800774a:	4b33      	ldr	r3, [pc, #204]	@ (8007818 <RadioSetRxConfig+0x300>)
 800774c:	781a      	ldrb	r2, [r3, #0]
 800774e:	4b31      	ldr	r3, [pc, #196]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007750:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8007752:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8007756:	2b00      	cmp	r3, #0
 8007758:	d003      	beq.n	8007762 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800775a:	4b2e      	ldr	r3, [pc, #184]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800775c:	22f2      	movs	r2, #242	@ 0xf2
 800775e:	75da      	strb	r2, [r3, #23]
 8007760:	e002      	b.n	8007768 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007762:	4b2c      	ldr	r3, [pc, #176]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 8007764:	2201      	movs	r2, #1
 8007766:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007768:	4b2a      	ldr	r3, [pc, #168]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800776a:	2201      	movs	r2, #1
 800776c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800776e:	f000 fc68 	bl	8008042 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8007772:	2000      	movs	r0, #0
 8007774:	f7ff fdfc 	bl	8007370 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007778:	4828      	ldr	r0, [pc, #160]	@ (800781c <RadioSetRxConfig+0x304>)
 800777a:	f002 fa65 	bl	8009c48 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800777e:	4828      	ldr	r0, [pc, #160]	@ (8007820 <RadioSetRxConfig+0x308>)
 8007780:	f002 fb30 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007784:	4a28      	ldr	r2, [pc, #160]	@ (8007828 <RadioSetRxConfig+0x310>)
 8007786:	f107 0314 	add.w	r3, r7, #20
 800778a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800778e:	e883 0003 	stmia.w	r3, {r0, r1}
 8007792:	f107 0314 	add.w	r3, r7, #20
 8007796:	4618      	mov	r0, r3
 8007798:	f001 fde9 	bl	800936e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800779c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80077a0:	f001 fe34 	bl	800940c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80077a4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80077a6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80077aa:	fb02 f303 	mul.w	r3, r2, r3
 80077ae:	461a      	mov	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b6:	4a17      	ldr	r2, [pc, #92]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80077b8:	6093      	str	r3, [r2, #8]
            break;
 80077ba:	e0ad      	b.n	8007918 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80077bc:	2000      	movs	r0, #0
 80077be:	f001 ff9f 	bl	8009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80077c2:	4b14      	ldr	r3, [pc, #80]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	b2da      	uxtb	r2, r3
 80077ce:	4b11      	ldr	r3, [pc, #68]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80077d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80077d4:	4a15      	ldr	r2, [pc, #84]	@ (800782c <RadioSetRxConfig+0x314>)
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	4413      	add	r3, r2
 80077da:	781a      	ldrb	r2, [r3, #0]
 80077dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80077de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80077e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 80077e4:	7bbb      	ldrb	r3, [r7, #14]
 80077e6:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d105      	bne.n	80077fc <RadioSetRxConfig+0x2e4>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2b0b      	cmp	r3, #11
 80077f4:	d008      	beq.n	8007808 <RadioSetRxConfig+0x2f0>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2b0c      	cmp	r3, #12
 80077fa:	d005      	beq.n	8007808 <RadioSetRxConfig+0x2f0>
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d116      	bne.n	8007830 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b0c      	cmp	r3, #12
 8007806:	d113      	bne.n	8007830 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007808:	4b02      	ldr	r3, [pc, #8]	@ (8007814 <RadioSetRxConfig+0x2fc>)
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007810:	e012      	b.n	8007838 <RadioSetRxConfig+0x320>
 8007812:	bf00      	nop
 8007814:	20000288 	.word	0x20000288
 8007818:	20000008 	.word	0x20000008
 800781c:	200002c0 	.word	0x200002c0
 8007820:	20000296 	.word	0x20000296
 8007824:	0800c134 	.word	0x0800c134
 8007828:	0800c13c 	.word	0x0800c13c
 800782c:	0800c53c 	.word	0x0800c53c
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007830:	4b3b      	ldr	r3, [pc, #236]	@ (8007920 <RadioSetRxConfig+0x408>)
 8007832:	2200      	movs	r2, #0
 8007834:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007838:	4b39      	ldr	r3, [pc, #228]	@ (8007920 <RadioSetRxConfig+0x408>)
 800783a:	2201      	movs	r2, #1
 800783c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800783e:	4b38      	ldr	r3, [pc, #224]	@ (8007920 <RadioSetRxConfig+0x408>)
 8007840:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007844:	2b05      	cmp	r3, #5
 8007846:	d004      	beq.n	8007852 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007848:	4b35      	ldr	r3, [pc, #212]	@ (8007920 <RadioSetRxConfig+0x408>)
 800784a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800784e:	2b06      	cmp	r3, #6
 8007850:	d10a      	bne.n	8007868 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8007852:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007854:	2b0b      	cmp	r3, #11
 8007856:	d803      	bhi.n	8007860 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007858:	4b31      	ldr	r3, [pc, #196]	@ (8007920 <RadioSetRxConfig+0x408>)
 800785a:	220c      	movs	r2, #12
 800785c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800785e:	e006      	b.n	800786e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007860:	4a2f      	ldr	r2, [pc, #188]	@ (8007920 <RadioSetRxConfig+0x408>)
 8007862:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007864:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007866:	e002      	b.n	800786e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007868:	4a2d      	ldr	r2, [pc, #180]	@ (8007920 <RadioSetRxConfig+0x408>)
 800786a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800786c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800786e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007872:	4b2b      	ldr	r3, [pc, #172]	@ (8007920 <RadioSetRxConfig+0x408>)
 8007874:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8007876:	4b2b      	ldr	r3, [pc, #172]	@ (8007924 <RadioSetRxConfig+0x40c>)
 8007878:	781a      	ldrb	r2, [r3, #0]
 800787a:	4b29      	ldr	r3, [pc, #164]	@ (8007920 <RadioSetRxConfig+0x408>)
 800787c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800787e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8007882:	4b27      	ldr	r3, [pc, #156]	@ (8007920 <RadioSetRxConfig+0x408>)
 8007884:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007888:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800788c:	4b24      	ldr	r3, [pc, #144]	@ (8007920 <RadioSetRxConfig+0x408>)
 800788e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007892:	f000 fbd6 	bl	8008042 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8007896:	2001      	movs	r0, #1
 8007898:	f7ff fd6a 	bl	8007370 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800789c:	4822      	ldr	r0, [pc, #136]	@ (8007928 <RadioSetRxConfig+0x410>)
 800789e:	f002 f9d3 	bl	8009c48 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80078a2:	4822      	ldr	r0, [pc, #136]	@ (800792c <RadioSetRxConfig+0x414>)
 80078a4:	f002 fa9e 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80078a8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	4618      	mov	r0, r3
 80078ae:	f001 ff36 	bl	800971e <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 80078b2:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80078b6:	f002 fbfd 	bl	800a0b4 <SUBGRF_ReadRegister>
 80078ba:	4603      	mov	r3, r0
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	4619      	mov	r1, r3
 80078c4:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80078c8:	f002 fbd2 	bl	800a070 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80078cc:	4b14      	ldr	r3, [pc, #80]	@ (8007920 <RadioSetRxConfig+0x408>)
 80078ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d10d      	bne.n	80078f2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80078d6:	f240 7036 	movw	r0, #1846	@ 0x736
 80078da:	f002 fbeb 	bl	800a0b4 <SUBGRF_ReadRegister>
 80078de:	4603      	mov	r3, r0
 80078e0:	f023 0304 	bic.w	r3, r3, #4
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	4619      	mov	r1, r3
 80078e8:	f240 7036 	movw	r0, #1846	@ 0x736
 80078ec:	f002 fbc0 	bl	800a070 <SUBGRF_WriteRegister>
 80078f0:	e00c      	b.n	800790c <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80078f2:	f240 7036 	movw	r0, #1846	@ 0x736
 80078f6:	f002 fbdd 	bl	800a0b4 <SUBGRF_ReadRegister>
 80078fa:	4603      	mov	r3, r0
 80078fc:	f043 0304 	orr.w	r3, r3, #4
 8007900:	b2db      	uxtb	r3, r3
 8007902:	4619      	mov	r1, r3
 8007904:	f240 7036 	movw	r0, #1846	@ 0x736
 8007908:	f002 fbb2 	bl	800a070 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800790c:	4b04      	ldr	r3, [pc, #16]	@ (8007920 <RadioSetRxConfig+0x408>)
 800790e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007912:	609a      	str	r2, [r3, #8]
            break;
 8007914:	e000      	b.n	8007918 <RadioSetRxConfig+0x400>
            break;
 8007916:	bf00      	nop
    }
}
 8007918:	bf00      	nop
 800791a:	3728      	adds	r7, #40	@ 0x28
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	20000288 	.word	0x20000288
 8007924:	20000008 	.word	0x20000008
 8007928:	200002c0 	.word	0x200002c0
 800792c:	20000296 	.word	0x20000296

08007930 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b086      	sub	sp, #24
 8007934:	af00      	add	r7, sp, #0
 8007936:	60ba      	str	r2, [r7, #8]
 8007938:	607b      	str	r3, [r7, #4]
 800793a:	4603      	mov	r3, r0
 800793c:	73fb      	strb	r3, [r7, #15]
 800793e:	460b      	mov	r3, r1
 8007940:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 8007942:	f002 fe96 	bl	800a672 <RFW_DeInit>
    switch( modem )
 8007946:	7bfb      	ldrb	r3, [r7, #15]
 8007948:	2b04      	cmp	r3, #4
 800794a:	f000 80c7 	beq.w	8007adc <RadioSetTxConfig+0x1ac>
 800794e:	2b04      	cmp	r3, #4
 8007950:	f300 80d6 	bgt.w	8007b00 <RadioSetTxConfig+0x1d0>
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <RadioSetTxConfig+0x2e>
 8007958:	2b01      	cmp	r3, #1
 800795a:	d059      	beq.n	8007a10 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800795c:	e0d0      	b.n	8007b00 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800795e:	4b77      	ldr	r3, [pc, #476]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007960:	2200      	movs	r2, #0
 8007962:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007966:	4a75      	ldr	r2, [pc, #468]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800796c:	4b73      	ldr	r3, [pc, #460]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 800796e:	220b      	movs	r2, #11
 8007970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f002 fdaf 	bl	800a4d8 <SUBGRF_GetFskBandwidthRegValue>
 800797a:	4603      	mov	r3, r0
 800797c:	461a      	mov	r2, r3
 800797e:	4b6f      	ldr	r3, [pc, #444]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8007984:	4a6d      	ldr	r2, [pc, #436]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800798a:	4b6c      	ldr	r3, [pc, #432]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 800798c:	2200      	movs	r2, #0
 800798e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007990:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	b29a      	uxth	r2, r3
 8007996:	4b69      	ldr	r3, [pc, #420]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007998:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800799a:	4b68      	ldr	r3, [pc, #416]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 800799c:	2204      	movs	r2, #4
 800799e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80079a0:	4b66      	ldr	r3, [pc, #408]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079a2:	2218      	movs	r2, #24
 80079a4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80079a6:	4b65      	ldr	r3, [pc, #404]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079a8:	2200      	movs	r2, #0
 80079aa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80079ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079b0:	f083 0301 	eor.w	r3, r3, #1
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	461a      	mov	r2, r3
 80079b8:	4b60      	ldr	r3, [pc, #384]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079ba:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80079bc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d003      	beq.n	80079cc <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80079c4:	4b5d      	ldr	r3, [pc, #372]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079c6:	22f2      	movs	r2, #242	@ 0xf2
 80079c8:	75da      	strb	r2, [r3, #23]
 80079ca:	e002      	b.n	80079d2 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80079cc:	4b5b      	ldr	r3, [pc, #364]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079ce:	2201      	movs	r2, #1
 80079d0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80079d2:	4b5a      	ldr	r3, [pc, #360]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 80079d4:	2201      	movs	r2, #1
 80079d6:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80079d8:	f000 fb33 	bl	8008042 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 80079dc:	2000      	movs	r0, #0
 80079de:	f7ff fcc7 	bl	8007370 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80079e2:	4857      	ldr	r0, [pc, #348]	@ (8007b40 <RadioSetTxConfig+0x210>)
 80079e4:	f002 f930 	bl	8009c48 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80079e8:	4856      	ldr	r0, [pc, #344]	@ (8007b44 <RadioSetTxConfig+0x214>)
 80079ea:	f002 f9fb 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80079ee:	4a56      	ldr	r2, [pc, #344]	@ (8007b48 <RadioSetTxConfig+0x218>)
 80079f0:	f107 0310 	add.w	r3, r7, #16
 80079f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80079f8:	e883 0003 	stmia.w	r3, {r0, r1}
 80079fc:	f107 0310 	add.w	r3, r7, #16
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 fcb4 	bl	800936e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007a06:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007a0a:	f001 fcff 	bl	800940c <SUBGRF_SetWhiteningSeed>
            break;
 8007a0e:	e078      	b.n	8007b02 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007a10:	4b4a      	ldr	r3, [pc, #296]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	4b47      	ldr	r3, [pc, #284]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8007a22:	4a4a      	ldr	r2, [pc, #296]	@ (8007b4c <RadioSetTxConfig+0x21c>)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4413      	add	r3, r2
 8007a28:	781a      	ldrb	r2, [r3, #0]
 8007a2a:	4b44      	ldr	r3, [pc, #272]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8007a30:	4a42      	ldr	r2, [pc, #264]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a36:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d105      	bne.n	8007a4c <RadioSetTxConfig+0x11c>
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	2b0b      	cmp	r3, #11
 8007a44:	d008      	beq.n	8007a58 <RadioSetTxConfig+0x128>
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	2b0c      	cmp	r3, #12
 8007a4a:	d005      	beq.n	8007a58 <RadioSetTxConfig+0x128>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d107      	bne.n	8007a62 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	2b0c      	cmp	r3, #12
 8007a56:	d104      	bne.n	8007a62 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007a58:	4b38      	ldr	r3, [pc, #224]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007a60:	e003      	b.n	8007a6a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007a62:	4b36      	ldr	r3, [pc, #216]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007a6a:	4b34      	ldr	r3, [pc, #208]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007a70:	4b32      	ldr	r3, [pc, #200]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007a76:	2b05      	cmp	r3, #5
 8007a78:	d004      	beq.n	8007a84 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007a7a:	4b30      	ldr	r3, [pc, #192]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a7c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007a80:	2b06      	cmp	r3, #6
 8007a82:	d10a      	bne.n	8007a9a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8007a84:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007a86:	2b0b      	cmp	r3, #11
 8007a88:	d803      	bhi.n	8007a92 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a8c:	220c      	movs	r2, #12
 8007a8e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8007a90:	e006      	b.n	8007aa0 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007a92:	4a2a      	ldr	r2, [pc, #168]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a94:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007a96:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007a98:	e002      	b.n	8007aa0 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007a9a:	4a28      	ldr	r2, [pc, #160]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007a9c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007a9e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007aa0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007aa4:	4b25      	ldr	r3, [pc, #148]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007aa6:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8007aa8:	4b29      	ldr	r3, [pc, #164]	@ (8007b50 <RadioSetTxConfig+0x220>)
 8007aaa:	781a      	ldrb	r2, [r3, #0]
 8007aac:	4b23      	ldr	r3, [pc, #140]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007aae:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007ab0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007ab4:	4b21      	ldr	r3, [pc, #132]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007ab6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007aba:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007abe:	4b1f      	ldr	r3, [pc, #124]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007ac0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007ac4:	f000 fabd 	bl	8008042 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8007ac8:	2001      	movs	r0, #1
 8007aca:	f7ff fc51 	bl	8007370 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007ace:	481c      	ldr	r0, [pc, #112]	@ (8007b40 <RadioSetTxConfig+0x210>)
 8007ad0:	f002 f8ba 	bl	8009c48 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007ad4:	481b      	ldr	r0, [pc, #108]	@ (8007b44 <RadioSetTxConfig+0x214>)
 8007ad6:	f002 f985 	bl	8009de4 <SUBGRF_SetPacketParams>
            break;
 8007ada:	e012      	b.n	8007b02 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007adc:	2004      	movs	r0, #4
 8007ade:	f7ff fc47 	bl	8007370 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007ae2:	4b16      	ldr	r3, [pc, #88]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8007aea:	4a14      	ldr	r2, [pc, #80]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8007af0:	4b12      	ldr	r3, [pc, #72]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007af2:	2216      	movs	r2, #22
 8007af4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007af8:	4811      	ldr	r0, [pc, #68]	@ (8007b40 <RadioSetTxConfig+0x210>)
 8007afa:	f002 f8a5 	bl	8009c48 <SUBGRF_SetModulationParams>
            break;
 8007afe:	e000      	b.n	8007b02 <RadioSetTxConfig+0x1d2>
            break;
 8007b00:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007b02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f002 fbe8 	bl	800a2dc <SUBGRF_SetRfTxPower>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	461a      	mov	r2, r3
 8007b10:	4b0a      	ldr	r3, [pc, #40]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007b12:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8007b16:	210e      	movs	r1, #14
 8007b18:	f640 101f 	movw	r0, #2335	@ 0x91f
 8007b1c:	f002 faa8 	bl	800a070 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8007b20:	4b06      	ldr	r3, [pc, #24]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007b22:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007b26:	4618      	mov	r0, r3
 8007b28:	f002 fdb7 	bl	800a69a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8007b2c:	4a03      	ldr	r2, [pc, #12]	@ (8007b3c <RadioSetTxConfig+0x20c>)
 8007b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b30:	6053      	str	r3, [r2, #4]
}
 8007b32:	bf00      	nop
 8007b34:	3718      	adds	r7, #24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	20000288 	.word	0x20000288
 8007b40:	200002c0 	.word	0x200002c0
 8007b44:	20000296 	.word	0x20000296
 8007b48:	0800c13c 	.word	0x0800c13c
 8007b4c:	0800c53c 	.word	0x0800c53c
 8007b50:	20000008 	.word	0x20000008

08007b54 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
    return true;
 8007b5c:	2301      	movs	r3, #1
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bc80      	pop	{r7}
 8007b66:	4770      	bx	lr

08007b68 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	4603      	mov	r3, r0
 8007b70:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8007b72:	2300      	movs	r3, #0
 8007b74:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	2b0a      	cmp	r3, #10
 8007b7a:	d83e      	bhi.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
 8007b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8007b84 <RadioGetLoRaBandwidthInHz+0x1c>)
 8007b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b82:	bf00      	nop
 8007b84:	08007bb1 	.word	0x08007bb1
 8007b88:	08007bc1 	.word	0x08007bc1
 8007b8c:	08007bd1 	.word	0x08007bd1
 8007b90:	08007be1 	.word	0x08007be1
 8007b94:	08007be9 	.word	0x08007be9
 8007b98:	08007bef 	.word	0x08007bef
 8007b9c:	08007bf5 	.word	0x08007bf5
 8007ba0:	08007bfb 	.word	0x08007bfb
 8007ba4:	08007bb9 	.word	0x08007bb9
 8007ba8:	08007bc9 	.word	0x08007bc9
 8007bac:	08007bd9 	.word	0x08007bd9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007bb0:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8007bb4:	60fb      	str	r3, [r7, #12]
        break;
 8007bb6:	e020      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8007bb8:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8007bbc:	60fb      	str	r3, [r7, #12]
        break;
 8007bbe:	e01c      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007bc0:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8007bc4:	60fb      	str	r3, [r7, #12]
        break;
 8007bc6:	e018      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8007bc8:	f245 1361 	movw	r3, #20833	@ 0x5161
 8007bcc:	60fb      	str	r3, [r7, #12]
        break;
 8007bce:	e014      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007bd0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8007bd4:	60fb      	str	r3, [r7, #12]
        break;
 8007bd6:	e010      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8007bd8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8007bdc:	60fb      	str	r3, [r7, #12]
        break;
 8007bde:	e00c      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007be0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007be4:	60fb      	str	r3, [r7, #12]
        break;
 8007be6:	e008      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8007be8:	4b07      	ldr	r3, [pc, #28]	@ (8007c08 <RadioGetLoRaBandwidthInHz+0xa0>)
 8007bea:	60fb      	str	r3, [r7, #12]
        break;
 8007bec:	e005      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8007bee:	4b07      	ldr	r3, [pc, #28]	@ (8007c0c <RadioGetLoRaBandwidthInHz+0xa4>)
 8007bf0:	60fb      	str	r3, [r7, #12]
        break;
 8007bf2:	e002      	b.n	8007bfa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007bf4:	4b06      	ldr	r3, [pc, #24]	@ (8007c10 <RadioGetLoRaBandwidthInHz+0xa8>)
 8007bf6:	60fb      	str	r3, [r7, #12]
        break;
 8007bf8:	bf00      	nop
    }

    return bandwidthInHz;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3714      	adds	r7, #20
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bc80      	pop	{r7}
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	0001e848 	.word	0x0001e848
 8007c0c:	0003d090 	.word	0x0003d090
 8007c10:	0007a120 	.word	0x0007a120

08007c14 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	4608      	mov	r0, r1
 8007c1e:	4611      	mov	r1, r2
 8007c20:	461a      	mov	r2, r3
 8007c22:	4603      	mov	r3, r0
 8007c24:	70fb      	strb	r3, [r7, #3]
 8007c26:	460b      	mov	r3, r1
 8007c28:	803b      	strh	r3, [r7, #0]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 8007c2e:	883b      	ldrh	r3, [r7, #0]
 8007c30:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007c32:	78ba      	ldrb	r2, [r7, #2]
 8007c34:	f082 0201 	eor.w	r2, r2, #1
 8007c38:	b2d2      	uxtb	r2, r2
 8007c3a:	2a00      	cmp	r2, #0
 8007c3c:	d001      	beq.n	8007c42 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8007c3e:	2208      	movs	r2, #8
 8007c40:	e000      	b.n	8007c44 <RadioGetGfskTimeOnAirNumerator+0x30>
 8007c42:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8007c44:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007c46:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8007c4a:	7c3b      	ldrb	r3, [r7, #16]
 8007c4c:	7d39      	ldrb	r1, [r7, #20]
 8007c4e:	2900      	cmp	r1, #0
 8007c50:	d001      	beq.n	8007c56 <RadioGetGfskTimeOnAirNumerator+0x42>
 8007c52:	2102      	movs	r1, #2
 8007c54:	e000      	b.n	8007c58 <RadioGetGfskTimeOnAirNumerator+0x44>
 8007c56:	2100      	movs	r1, #0
 8007c58:	440b      	add	r3, r1
 8007c5a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007c5c:	4413      	add	r3, r2
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	370c      	adds	r7, #12
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bc80      	pop	{r7}
 8007c66:	4770      	bx	lr

08007c68 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b08b      	sub	sp, #44	@ 0x2c
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	4611      	mov	r1, r2
 8007c74:	461a      	mov	r2, r3
 8007c76:	460b      	mov	r3, r1
 8007c78:	71fb      	strb	r3, [r7, #7]
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	3304      	adds	r3, #4
 8007c82:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8007c84:	2300      	movs	r3, #0
 8007c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2b05      	cmp	r3, #5
 8007c8e:	d002      	beq.n	8007c96 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	2b06      	cmp	r3, #6
 8007c94:	d104      	bne.n	8007ca0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8007c96:	88bb      	ldrh	r3, [r7, #4]
 8007c98:	2b0b      	cmp	r3, #11
 8007c9a:	d801      	bhi.n	8007ca0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d105      	bne.n	8007cb2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	2b0b      	cmp	r3, #11
 8007caa:	d008      	beq.n	8007cbe <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2b0c      	cmp	r3, #12
 8007cb0:	d005      	beq.n	8007cbe <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d105      	bne.n	8007cc4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b0c      	cmp	r3, #12
 8007cbc:	d102      	bne.n	8007cc4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007cc4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007cc8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8007cca:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007cce:	2a00      	cmp	r2, #0
 8007cd0:	d001      	beq.n	8007cd6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8007cd2:	2210      	movs	r2, #16
 8007cd4:	e000      	b.n	8007cd8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8007cd6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007cd8:	4413      	add	r3, r2
 8007cda:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8007ce0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8007ce2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007ce6:	2a00      	cmp	r2, #0
 8007ce8:	d001      	beq.n	8007cee <RadioGetLoRaTimeOnAirNumerator+0x86>
 8007cea:	2200      	movs	r2, #0
 8007cec:	e000      	b.n	8007cf0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8007cee:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8007cf0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007cf2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2b06      	cmp	r3, #6
 8007cf8:	d803      	bhi.n	8007d02 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	623b      	str	r3, [r7, #32]
 8007d00:	e00e      	b.n	8007d20 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8007d02:	69fb      	ldr	r3, [r7, #28]
 8007d04:	3308      	adds	r3, #8
 8007d06:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8007d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d004      	beq.n	8007d1a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	3b02      	subs	r3, #2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	623b      	str	r3, [r7, #32]
 8007d18:	e002      	b.n	8007d20 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	da01      	bge.n	8007d2a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8007d26:	2300      	movs	r3, #0
 8007d28:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8007d2a:	69fa      	ldr	r2, [r7, #28]
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	4413      	add	r3, r2
 8007d30:	1e5a      	subs	r2, r3, #1
 8007d32:	6a3b      	ldr	r3, [r7, #32]
 8007d34:	fb92 f3f3 	sdiv	r3, r2, r3
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	fb03 f202 	mul.w	r2, r3, r2
 8007d3e:	88bb      	ldrh	r3, [r7, #4]
 8007d40:	4413      	add	r3, r2
    int32_t intermediate =
 8007d42:	330c      	adds	r3, #12
 8007d44:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	2b06      	cmp	r3, #6
 8007d4a:	d802      	bhi.n	8007d52 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	3302      	adds	r3, #2
 8007d50:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	1c5a      	adds	r2, r3, #1
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	3b02      	subs	r3, #2
 8007d5c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	372c      	adds	r7, #44	@ 0x2c
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bc80      	pop	{r7}
 8007d68:	4770      	bx	lr
	...

08007d6c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b08a      	sub	sp, #40	@ 0x28
 8007d70:	af04      	add	r7, sp, #16
 8007d72:	60b9      	str	r1, [r7, #8]
 8007d74:	607a      	str	r2, [r7, #4]
 8007d76:	461a      	mov	r2, r3
 8007d78:	4603      	mov	r3, r0
 8007d7a:	73fb      	strb	r3, [r7, #15]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8007d80:	2300      	movs	r3, #0
 8007d82:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8007d84:	2301      	movs	r3, #1
 8007d86:	613b      	str	r3, [r7, #16]

    switch( modem )
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <RadioTimeOnAir+0x28>
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d017      	beq.n	8007dc2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8007d92:	e035      	b.n	8007e00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8007d94:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8007d98:	8c3a      	ldrh	r2, [r7, #32]
 8007d9a:	7bb9      	ldrb	r1, [r7, #14]
 8007d9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	4603      	mov	r3, r0
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f7ff ff32 	bl	8007c14 <RadioGetGfskTimeOnAirNumerator>
 8007db0:	4603      	mov	r3, r0
 8007db2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007db6:	fb02 f303 	mul.w	r3, r2, r3
 8007dba:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	613b      	str	r3, [r7, #16]
        break;
 8007dc0:	e01e      	b.n	8007e00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8007dc2:	8c39      	ldrh	r1, [r7, #32]
 8007dc4:	7bba      	ldrb	r2, [r7, #14]
 8007dc6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007dca:	9302      	str	r3, [sp, #8]
 8007dcc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007dd0:	9301      	str	r3, [sp, #4]
 8007dd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	460b      	mov	r3, r1
 8007dda:	6879      	ldr	r1, [r7, #4]
 8007ddc:	68b8      	ldr	r0, [r7, #8]
 8007dde:	f7ff ff43 	bl	8007c68 <RadioGetLoRaTimeOnAirNumerator>
 8007de2:	4603      	mov	r3, r0
 8007de4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007de8:	fb02 f303 	mul.w	r3, r2, r3
 8007dec:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8007dee:	4a0a      	ldr	r2, [pc, #40]	@ (8007e18 <RadioTimeOnAir+0xac>)
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	4413      	add	r3, r2
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff feb6 	bl	8007b68 <RadioGetLoRaBandwidthInHz>
 8007dfc:	6138      	str	r0, [r7, #16]
        break;
 8007dfe:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8007e00:	697a      	ldr	r2, [r7, #20]
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	4413      	add	r3, r2
 8007e06:	1e5a      	subs	r2, r3, #1
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	0800c53c 	.word	0x0800c53c

08007e1c <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	460b      	mov	r3, r1
 8007e26:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8007e28:	2300      	movs	r3, #0
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f240 2101 	movw	r1, #513	@ 0x201
 8007e30:	f240 2001 	movw	r0, #513	@ 0x201
 8007e34:	f001 fd72 	bl	800991c <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8007e38:	4b73      	ldr	r3, [pc, #460]	@ (8008008 <RadioSend+0x1ec>)
 8007e3a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007e3e:	2101      	movs	r1, #1
 8007e40:	4618      	mov	r0, r3
 8007e42:	f002 fa23 	bl	800a28c <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8007e46:	4b70      	ldr	r3, [pc, #448]	@ (8008008 <RadioSend+0x1ec>)
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d112      	bne.n	8007e74 <RadioSend+0x58>
 8007e4e:	4b6e      	ldr	r3, [pc, #440]	@ (8008008 <RadioSend+0x1ec>)
 8007e50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e54:	2b06      	cmp	r3, #6
 8007e56:	d10d      	bne.n	8007e74 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8007e58:	f640 0089 	movw	r0, #2185	@ 0x889
 8007e5c:	f002 f92a 	bl	800a0b4 <SUBGRF_ReadRegister>
 8007e60:	4603      	mov	r3, r0
 8007e62:	f023 0304 	bic.w	r3, r3, #4
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	4619      	mov	r1, r3
 8007e6a:	f640 0089 	movw	r0, #2185	@ 0x889
 8007e6e:	f002 f8ff 	bl	800a070 <SUBGRF_WriteRegister>
 8007e72:	e00c      	b.n	8007e8e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8007e74:	f640 0089 	movw	r0, #2185	@ 0x889
 8007e78:	f002 f91c 	bl	800a0b4 <SUBGRF_ReadRegister>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f043 0304 	orr.w	r3, r3, #4
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	4619      	mov	r1, r3
 8007e86:	f640 0089 	movw	r0, #2185	@ 0x889
 8007e8a:	f002 f8f1 	bl	800a070 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 8007e8e:	4b5e      	ldr	r3, [pc, #376]	@ (8008008 <RadioSend+0x1ec>)
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	2b04      	cmp	r3, #4
 8007e94:	f200 80a8 	bhi.w	8007fe8 <RadioSend+0x1cc>
 8007e98:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea0 <RadioSend+0x84>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	08007ecf 	.word	0x08007ecf
 8007ea4:	08007eb5 	.word	0x08007eb5
 8007ea8:	08007ecf 	.word	0x08007ecf
 8007eac:	08007f31 	.word	0x08007f31
 8007eb0:	08007f51 	.word	0x08007f51
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8007eb4:	4a54      	ldr	r2, [pc, #336]	@ (8008008 <RadioSend+0x1ec>)
 8007eb6:	78fb      	ldrb	r3, [r7, #3]
 8007eb8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007eba:	4854      	ldr	r0, [pc, #336]	@ (800800c <RadioSend+0x1f0>)
 8007ebc:	f001 ff92 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007ec0:	78fb      	ldrb	r3, [r7, #3]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f001 fa3e 	bl	8009348 <SUBGRF_SendPayload>
            break;
 8007ecc:	e08d      	b.n	8007fea <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8007ece:	f002 fbd6 	bl	800a67e <RFW_Is_Init>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d11e      	bne.n	8007f16 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8007ed8:	f107 020d 	add.w	r2, r7, #13
 8007edc:	78fb      	ldrb	r3, [r7, #3]
 8007ede:	4619      	mov	r1, r3
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f002 fbe4 	bl	800a6ae <RFW_TransmitInit>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10c      	bne.n	8007f06 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8007eec:	7b7a      	ldrb	r2, [r7, #13]
 8007eee:	4b46      	ldr	r3, [pc, #280]	@ (8008008 <RadioSend+0x1ec>)
 8007ef0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007ef2:	4846      	ldr	r0, [pc, #280]	@ (800800c <RadioSend+0x1f0>)
 8007ef4:	f001 ff76 	bl	8009de4 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8007ef8:	7b7b      	ldrb	r3, [r7, #13]
 8007efa:	2200      	movs	r2, #0
 8007efc:	4619      	mov	r1, r3
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f001 fa22 	bl	8009348 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8007f04:	e071      	b.n	8007fea <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8007f06:	4b42      	ldr	r3, [pc, #264]	@ (8008010 <RadioSend+0x1f4>)
 8007f08:	2201      	movs	r2, #1
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	2002      	movs	r0, #2
 8007f0e:	f003 fe3f 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e073      	b.n	8007ffe <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8007f16:	4a3c      	ldr	r2, [pc, #240]	@ (8008008 <RadioSend+0x1ec>)
 8007f18:	78fb      	ldrb	r3, [r7, #3]
 8007f1a:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007f1c:	483b      	ldr	r0, [pc, #236]	@ (800800c <RadioSend+0x1f0>)
 8007f1e:	f001 ff61 	bl	8009de4 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8007f22:	78fb      	ldrb	r3, [r7, #3]
 8007f24:	2200      	movs	r2, #0
 8007f26:	4619      	mov	r1, r3
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f001 fa0d 	bl	8009348 <SUBGRF_SendPayload>
            break;
 8007f2e:	e05c      	b.n	8007fea <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007f30:	4b35      	ldr	r3, [pc, #212]	@ (8008008 <RadioSend+0x1ec>)
 8007f32:	2202      	movs	r2, #2
 8007f34:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8007f36:	4a34      	ldr	r2, [pc, #208]	@ (8008008 <RadioSend+0x1ec>)
 8007f38:	78fb      	ldrb	r3, [r7, #3]
 8007f3a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007f3c:	4833      	ldr	r0, [pc, #204]	@ (800800c <RadioSend+0x1f0>)
 8007f3e:	f001 ff51 	bl	8009de4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007f42:	78fb      	ldrb	r3, [r7, #3]
 8007f44:	2200      	movs	r2, #0
 8007f46:	4619      	mov	r1, r3
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f001 f9fd 	bl	8009348 <SUBGRF_SendPayload>
            break;
 8007f4e:	e04c      	b.n	8007fea <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8007f50:	78fb      	ldrb	r3, [r7, #3]
 8007f52:	461a      	mov	r2, r3
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	482f      	ldr	r0, [pc, #188]	@ (8008014 <RadioSend+0x1f8>)
 8007f58:	f000 fcca 	bl	80088f0 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8008008 <RadioSend+0x1ec>)
 8007f5e:	2202      	movs	r2, #2
 8007f60:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8007f62:	78fb      	ldrb	r3, [r7, #3]
 8007f64:	3301      	adds	r3, #1
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	4b27      	ldr	r3, [pc, #156]	@ (8008008 <RadioSend+0x1ec>)
 8007f6a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007f6c:	4827      	ldr	r0, [pc, #156]	@ (800800c <RadioSend+0x1f0>)
 8007f6e:	f001 ff39 	bl	8009de4 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8007f72:	2100      	movs	r1, #0
 8007f74:	20f1      	movs	r0, #241	@ 0xf1
 8007f76:	f000 f965 	bl	8008244 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	20f0      	movs	r0, #240	@ 0xf0
 8007f7e:	f000 f961 	bl	8008244 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8007f82:	4b21      	ldr	r3, [pc, #132]	@ (8008008 <RadioSend+0x1ec>)
 8007f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f86:	2b64      	cmp	r3, #100	@ 0x64
 8007f88:	d108      	bne.n	8007f9c <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8007f8a:	2170      	movs	r1, #112	@ 0x70
 8007f8c:	20f3      	movs	r0, #243	@ 0xf3
 8007f8e:	f000 f959 	bl	8008244 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8007f92:	211d      	movs	r1, #29
 8007f94:	20f2      	movs	r0, #242	@ 0xf2
 8007f96:	f000 f955 	bl	8008244 <RadioWrite>
 8007f9a:	e007      	b.n	8007fac <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8007f9c:	21e1      	movs	r1, #225	@ 0xe1
 8007f9e:	20f3      	movs	r0, #243	@ 0xf3
 8007fa0:	f000 f950 	bl	8008244 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8007fa4:	2104      	movs	r1, #4
 8007fa6:	20f2      	movs	r0, #242	@ 0xf2
 8007fa8:	f000 f94c 	bl	8008244 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8007fac:	78fb      	ldrb	r3, [r7, #3]
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3302      	adds	r3, #2
 8007fb6:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8007fb8:	89fb      	ldrh	r3, [r7, #14]
 8007fba:	0a1b      	lsrs	r3, r3, #8
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	20f4      	movs	r0, #244	@ 0xf4
 8007fc4:	f000 f93e 	bl	8008244 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8007fc8:	89fb      	ldrh	r3, [r7, #14]
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	4619      	mov	r1, r3
 8007fce:	20f5      	movs	r0, #245	@ 0xf5
 8007fd0:	f000 f938 	bl	8008244 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8007fd4:	78fb      	ldrb	r3, [r7, #3]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8007fde:	4619      	mov	r1, r3
 8007fe0:	480c      	ldr	r0, [pc, #48]	@ (8008014 <RadioSend+0x1f8>)
 8007fe2:	f001 f9b1 	bl	8009348 <SUBGRF_SendPayload>
            break;
 8007fe6:	e000      	b.n	8007fea <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8007fe8:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8007fea:	4b07      	ldr	r3, [pc, #28]	@ (8008008 <RadioSend+0x1ec>)
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	4619      	mov	r1, r3
 8007ff0:	4809      	ldr	r0, [pc, #36]	@ (8008018 <RadioSend+0x1fc>)
 8007ff2:	f003 fc45 	bl	800b880 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8007ff6:	4808      	ldr	r0, [pc, #32]	@ (8008018 <RadioSend+0x1fc>)
 8007ff8:	f003 fb64 	bl	800b6c4 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	20000288 	.word	0x20000288
 800800c:	20000296 	.word	0x20000296
 8008010:	0800c144 	.word	0x0800c144
 8008014:	20000184 	.word	0x20000184
 8008018:	200002e4 	.word	0x200002e4

0800801c <RadioSleep>:

static void RadioSleep( void )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8008022:	2300      	movs	r3, #0
 8008024:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8008026:	793b      	ldrb	r3, [r7, #4]
 8008028:	f043 0304 	orr.w	r3, r3, #4
 800802c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800802e:	7938      	ldrb	r0, [r7, #4]
 8008030:	f001 fa66 	bl	8009500 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8008034:	2002      	movs	r0, #2
 8008036:	f7f8 fd99 	bl	8000b6c <HAL_Delay>
}
 800803a:	bf00      	nop
 800803c:	3708      	adds	r7, #8
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <RadioStandby>:

static void RadioStandby( void )
{
 8008042:	b580      	push	{r7, lr}
 8008044:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8008046:	2000      	movs	r0, #0
 8008048:	f001 fa8e 	bl	8009568 <SUBGRF_SetStandby>
}
 800804c:	bf00      	nop
 800804e:	bd80      	pop	{r7, pc}

08008050 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8008058:	f002 fb11 	bl	800a67e <RFW_Is_Init>
 800805c:	4603      	mov	r3, r0
 800805e:	2b01      	cmp	r3, #1
 8008060:	d102      	bne.n	8008068 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8008062:	f002 fb34 	bl	800a6ce <RFW_ReceiveInit>
 8008066:	e007      	b.n	8008078 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008068:	2300      	movs	r3, #0
 800806a:	2200      	movs	r2, #0
 800806c:	f240 2162 	movw	r1, #610	@ 0x262
 8008070:	f240 2062 	movw	r0, #610	@ 0x262
 8008074:	f001 fc52 	bl	800991c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d006      	beq.n	800808c <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 800807e:	6879      	ldr	r1, [r7, #4]
 8008080:	4811      	ldr	r0, [pc, #68]	@ (80080c8 <RadioRx+0x78>)
 8008082:	f003 fbfd 	bl	800b880 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8008086:	4810      	ldr	r0, [pc, #64]	@ (80080c8 <RadioRx+0x78>)
 8008088:	f003 fb1c 	bl	800b6c4 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800808c:	4b0f      	ldr	r3, [pc, #60]	@ (80080cc <RadioRx+0x7c>)
 800808e:	2200      	movs	r2, #0
 8008090:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008092:	4b0e      	ldr	r3, [pc, #56]	@ (80080cc <RadioRx+0x7c>)
 8008094:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008098:	2100      	movs	r1, #0
 800809a:	4618      	mov	r0, r3
 800809c:	f002 f8f6 	bl	800a28c <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 80080a0:	4b0a      	ldr	r3, [pc, #40]	@ (80080cc <RadioRx+0x7c>)
 80080a2:	785b      	ldrb	r3, [r3, #1]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d004      	beq.n	80080b2 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80080a8:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80080ac:	f001 fa98 	bl	80095e0 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 80080b0:	e005      	b.n	80080be <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80080b2:	4b06      	ldr	r3, [pc, #24]	@ (80080cc <RadioRx+0x7c>)
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	019b      	lsls	r3, r3, #6
 80080b8:	4618      	mov	r0, r3
 80080ba:	f001 fa91 	bl	80095e0 <SUBGRF_SetRx>
}
 80080be:	bf00      	nop
 80080c0:	3708      	adds	r7, #8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	200002fc 	.word	0x200002fc
 80080cc:	20000288 	.word	0x20000288

080080d0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b082      	sub	sp, #8
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 80080d8:	f002 fad1 	bl	800a67e <RFW_Is_Init>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d102      	bne.n	80080e8 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 80080e2:	f002 faf4 	bl	800a6ce <RFW_ReceiveInit>
 80080e6:	e007      	b.n	80080f8 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80080e8:	2300      	movs	r3, #0
 80080ea:	2200      	movs	r2, #0
 80080ec:	f240 2162 	movw	r1, #610	@ 0x262
 80080f0:	f240 2062 	movw	r0, #610	@ 0x262
 80080f4:	f001 fc12 	bl	800991c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d006      	beq.n	800810c <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80080fe:	6879      	ldr	r1, [r7, #4]
 8008100:	4811      	ldr	r0, [pc, #68]	@ (8008148 <RadioRxBoosted+0x78>)
 8008102:	f003 fbbd 	bl	800b880 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8008106:	4810      	ldr	r0, [pc, #64]	@ (8008148 <RadioRxBoosted+0x78>)
 8008108:	f003 fadc 	bl	800b6c4 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800810c:	4b0f      	ldr	r3, [pc, #60]	@ (800814c <RadioRxBoosted+0x7c>)
 800810e:	2200      	movs	r2, #0
 8008110:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008112:	4b0e      	ldr	r3, [pc, #56]	@ (800814c <RadioRxBoosted+0x7c>)
 8008114:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008118:	2100      	movs	r1, #0
 800811a:	4618      	mov	r0, r3
 800811c:	f002 f8b6 	bl	800a28c <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8008120:	4b0a      	ldr	r3, [pc, #40]	@ (800814c <RadioRxBoosted+0x7c>)
 8008122:	785b      	ldrb	r3, [r3, #1]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d004      	beq.n	8008132 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8008128:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800812c:	f001 fa78 	bl	8009620 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8008130:	e005      	b.n	800813e <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8008132:	4b06      	ldr	r3, [pc, #24]	@ (800814c <RadioRxBoosted+0x7c>)
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	019b      	lsls	r3, r3, #6
 8008138:	4618      	mov	r0, r3
 800813a:	f001 fa71 	bl	8009620 <SUBGRF_SetRxBoosted>
}
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	200002fc 	.word	0x200002fc
 800814c:	20000288 	.word	0x20000288

08008150 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b082      	sub	sp, #8
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	005a      	lsls	r2, r3, #1
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	4413      	add	r3, r2
 8008162:	4a0c      	ldr	r2, [pc, #48]	@ (8008194 <RadioSetRxDutyCycle+0x44>)
 8008164:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008166:	2300      	movs	r3, #0
 8008168:	2200      	movs	r2, #0
 800816a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800816e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008172:	f001 fbd3 	bl	800991c <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008176:	4b07      	ldr	r3, [pc, #28]	@ (8008194 <RadioSetRxDutyCycle+0x44>)
 8008178:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800817c:	2100      	movs	r1, #0
 800817e:	4618      	mov	r0, r3
 8008180:	f002 f884 	bl	800a28c <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8008184:	6839      	ldr	r1, [r7, #0]
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f001 fa6e 	bl	8009668 <SUBGRF_SetRxDutyCycle>
}
 800818c:	bf00      	nop
 800818e:	3708      	adds	r7, #8
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20000288 	.word	0x20000288

08008198 <RadioStartCad>:

static void RadioStartCad( void )
{
 8008198:	b580      	push	{r7, lr}
 800819a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800819c:	4b09      	ldr	r3, [pc, #36]	@ (80081c4 <RadioStartCad+0x2c>)
 800819e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80081a2:	2100      	movs	r1, #0
 80081a4:	4618      	mov	r0, r3
 80081a6:	f002 f871 	bl	800a28c <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 80081aa:	2300      	movs	r3, #0
 80081ac:	2200      	movs	r2, #0
 80081ae:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80081b2:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 80081b6:	f001 fbb1 	bl	800991c <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 80081ba:	f001 fa81 	bl	80096c0 <SUBGRF_SetCad>
}
 80081be:	bf00      	nop
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	20000288 	.word	0x20000288

080081c8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	460b      	mov	r3, r1
 80081d2:	70fb      	strb	r3, [r7, #3]
 80081d4:	4613      	mov	r3, r2
 80081d6:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 80081d8:	883b      	ldrh	r3, [r7, #0]
 80081da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80081de:	fb02 f303 	mul.w	r3, r2, r3
 80081e2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f001 fbf5 	bl	80099d4 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 80081ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f002 f874 	bl	800a2dc <SUBGRF_SetRfTxPower>
 80081f4:	4603      	mov	r3, r0
 80081f6:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80081f8:	210e      	movs	r1, #14
 80081fa:	f640 101f 	movw	r0, #2335	@ 0x91f
 80081fe:	f001 ff37 	bl	800a070 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8008202:	7afb      	ldrb	r3, [r7, #11]
 8008204:	2101      	movs	r1, #1
 8008206:	4618      	mov	r0, r3
 8008208:	f002 f840 	bl	800a28c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800820c:	f001 fa66 	bl	80096dc <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8008210:	68f9      	ldr	r1, [r7, #12]
 8008212:	4805      	ldr	r0, [pc, #20]	@ (8008228 <RadioSetTxContinuousWave+0x60>)
 8008214:	f003 fb34 	bl	800b880 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8008218:	4803      	ldr	r0, [pc, #12]	@ (8008228 <RadioSetTxContinuousWave+0x60>)
 800821a:	f003 fa53 	bl	800b6c4 <UTIL_TIMER_Start>
}
 800821e:	bf00      	nop
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	200002e4 	.word	0x200002e4

0800822c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	4603      	mov	r3, r0
 8008234:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8008236:	f001 fe88 	bl	8009f4a <SUBGRF_GetRssiInst>
 800823a:	4603      	mov	r3, r0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
 800824a:	4603      	mov	r3, r0
 800824c:	460a      	mov	r2, r1
 800824e:	80fb      	strh	r3, [r7, #6]
 8008250:	4613      	mov	r3, r2
 8008252:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8008254:	797a      	ldrb	r2, [r7, #5]
 8008256:	88fb      	ldrh	r3, [r7, #6]
 8008258:	4611      	mov	r1, r2
 800825a:	4618      	mov	r0, r3
 800825c:	f001 ff08 	bl	800a070 <SUBGRF_WriteRegister>
}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b082      	sub	sp, #8
 800826c:	af00      	add	r7, sp, #0
 800826e:	4603      	mov	r3, r0
 8008270:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8008272:	88fb      	ldrh	r3, [r7, #6]
 8008274:	4618      	mov	r0, r3
 8008276:	f001 ff1d 	bl	800a0b4 <SUBGRF_ReadRegister>
 800827a:	4603      	mov	r3, r0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	4603      	mov	r3, r0
 800828c:	6039      	str	r1, [r7, #0]
 800828e:	80fb      	strh	r3, [r7, #6]
 8008290:	4613      	mov	r3, r2
 8008292:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8008294:	797b      	ldrb	r3, [r7, #5]
 8008296:	b29a      	uxth	r2, r3
 8008298:	88fb      	ldrh	r3, [r7, #6]
 800829a:	6839      	ldr	r1, [r7, #0]
 800829c:	4618      	mov	r0, r3
 800829e:	f001 ff29 	bl	800a0f4 <SUBGRF_WriteRegisters>
}
 80082a2:	bf00      	nop
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b082      	sub	sp, #8
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	4603      	mov	r3, r0
 80082b2:	6039      	str	r1, [r7, #0]
 80082b4:	80fb      	strh	r3, [r7, #6]
 80082b6:	4613      	mov	r3, r2
 80082b8:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 80082ba:	797b      	ldrb	r3, [r7, #5]
 80082bc:	b29a      	uxth	r2, r3
 80082be:	88fb      	ldrh	r3, [r7, #6]
 80082c0:	6839      	ldr	r1, [r7, #0]
 80082c2:	4618      	mov	r0, r3
 80082c4:	f001 ff38 	bl	800a138 <SUBGRF_ReadRegisters>
}
 80082c8:	bf00      	nop
 80082ca:	3708      	adds	r7, #8
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	4603      	mov	r3, r0
 80082d8:	460a      	mov	r2, r1
 80082da:	71fb      	strb	r3, [r7, #7]
 80082dc:	4613      	mov	r3, r2
 80082de:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 80082e0:	79fb      	ldrb	r3, [r7, #7]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d10a      	bne.n	80082fc <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80082e6:	4a0e      	ldr	r2, [pc, #56]	@ (8008320 <RadioSetMaxPayloadLength+0x50>)
 80082e8:	79bb      	ldrb	r3, [r7, #6]
 80082ea:	7013      	strb	r3, [r2, #0]
 80082ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008320 <RadioSetMaxPayloadLength+0x50>)
 80082ee:	781a      	ldrb	r2, [r3, #0]
 80082f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008324 <RadioSetMaxPayloadLength+0x54>)
 80082f2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80082f4:	480c      	ldr	r0, [pc, #48]	@ (8008328 <RadioSetMaxPayloadLength+0x58>)
 80082f6:	f001 fd75 	bl	8009de4 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 80082fa:	e00d      	b.n	8008318 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80082fc:	4b09      	ldr	r3, [pc, #36]	@ (8008324 <RadioSetMaxPayloadLength+0x54>)
 80082fe:	7d5b      	ldrb	r3, [r3, #21]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d109      	bne.n	8008318 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8008304:	4a06      	ldr	r2, [pc, #24]	@ (8008320 <RadioSetMaxPayloadLength+0x50>)
 8008306:	79bb      	ldrb	r3, [r7, #6]
 8008308:	7013      	strb	r3, [r2, #0]
 800830a:	4b05      	ldr	r3, [pc, #20]	@ (8008320 <RadioSetMaxPayloadLength+0x50>)
 800830c:	781a      	ldrb	r2, [r3, #0]
 800830e:	4b05      	ldr	r3, [pc, #20]	@ (8008324 <RadioSetMaxPayloadLength+0x54>)
 8008310:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008312:	4805      	ldr	r0, [pc, #20]	@ (8008328 <RadioSetMaxPayloadLength+0x58>)
 8008314:	f001 fd66 	bl	8009de4 <SUBGRF_SetPacketParams>
}
 8008318:	bf00      	nop
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	20000008 	.word	0x20000008
 8008324:	20000288 	.word	0x20000288
 8008328:	20000296 	.word	0x20000296

0800832c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8008336:	4a13      	ldr	r2, [pc, #76]	@ (8008384 <RadioSetPublicNetwork+0x58>)
 8008338:	79fb      	ldrb	r3, [r7, #7]
 800833a:	7313      	strb	r3, [r2, #12]
 800833c:	4b11      	ldr	r3, [pc, #68]	@ (8008384 <RadioSetPublicNetwork+0x58>)
 800833e:	7b1a      	ldrb	r2, [r3, #12]
 8008340:	4b10      	ldr	r3, [pc, #64]	@ (8008384 <RadioSetPublicNetwork+0x58>)
 8008342:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8008344:	2001      	movs	r0, #1
 8008346:	f7ff f813 	bl	8007370 <RadioSetModem>
    if( enable == true )
 800834a:	79fb      	ldrb	r3, [r7, #7]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00a      	beq.n	8008366 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8008350:	2134      	movs	r1, #52	@ 0x34
 8008352:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8008356:	f001 fe8b 	bl	800a070 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800835a:	2144      	movs	r1, #68	@ 0x44
 800835c:	f240 7041 	movw	r0, #1857	@ 0x741
 8008360:	f001 fe86 	bl	800a070 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8008364:	e009      	b.n	800837a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8008366:	2114      	movs	r1, #20
 8008368:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 800836c:	f001 fe80 	bl	800a070 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8008370:	2124      	movs	r1, #36	@ 0x24
 8008372:	f240 7041 	movw	r0, #1857	@ 0x741
 8008376:	f001 fe7b 	bl	800a070 <SUBGRF_WriteRegister>
}
 800837a:	bf00      	nop
 800837c:	3708      	adds	r7, #8
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
 8008382:	bf00      	nop
 8008384:	20000288 	.word	0x20000288

08008388 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800838c:	f001 ffda 	bl	800a344 <SUBGRF_GetRadioWakeUpTime>
 8008390:	4603      	mov	r3, r0
 8008392:	3303      	adds	r3, #3
}
 8008394:	4618      	mov	r0, r3
 8008396:	bd80      	pop	{r7, pc}

08008398 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 80083a0:	f000 f80e 	bl	80083c0 <RadioOnTxTimeoutProcess>
}
 80083a4:	bf00      	nop
 80083a6:	3708      	adds	r7, #8
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 80083b4:	f000 f818 	bl	80083e8 <RadioOnRxTimeoutProcess>
}
 80083b8:	bf00      	nop
 80083ba:	3708      	adds	r7, #8
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80083c4:	4b07      	ldr	r3, [pc, #28]	@ (80083e4 <RadioOnTxTimeoutProcess+0x24>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d008      	beq.n	80083de <RadioOnTxTimeoutProcess+0x1e>
 80083cc:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <RadioOnTxTimeoutProcess+0x24>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d003      	beq.n	80083de <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 80083d6:	4b03      	ldr	r3, [pc, #12]	@ (80083e4 <RadioOnTxTimeoutProcess+0x24>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	4798      	blx	r3
    }
}
 80083de:	bf00      	nop
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	20000284 	.word	0x20000284

080083e8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80083ec:	4b07      	ldr	r3, [pc, #28]	@ (800840c <RadioOnRxTimeoutProcess+0x24>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d008      	beq.n	8008406 <RadioOnRxTimeoutProcess+0x1e>
 80083f4:	4b05      	ldr	r3, [pc, #20]	@ (800840c <RadioOnRxTimeoutProcess+0x24>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d003      	beq.n	8008406 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 80083fe:	4b03      	ldr	r3, [pc, #12]	@ (800840c <RadioOnRxTimeoutProcess+0x24>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	4798      	blx	r3
    }
}
 8008406:	bf00      	nop
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	20000284 	.word	0x20000284

08008410 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 800841a:	4a05      	ldr	r2, [pc, #20]	@ (8008430 <RadioOnDioIrq+0x20>)
 800841c:	88fb      	ldrh	r3, [r7, #6]
 800841e:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8008422:	f000 f807 	bl	8008434 <RadioIrqProcess>
}
 8008426:	bf00      	nop
 8008428:	3708      	adds	r7, #8
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	20000288 	.word	0x20000288

08008434 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8008434:	b5b0      	push	{r4, r5, r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 800843a:	2300      	movs	r3, #0
 800843c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 800843e:	2300      	movs	r3, #0
 8008440:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8008442:	4ba8      	ldr	r3, [pc, #672]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 8008444:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008448:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800844c:	f000 810d 	beq.w	800866a <RadioIrqProcess+0x236>
 8008450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008454:	f300 81e8 	bgt.w	8008828 <RadioIrqProcess+0x3f4>
 8008458:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800845c:	f000 80f1 	beq.w	8008642 <RadioIrqProcess+0x20e>
 8008460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008464:	f300 81e0 	bgt.w	8008828 <RadioIrqProcess+0x3f4>
 8008468:	2b80      	cmp	r3, #128	@ 0x80
 800846a:	f000 80d6 	beq.w	800861a <RadioIrqProcess+0x1e6>
 800846e:	2b80      	cmp	r3, #128	@ 0x80
 8008470:	f300 81da 	bgt.w	8008828 <RadioIrqProcess+0x3f4>
 8008474:	2b20      	cmp	r3, #32
 8008476:	dc49      	bgt.n	800850c <RadioIrqProcess+0xd8>
 8008478:	2b00      	cmp	r3, #0
 800847a:	f340 81d5 	ble.w	8008828 <RadioIrqProcess+0x3f4>
 800847e:	3b01      	subs	r3, #1
 8008480:	2b1f      	cmp	r3, #31
 8008482:	f200 81d1 	bhi.w	8008828 <RadioIrqProcess+0x3f4>
 8008486:	a201      	add	r2, pc, #4	@ (adr r2, 800848c <RadioIrqProcess+0x58>)
 8008488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848c:	08008515 	.word	0x08008515
 8008490:	0800854f 	.word	0x0800854f
 8008494:	08008829 	.word	0x08008829
 8008498:	08008705 	.word	0x08008705
 800849c:	08008829 	.word	0x08008829
 80084a0:	08008829 	.word	0x08008829
 80084a4:	08008829 	.word	0x08008829
 80084a8:	08008781 	.word	0x08008781
 80084ac:	08008829 	.word	0x08008829
 80084b0:	08008829 	.word	0x08008829
 80084b4:	08008829 	.word	0x08008829
 80084b8:	08008829 	.word	0x08008829
 80084bc:	08008829 	.word	0x08008829
 80084c0:	08008829 	.word	0x08008829
 80084c4:	08008829 	.word	0x08008829
 80084c8:	0800879d 	.word	0x0800879d
 80084cc:	08008829 	.word	0x08008829
 80084d0:	08008829 	.word	0x08008829
 80084d4:	08008829 	.word	0x08008829
 80084d8:	08008829 	.word	0x08008829
 80084dc:	08008829 	.word	0x08008829
 80084e0:	08008829 	.word	0x08008829
 80084e4:	08008829 	.word	0x08008829
 80084e8:	08008829 	.word	0x08008829
 80084ec:	08008829 	.word	0x08008829
 80084f0:	08008829 	.word	0x08008829
 80084f4:	08008829 	.word	0x08008829
 80084f8:	08008829 	.word	0x08008829
 80084fc:	08008829 	.word	0x08008829
 8008500:	08008829 	.word	0x08008829
 8008504:	08008829 	.word	0x08008829
 8008508:	080087ab 	.word	0x080087ab
 800850c:	2b40      	cmp	r3, #64	@ 0x40
 800850e:	f000 816d 	beq.w	80087ec <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8008512:	e189      	b.n	8008828 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8008514:	4874      	ldr	r0, [pc, #464]	@ (80086e8 <RadioIrqProcess+0x2b4>)
 8008516:	f003 f943 	bl	800b7a0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 800851a:	2000      	movs	r0, #0
 800851c:	f001 f824 	bl	8009568 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8008520:	f002 f8b4 	bl	800a68c <RFW_Is_LongPacketModeEnabled>
 8008524:	4603      	mov	r3, r0
 8008526:	2b01      	cmp	r3, #1
 8008528:	d101      	bne.n	800852e <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 800852a:	f002 f8d8 	bl	800a6de <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800852e:	4b6f      	ldr	r3, [pc, #444]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 817a 	beq.w	800882c <RadioIrqProcess+0x3f8>
 8008538:	4b6c      	ldr	r3, [pc, #432]	@ (80086ec <RadioIrqProcess+0x2b8>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	f000 8174 	beq.w	800882c <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8008544:	4b69      	ldr	r3, [pc, #420]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4798      	blx	r3
        break;
 800854c:	e16e      	b.n	800882c <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 800854e:	4868      	ldr	r0, [pc, #416]	@ (80086f0 <RadioIrqProcess+0x2bc>)
 8008550:	f003 f926 	bl	800b7a0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8008554:	4b63      	ldr	r3, [pc, #396]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 8008556:	785b      	ldrb	r3, [r3, #1]
 8008558:	f083 0301 	eor.w	r3, r3, #1
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d014      	beq.n	800858c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8008562:	2000      	movs	r0, #0
 8008564:	f001 f800 	bl	8009568 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8008568:	2100      	movs	r1, #0
 800856a:	f640 1002 	movw	r0, #2306	@ 0x902
 800856e:	f001 fd7f 	bl	800a070 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8008572:	f640 1044 	movw	r0, #2372	@ 0x944
 8008576:	f001 fd9d 	bl	800a0b4 <SUBGRF_ReadRegister>
 800857a:	4603      	mov	r3, r0
 800857c:	f043 0302 	orr.w	r3, r3, #2
 8008580:	b2db      	uxtb	r3, r3
 8008582:	4619      	mov	r1, r3
 8008584:	f640 1044 	movw	r0, #2372	@ 0x944
 8008588:	f001 fd72 	bl	800a070 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800858c:	1dfb      	adds	r3, r7, #7
 800858e:	22ff      	movs	r2, #255	@ 0xff
 8008590:	4619      	mov	r1, r3
 8008592:	4858      	ldr	r0, [pc, #352]	@ (80086f4 <RadioIrqProcess+0x2c0>)
 8008594:	f000 feb6 	bl	8009304 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8008598:	4857      	ldr	r0, [pc, #348]	@ (80086f8 <RadioIrqProcess+0x2c4>)
 800859a:	f001 fd17 	bl	8009fcc <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800859e:	4b53      	ldr	r3, [pc, #332]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 8144 	beq.w	8008830 <RadioIrqProcess+0x3fc>
 80085a8:	4b50      	ldr	r3, [pc, #320]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 813e 	beq.w	8008830 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 80085b4:	4b4b      	ldr	r3, [pc, #300]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 80085b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d10e      	bne.n	80085dc <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 80085be:	4b4b      	ldr	r3, [pc, #300]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	689c      	ldr	r4, [r3, #8]
 80085c4:	79fb      	ldrb	r3, [r7, #7]
 80085c6:	4619      	mov	r1, r3
 80085c8:	4b46      	ldr	r3, [pc, #280]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 80085ca:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 80085ce:	461a      	mov	r2, r3
 80085d0:	4b44      	ldr	r3, [pc, #272]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 80085d2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 80085d6:	4847      	ldr	r0, [pc, #284]	@ (80086f4 <RadioIrqProcess+0x2c0>)
 80085d8:	47a0      	blx	r4
                break;
 80085da:	e01d      	b.n	8008618 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80085dc:	4b41      	ldr	r3, [pc, #260]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 80085de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e0:	463a      	mov	r2, r7
 80085e2:	4611      	mov	r1, r2
 80085e4:	4618      	mov	r0, r3
 80085e6:	f001 ff9f 	bl	800a528 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 80085ea:	4b40      	ldr	r3, [pc, #256]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	689c      	ldr	r4, [r3, #8]
 80085f0:	79fb      	ldrb	r3, [r7, #7]
 80085f2:	4619      	mov	r1, r3
 80085f4:	4b3b      	ldr	r3, [pc, #236]	@ (80086e4 <RadioIrqProcess+0x2b0>)
 80085f6:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 80085fa:	4618      	mov	r0, r3
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008602:	4a3e      	ldr	r2, [pc, #248]	@ (80086fc <RadioIrqProcess+0x2c8>)
 8008604:	fb82 5203 	smull	r5, r2, r2, r3
 8008608:	1192      	asrs	r2, r2, #6
 800860a:	17db      	asrs	r3, r3, #31
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	b25b      	sxtb	r3, r3
 8008610:	4602      	mov	r2, r0
 8008612:	4838      	ldr	r0, [pc, #224]	@ (80086f4 <RadioIrqProcess+0x2c0>)
 8008614:	47a0      	blx	r4
                break;
 8008616:	bf00      	nop
        break;
 8008618:	e10a      	b.n	8008830 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 800861a:	2000      	movs	r0, #0
 800861c:	f000 ffa4 	bl	8009568 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008620:	4b32      	ldr	r3, [pc, #200]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	f000 8105 	beq.w	8008834 <RadioIrqProcess+0x400>
 800862a:	4b30      	ldr	r3, [pc, #192]	@ (80086ec <RadioIrqProcess+0x2b8>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 80ff 	beq.w	8008834 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8008636:	4b2d      	ldr	r3, [pc, #180]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	2000      	movs	r0, #0
 800863e:	4798      	blx	r3
        break;
 8008640:	e0f8      	b.n	8008834 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 8008642:	2000      	movs	r0, #0
 8008644:	f000 ff90 	bl	8009568 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008648:	4b28      	ldr	r3, [pc, #160]	@ (80086ec <RadioIrqProcess+0x2b8>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	f000 80f3 	beq.w	8008838 <RadioIrqProcess+0x404>
 8008652:	4b26      	ldr	r3, [pc, #152]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	699b      	ldr	r3, [r3, #24]
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 80ed 	beq.w	8008838 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 800865e:	4b23      	ldr	r3, [pc, #140]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	2001      	movs	r0, #1
 8008666:	4798      	blx	r3
        break;
 8008668:	e0e6      	b.n	8008838 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 800866a:	4b25      	ldr	r3, [pc, #148]	@ (8008700 <RadioIrqProcess+0x2cc>)
 800866c:	2201      	movs	r2, #1
 800866e:	2100      	movs	r1, #0
 8008670:	2002      	movs	r0, #2
 8008672:	f003 fa8d 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8008676:	f000 fe2b 	bl	80092d0 <SUBGRF_GetOperatingMode>
 800867a:	4603      	mov	r3, r0
 800867c:	2b04      	cmp	r3, #4
 800867e:	d115      	bne.n	80086ac <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8008680:	4819      	ldr	r0, [pc, #100]	@ (80086e8 <RadioIrqProcess+0x2b4>)
 8008682:	f003 f88d 	bl	800b7a0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8008686:	2000      	movs	r0, #0
 8008688:	f000 ff6e 	bl	8009568 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800868c:	4b17      	ldr	r3, [pc, #92]	@ (80086ec <RadioIrqProcess+0x2b8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 80d3 	beq.w	800883c <RadioIrqProcess+0x408>
 8008696:	4b15      	ldr	r3, [pc, #84]	@ (80086ec <RadioIrqProcess+0x2b8>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 80cd 	beq.w	800883c <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 80086a2:	4b12      	ldr	r3, [pc, #72]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	4798      	blx	r3
        break;
 80086aa:	e0c7      	b.n	800883c <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80086ac:	f000 fe10 	bl	80092d0 <SUBGRF_GetOperatingMode>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b05      	cmp	r3, #5
 80086b4:	f040 80c2 	bne.w	800883c <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 80086b8:	480d      	ldr	r0, [pc, #52]	@ (80086f0 <RadioIrqProcess+0x2bc>)
 80086ba:	f003 f871 	bl	800b7a0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80086be:	2000      	movs	r0, #0
 80086c0:	f000 ff52 	bl	8009568 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80086c4:	4b09      	ldr	r3, [pc, #36]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f000 80b7 	beq.w	800883c <RadioIrqProcess+0x408>
 80086ce:	4b07      	ldr	r3, [pc, #28]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 80b1 	beq.w	800883c <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 80086da:	4b04      	ldr	r3, [pc, #16]	@ (80086ec <RadioIrqProcess+0x2b8>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	4798      	blx	r3
        break;
 80086e2:	e0ab      	b.n	800883c <RadioIrqProcess+0x408>
 80086e4:	20000288 	.word	0x20000288
 80086e8:	200002e4 	.word	0x200002e4
 80086ec:	20000284 	.word	0x20000284
 80086f0:	200002fc 	.word	0x200002fc
 80086f4:	20000184 	.word	0x20000184
 80086f8:	200002ac 	.word	0x200002ac
 80086fc:	10624dd3 	.word	0x10624dd3
 8008700:	0800c15c 	.word	0x0800c15c
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8008704:	4b54      	ldr	r3, [pc, #336]	@ (8008858 <RadioIrqProcess+0x424>)
 8008706:	2201      	movs	r2, #1
 8008708:	2100      	movs	r1, #0
 800870a:	2002      	movs	r0, #2
 800870c:	f003 fa40 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8008710:	4b52      	ldr	r3, [pc, #328]	@ (800885c <RadioIrqProcess+0x428>)
 8008712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008714:	2b00      	cmp	r3, #0
 8008716:	f000 8093 	beq.w	8008840 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 800871a:	4a51      	ldr	r2, [pc, #324]	@ (8008860 <RadioIrqProcess+0x42c>)
 800871c:	4b4f      	ldr	r3, [pc, #316]	@ (800885c <RadioIrqProcess+0x428>)
 800871e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008720:	0c1b      	lsrs	r3, r3, #16
 8008722:	b2db      	uxtb	r3, r3
 8008724:	4619      	mov	r1, r3
 8008726:	f640 1003 	movw	r0, #2307	@ 0x903
 800872a:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 800872c:	4a4c      	ldr	r2, [pc, #304]	@ (8008860 <RadioIrqProcess+0x42c>)
 800872e:	4b4b      	ldr	r3, [pc, #300]	@ (800885c <RadioIrqProcess+0x428>)
 8008730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	b2db      	uxtb	r3, r3
 8008736:	4619      	mov	r1, r3
 8008738:	f640 1004 	movw	r0, #2308	@ 0x904
 800873c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 800873e:	4a48      	ldr	r2, [pc, #288]	@ (8008860 <RadioIrqProcess+0x42c>)
 8008740:	4b46      	ldr	r3, [pc, #280]	@ (800885c <RadioIrqProcess+0x428>)
 8008742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008744:	b2db      	uxtb	r3, r3
 8008746:	4619      	mov	r1, r3
 8008748:	f640 1005 	movw	r0, #2309	@ 0x905
 800874c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 800874e:	4c44      	ldr	r4, [pc, #272]	@ (8008860 <RadioIrqProcess+0x42c>)
 8008750:	4b44      	ldr	r3, [pc, #272]	@ (8008864 <RadioIrqProcess+0x430>)
 8008752:	f640 1002 	movw	r0, #2306	@ 0x902
 8008756:	4798      	blx	r3
 8008758:	4603      	mov	r3, r0
 800875a:	f043 0301 	orr.w	r3, r3, #1
 800875e:	b2db      	uxtb	r3, r3
 8008760:	4619      	mov	r1, r3
 8008762:	f640 1002 	movw	r0, #2306	@ 0x902
 8008766:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8008768:	4b3c      	ldr	r3, [pc, #240]	@ (800885c <RadioIrqProcess+0x428>)
 800876a:	2200      	movs	r2, #0
 800876c:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800876e:	2300      	movs	r3, #0
 8008770:	2200      	movs	r2, #0
 8008772:	f240 2162 	movw	r1, #610	@ 0x262
 8008776:	f240 2062 	movw	r0, #610	@ 0x262
 800877a:	f001 f8cf 	bl	800991c <SUBGRF_SetDioIrqParams>
        break;
 800877e:	e05f      	b.n	8008840 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8008780:	4b39      	ldr	r3, [pc, #228]	@ (8008868 <RadioIrqProcess+0x434>)
 8008782:	2201      	movs	r2, #1
 8008784:	2100      	movs	r1, #0
 8008786:	2002      	movs	r0, #2
 8008788:	f003 fa02 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 800878c:	f001 ff77 	bl	800a67e <RFW_Is_Init>
 8008790:	4603      	mov	r3, r0
 8008792:	2b01      	cmp	r3, #1
 8008794:	d156      	bne.n	8008844 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8008796:	f001 ffa8 	bl	800a6ea <RFW_ReceivePayload>
        break;
 800879a:	e053      	b.n	8008844 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800879c:	4b33      	ldr	r3, [pc, #204]	@ (800886c <RadioIrqProcess+0x438>)
 800879e:	2201      	movs	r2, #1
 80087a0:	2100      	movs	r1, #0
 80087a2:	2002      	movs	r0, #2
 80087a4:	f003 f9f4 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80087a8:	e051      	b.n	800884e <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 80087aa:	4831      	ldr	r0, [pc, #196]	@ (8008870 <RadioIrqProcess+0x43c>)
 80087ac:	f002 fff8 	bl	800b7a0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 80087b0:	4b2a      	ldr	r3, [pc, #168]	@ (800885c <RadioIrqProcess+0x428>)
 80087b2:	785b      	ldrb	r3, [r3, #1]
 80087b4:	f083 0301 	eor.w	r3, r3, #1
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d002      	beq.n	80087c4 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 80087be:	2000      	movs	r0, #0
 80087c0:	f000 fed2 	bl	8009568 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80087c4:	4b2b      	ldr	r3, [pc, #172]	@ (8008874 <RadioIrqProcess+0x440>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d03d      	beq.n	8008848 <RadioIrqProcess+0x414>
 80087cc:	4b29      	ldr	r3, [pc, #164]	@ (8008874 <RadioIrqProcess+0x440>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d038      	beq.n	8008848 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 80087d6:	4b27      	ldr	r3, [pc, #156]	@ (8008874 <RadioIrqProcess+0x440>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 80087de:	4b26      	ldr	r3, [pc, #152]	@ (8008878 <RadioIrqProcess+0x444>)
 80087e0:	2201      	movs	r2, #1
 80087e2:	2100      	movs	r1, #0
 80087e4:	2002      	movs	r0, #2
 80087e6:	f003 f9d3 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80087ea:	e02d      	b.n	8008848 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80087ec:	4b23      	ldr	r3, [pc, #140]	@ (800887c <RadioIrqProcess+0x448>)
 80087ee:	2201      	movs	r2, #1
 80087f0:	2100      	movs	r1, #0
 80087f2:	2002      	movs	r0, #2
 80087f4:	f003 f9cc 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 80087f8:	4b18      	ldr	r3, [pc, #96]	@ (800885c <RadioIrqProcess+0x428>)
 80087fa:	785b      	ldrb	r3, [r3, #1]
 80087fc:	f083 0301 	eor.w	r3, r3, #1
 8008800:	b2db      	uxtb	r3, r3
 8008802:	2b00      	cmp	r3, #0
 8008804:	d002      	beq.n	800880c <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 8008806:	2000      	movs	r0, #0
 8008808:	f000 feae 	bl	8009568 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800880c:	4b19      	ldr	r3, [pc, #100]	@ (8008874 <RadioIrqProcess+0x440>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d01b      	beq.n	800884c <RadioIrqProcess+0x418>
 8008814:	4b17      	ldr	r3, [pc, #92]	@ (8008874 <RadioIrqProcess+0x440>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d016      	beq.n	800884c <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 800881e:	4b15      	ldr	r3, [pc, #84]	@ (8008874 <RadioIrqProcess+0x440>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	4798      	blx	r3
        break;
 8008826:	e011      	b.n	800884c <RadioIrqProcess+0x418>
        break;
 8008828:	bf00      	nop
 800882a:	e010      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 800882c:	bf00      	nop
 800882e:	e00e      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008830:	bf00      	nop
 8008832:	e00c      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008834:	bf00      	nop
 8008836:	e00a      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008838:	bf00      	nop
 800883a:	e008      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 800883c:	bf00      	nop
 800883e:	e006      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008840:	bf00      	nop
 8008842:	e004      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008844:	bf00      	nop
 8008846:	e002      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 8008848:	bf00      	nop
 800884a:	e000      	b.n	800884e <RadioIrqProcess+0x41a>
        break;
 800884c:	bf00      	nop
    }
}
 800884e:	bf00      	nop
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bdb0      	pop	{r4, r5, r7, pc}
 8008856:	bf00      	nop
 8008858:	0800c170 	.word	0x0800c170
 800885c:	20000288 	.word	0x20000288
 8008860:	08008245 	.word	0x08008245
 8008864:	08008269 	.word	0x08008269
 8008868:	0800c17c 	.word	0x0800c17c
 800886c:	0800c188 	.word	0x0800c188
 8008870:	200002fc 	.word	0x200002fc
 8008874:	20000284 	.word	0x20000284
 8008878:	0800c194 	.word	0x0800c194
 800887c:	0800c1a0 	.word	0x0800c1a0

08008880 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8008884:	4b09      	ldr	r3, [pc, #36]	@ (80088ac <RadioTxPrbs+0x2c>)
 8008886:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800888a:	2101      	movs	r1, #1
 800888c:	4618      	mov	r0, r3
 800888e:	f001 fcfd 	bl	800a28c <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8008892:	4b07      	ldr	r3, [pc, #28]	@ (80088b0 <RadioTxPrbs+0x30>)
 8008894:	212d      	movs	r1, #45	@ 0x2d
 8008896:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800889a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 800889c:	f000 ff27 	bl	80096ee <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 80088a0:	4804      	ldr	r0, [pc, #16]	@ (80088b4 <RadioTxPrbs+0x34>)
 80088a2:	f000 fe7d 	bl	80095a0 <SUBGRF_SetTx>
}
 80088a6:	bf00      	nop
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000288 	.word	0x20000288
 80088b0:	08008245 	.word	0x08008245
 80088b4:	000fffff 	.word	0x000fffff

080088b8 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	4603      	mov	r3, r0
 80088c0:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80088c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f001 fd08 	bl	800a2dc <SUBGRF_SetRfTxPower>
 80088cc:	4603      	mov	r3, r0
 80088ce:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80088d0:	210e      	movs	r1, #14
 80088d2:	f640 101f 	movw	r0, #2335	@ 0x91f
 80088d6:	f001 fbcb 	bl	800a070 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	2101      	movs	r1, #1
 80088de:	4618      	mov	r0, r3
 80088e0:	f001 fcd4 	bl	800a28c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80088e4:	f000 fefa 	bl	80096dc <SUBGRF_SetTxContinuousWave>
}
 80088e8:	bf00      	nop
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b089      	sub	sp, #36	@ 0x24
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	4613      	mov	r3, r2
 80088fc:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 80088fe:	2300      	movs	r3, #0
 8008900:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 8008902:	2300      	movs	r3, #0
 8008904:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8008906:	2300      	movs	r3, #0
 8008908:	61bb      	str	r3, [r7, #24]
 800890a:	e011      	b.n	8008930 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	4413      	add	r3, r2
 8008912:	781a      	ldrb	r2, [r3, #0]
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	68b9      	ldr	r1, [r7, #8]
 8008918:	440b      	add	r3, r1
 800891a:	43d2      	mvns	r2, r2
 800891c:	b2d2      	uxtb	r2, r2
 800891e:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	4413      	add	r3, r2
 8008926:	2200      	movs	r2, #0
 8008928:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	3301      	adds	r3, #1
 800892e:	61bb      	str	r3, [r7, #24]
 8008930:	79fb      	ldrb	r3, [r7, #7]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	429a      	cmp	r2, r3
 8008936:	dbe9      	blt.n	800890c <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8008938:	2300      	movs	r3, #0
 800893a:	61bb      	str	r3, [r7, #24]
 800893c:	e049      	b.n	80089d2 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	425a      	negs	r2, r3
 8008942:	f003 0307 	and.w	r3, r3, #7
 8008946:	f002 0207 	and.w	r2, r2, #7
 800894a:	bf58      	it	pl
 800894c:	4253      	negpl	r3, r2
 800894e:	b2db      	uxtb	r3, r3
 8008950:	f1c3 0307 	rsb	r3, r3, #7
 8008954:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	da00      	bge.n	800895e <payload_integration+0x6e>
 800895c:	3307      	adds	r3, #7
 800895e:	10db      	asrs	r3, r3, #3
 8008960:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	3301      	adds	r3, #1
 8008966:	425a      	negs	r2, r3
 8008968:	f003 0307 	and.w	r3, r3, #7
 800896c:	f002 0207 	and.w	r2, r2, #7
 8008970:	bf58      	it	pl
 8008972:	4253      	negpl	r3, r2
 8008974:	b2db      	uxtb	r3, r3
 8008976:	f1c3 0307 	rsb	r3, r3, #7
 800897a:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	3301      	adds	r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	da00      	bge.n	8008986 <payload_integration+0x96>
 8008984:	3307      	adds	r3, #7
 8008986:	10db      	asrs	r3, r3, #3
 8008988:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800898a:	7dbb      	ldrb	r3, [r7, #22]
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	4413      	add	r3, r2
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	7dfb      	ldrb	r3, [r7, #23]
 8008996:	fa42 f303 	asr.w	r3, r2, r3
 800899a:	b2db      	uxtb	r3, r3
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 80089a2:	7ffa      	ldrb	r2, [r7, #31]
 80089a4:	7cfb      	ldrb	r3, [r7, #19]
 80089a6:	4053      	eors	r3, r2
 80089a8:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 80089aa:	7d3b      	ldrb	r3, [r7, #20]
 80089ac:	68fa      	ldr	r2, [r7, #12]
 80089ae:	4413      	add	r3, r2
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	b25a      	sxtb	r2, r3
 80089b4:	7ff9      	ldrb	r1, [r7, #31]
 80089b6:	7d7b      	ldrb	r3, [r7, #21]
 80089b8:	fa01 f303 	lsl.w	r3, r1, r3
 80089bc:	b25b      	sxtb	r3, r3
 80089be:	4313      	orrs	r3, r2
 80089c0:	b259      	sxtb	r1, r3
 80089c2:	7d3b      	ldrb	r3, [r7, #20]
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	b2ca      	uxtb	r2, r1
 80089ca:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	3301      	adds	r3, #1
 80089d0:	61bb      	str	r3, [r7, #24]
 80089d2:	79fb      	ldrb	r3, [r7, #7]
 80089d4:	00db      	lsls	r3, r3, #3
 80089d6:	69ba      	ldr	r2, [r7, #24]
 80089d8:	429a      	cmp	r2, r3
 80089da:	dbb0      	blt.n	800893e <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80089dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80089e0:	01db      	lsls	r3, r3, #7
 80089e2:	b25a      	sxtb	r2, r3
 80089e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80089e8:	019b      	lsls	r3, r3, #6
 80089ea:	b25b      	sxtb	r3, r3
 80089ec:	4313      	orrs	r3, r2
 80089ee:	b25b      	sxtb	r3, r3
 80089f0:	7ffa      	ldrb	r2, [r7, #31]
 80089f2:	2a00      	cmp	r2, #0
 80089f4:	d101      	bne.n	80089fa <payload_integration+0x10a>
 80089f6:	2220      	movs	r2, #32
 80089f8:	e000      	b.n	80089fc <payload_integration+0x10c>
 80089fa:	2200      	movs	r2, #0
 80089fc:	4313      	orrs	r3, r2
 80089fe:	b259      	sxtb	r1, r3
 8008a00:	79fb      	ldrb	r3, [r7, #7]
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	4413      	add	r3, r2
 8008a06:	b2ca      	uxtb	r2, r1
 8008a08:	701a      	strb	r2, [r3, #0]
}
 8008a0a:	bf00      	nop
 8008a0c:	3724      	adds	r7, #36	@ 0x24
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bc80      	pop	{r7}
 8008a12:	4770      	bx	lr

08008a14 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b08c      	sub	sp, #48	@ 0x30
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
 8008a1e:	603b      	str	r3, [r7, #0]
 8008a20:	4603      	mov	r3, r0
 8008a22:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 8008a24:	2300      	movs	r3, #0
 8008a26:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 8008a28:	f107 0320 	add.w	r3, r7, #32
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8008a32:	f001 fe1e 	bl	800a672 <RFW_DeInit>

    if( rxContinuous != 0 )
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d001      	beq.n	8008a40 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	bf14      	ite	ne
 8008a46:	2301      	movne	r3, #1
 8008a48:	2300      	moveq	r3, #0
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	4ba3      	ldr	r3, [pc, #652]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008a4e:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8008a50:	7bfb      	ldrb	r3, [r7, #15]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <RadioSetRxGenericConfig+0x4a>
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	f000 80dc 	beq.w	8008c14 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8008a5c:	e195      	b.n	8008d8a <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d003      	beq.n	8008a6e <RadioSetRxGenericConfig+0x5a>
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d102      	bne.n	8008a74 <RadioSetRxGenericConfig+0x60>
            return -1;
 8008a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a72:	e18b      	b.n	8008d8c <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	7f9b      	ldrb	r3, [r3, #30]
 8008a78:	2b08      	cmp	r3, #8
 8008a7a:	d902      	bls.n	8008a82 <RadioSetRxGenericConfig+0x6e>
            return -1;
 8008a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a80:	e184      	b.n	8008d8c <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	6919      	ldr	r1, [r3, #16]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	7f9b      	ldrb	r3, [r3, #30]
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	f107 0320 	add.w	r3, r7, #32
 8008a90:	4618      	mov	r0, r3
 8008a92:	f002 f931 	bl	800acf8 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	bf14      	ite	ne
 8008a9e:	2301      	movne	r3, #1
 8008aa0:	2300      	moveq	r3, #0
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f000 fe2b 	bl	8009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008aaa:	4b8c      	ldr	r3, [pc, #560]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	689b      	ldr	r3, [r3, #8]
 8008ab6:	4a89      	ldr	r2, [pc, #548]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008ab8:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008ac0:	4b86      	ldr	r3, [pc, #536]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008ac2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	4618      	mov	r0, r3
 8008acc:	f001 fd04 	bl	800a4d8 <SUBGRF_GetFskBandwidthRegValue>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	4b81      	ldr	r3, [pc, #516]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008ad6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008ada:	4b80      	ldr	r3, [pc, #512]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008adc:	2200      	movs	r2, #0
 8008ade:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	00db      	lsls	r3, r3, #3
 8008ae8:	b29a      	uxth	r2, r3
 8008aea:	4b7c      	ldr	r3, [pc, #496]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008aec:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	7fda      	ldrb	r2, [r3, #31]
 8008af2:	4b7a      	ldr	r3, [pc, #488]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008af4:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	7f9b      	ldrb	r3, [r3, #30]
 8008afa:	00db      	lsls	r3, r3, #3
 8008afc:	b2da      	uxtb	r2, r3
 8008afe:	4b77      	ldr	r3, [pc, #476]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b00:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8008b08:	4b74      	ldr	r3, [pc, #464]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b0a:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d105      	bne.n	8008b22 <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	4b6f      	ldr	r3, [pc, #444]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b1e:	759a      	strb	r2, [r3, #22]
 8008b20:	e00b      	b.n	8008b3a <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	d103      	bne.n	8008b34 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008b2c:	4b6b      	ldr	r3, [pc, #428]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b2e:	22ff      	movs	r2, #255	@ 0xff
 8008b30:	759a      	strb	r2, [r3, #22]
 8008b32:	e002      	b.n	8008b3a <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008b34:	4b69      	ldr	r3, [pc, #420]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b36:	22ff      	movs	r2, #255	@ 0xff
 8008b38:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d004      	beq.n	8008b4e <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d12d      	bne.n	8008baa <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008b54:	2bf1      	cmp	r3, #241	@ 0xf1
 8008b56:	d00c      	beq.n	8008b72 <RadioSetRxGenericConfig+0x15e>
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008b5e:	2bf2      	cmp	r3, #242	@ 0xf2
 8008b60:	d007      	beq.n	8008b72 <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d002      	beq.n	8008b72 <RadioSetRxGenericConfig+0x15e>
                return -1;
 8008b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b70:	e10c      	b.n	8008d8c <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 8008b72:	2300      	movs	r3, #0
 8008b74:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8008b7a:	4b59      	ldr	r3, [pc, #356]	@ (8008ce0 <RadioSetRxGenericConfig+0x2cc>)
 8008b7c:	6819      	ldr	r1, [r3, #0]
 8008b7e:	f107 0314 	add.w	r3, r7, #20
 8008b82:	4a58      	ldr	r2, [pc, #352]	@ (8008ce4 <RadioSetRxGenericConfig+0x2d0>)
 8008b84:	4618      	mov	r0, r3
 8008b86:	f001 fd67 	bl	800a658 <RFW_Init>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <RadioSetRxGenericConfig+0x182>
                return -1;
 8008b90:	f04f 33ff 	mov.w	r3, #4294967295
 8008b94:	e0fa      	b.n	8008d8c <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008b96:	4b51      	ldr	r3, [pc, #324]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008b9c:	4b4f      	ldr	r3, [pc, #316]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008ba2:	4b4e      	ldr	r3, [pc, #312]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	755a      	strb	r2, [r3, #21]
        {
 8008ba8:	e00e      	b.n	8008bc8 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8008bb0:	4b4a      	ldr	r3, [pc, #296]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008bb2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8008bba:	4b48      	ldr	r3, [pc, #288]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008bbc:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8008bc4:	4b45      	ldr	r3, [pc, #276]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008bc6:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8008bc8:	f7ff fa3b 	bl	8008042 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8008bcc:	2000      	movs	r0, #0
 8008bce:	f7fe fbcf 	bl	8007370 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008bd2:	4845      	ldr	r0, [pc, #276]	@ (8008ce8 <RadioSetRxGenericConfig+0x2d4>)
 8008bd4:	f001 f838 	bl	8009c48 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008bd8:	4844      	ldr	r0, [pc, #272]	@ (8008cec <RadioSetRxGenericConfig+0x2d8>)
 8008bda:	f001 f903 	bl	8009de4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008bde:	f107 0320 	add.w	r3, r7, #32
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fbc3 	bl	800936e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	8b9b      	ldrh	r3, [r3, #28]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f000 fc0d 	bl	800940c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	8b1b      	ldrh	r3, [r3, #24]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 fbe8 	bl	80093cc <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8008c02:	fb03 f202 	mul.w	r2, r3, r2
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c0e:	4a33      	ldr	r2, [pc, #204]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008c10:	6093      	str	r3, [r2, #8]
        break;
 8008c12:	e0ba      	b.n	8008d8a <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d102      	bne.n	8008c22 <RadioSetRxGenericConfig+0x20e>
            return -1;
 8008c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c20:	e0b4      	b.n	8008d8c <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d105      	bne.n	8008c38 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8008c32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008c36:	e002      	b.n	8008c3e <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 8008c38:	23ff      	movs	r3, #255	@ 0xff
 8008c3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	bf14      	ite	ne
 8008c46:	2301      	movne	r3, #1
 8008c48:	2300      	moveq	r3, #0
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f000 fd57 	bl	8009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	4618      	mov	r0, r3
 8008c58:	f000 fd61 	bl	800971e <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008c6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8008c76:	4b19      	ldr	r3, [pc, #100]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008c82:	4b16      	ldr	r3, [pc, #88]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008c84:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d010      	beq.n	8008cb4 <RadioSetRxGenericConfig+0x2a0>
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	dc2c      	bgt.n	8008cf0 <RadioSetRxGenericConfig+0x2dc>
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <RadioSetRxGenericConfig+0x28c>
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d005      	beq.n	8008caa <RadioSetRxGenericConfig+0x296>
            break;
 8008c9e:	e027      	b.n	8008cf0 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008ca8:	e023      	b.n	8008cf2 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008caa:	4b0c      	ldr	r3, [pc, #48]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008cac:	2201      	movs	r2, #1
 8008cae:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008cb2:	e01e      	b.n	8008cf2 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008cba:	2b0b      	cmp	r3, #11
 8008cbc:	d004      	beq.n	8008cc8 <RadioSetRxGenericConfig+0x2b4>
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008cc4:	2b0c      	cmp	r3, #12
 8008cc6:	d104      	bne.n	8008cd2 <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008cc8:	4b04      	ldr	r3, [pc, #16]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008cd0:	e00f      	b.n	8008cf2 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008cd2:	4b02      	ldr	r3, [pc, #8]	@ (8008cdc <RadioSetRxGenericConfig+0x2c8>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008cda:	e00a      	b.n	8008cf2 <RadioSetRxGenericConfig+0x2de>
 8008cdc:	20000288 	.word	0x20000288
 8008ce0:	20000284 	.word	0x20000284
 8008ce4:	200002fc 	.word	0x200002fc
 8008ce8:	200002c0 	.word	0x200002c0
 8008cec:	20000296 	.word	0x20000296
            break;
 8008cf0:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008cf2:	4b28      	ldr	r3, [pc, #160]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8008cfc:	4b25      	ldr	r3, [pc, #148]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008cfe:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8008d06:	4b23      	ldr	r3, [pc, #140]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d08:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008d0a:	4a22      	ldr	r2, [pc, #136]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d10:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8008d18:	4b1e      	ldr	r3, [pc, #120]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d1a:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8008d24:	4b1b      	ldr	r3, [pc, #108]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8008d2a:	f7ff f98a 	bl	8008042 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8008d2e:	2001      	movs	r0, #1
 8008d30:	f7fe fb1e 	bl	8007370 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008d34:	4818      	ldr	r0, [pc, #96]	@ (8008d98 <RadioSetRxGenericConfig+0x384>)
 8008d36:	f000 ff87 	bl	8009c48 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008d3a:	4818      	ldr	r0, [pc, #96]	@ (8008d9c <RadioSetRxGenericConfig+0x388>)
 8008d3c:	f001 f852 	bl	8009de4 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8008d40:	4b14      	ldr	r3, [pc, #80]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d10d      	bne.n	8008d66 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8008d4a:	f240 7036 	movw	r0, #1846	@ 0x736
 8008d4e:	f001 f9b1 	bl	800a0b4 <SUBGRF_ReadRegister>
 8008d52:	4603      	mov	r3, r0
 8008d54:	f023 0304 	bic.w	r3, r3, #4
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	f240 7036 	movw	r0, #1846	@ 0x736
 8008d60:	f001 f986 	bl	800a070 <SUBGRF_WriteRegister>
 8008d64:	e00c      	b.n	8008d80 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8008d66:	f240 7036 	movw	r0, #1846	@ 0x736
 8008d6a:	f001 f9a3 	bl	800a0b4 <SUBGRF_ReadRegister>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	f043 0304 	orr.w	r3, r3, #4
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	4619      	mov	r1, r3
 8008d78:	f240 7036 	movw	r0, #1846	@ 0x736
 8008d7c:	f001 f978 	bl	800a070 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8008d80:	4b04      	ldr	r3, [pc, #16]	@ (8008d94 <RadioSetRxGenericConfig+0x380>)
 8008d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d86:	609a      	str	r2, [r3, #8]
        break;
 8008d88:	bf00      	nop
    }
    return status;
 8008d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3730      	adds	r7, #48	@ 0x30
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	20000288 	.word	0x20000288
 8008d98:	200002c0 	.word	0x200002c0
 8008d9c:	20000296 	.word	0x20000296

08008da0 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b08e      	sub	sp, #56	@ 0x38
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	60b9      	str	r1, [r7, #8]
 8008da8:	607b      	str	r3, [r7, #4]
 8008daa:	4603      	mov	r3, r0
 8008dac:	73fb      	strb	r3, [r7, #15]
 8008dae:	4613      	mov	r3, r2
 8008db0:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8008db2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008db6:	2200      	movs	r2, #0
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8008dbc:	f001 fc59 	bl	800a672 <RFW_DeInit>
    switch( modem )
 8008dc0:	7bfb      	ldrb	r3, [r7, #15]
 8008dc2:	2b03      	cmp	r3, #3
 8008dc4:	f200 8205 	bhi.w	80091d2 <RadioSetTxGenericConfig+0x432>
 8008dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8008dd0 <RadioSetTxGenericConfig+0x30>)
 8008dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dce:	bf00      	nop
 8008dd0:	08008f55 	.word	0x08008f55
 8008dd4:	0800909d 	.word	0x0800909d
 8008dd8:	08009195 	.word	0x08009195
 8008ddc:	08008de1 	.word	0x08008de1
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	7c9b      	ldrb	r3, [r3, #18]
 8008de4:	2b08      	cmp	r3, #8
 8008de6:	d902      	bls.n	8008dee <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8008de8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dec:	e206      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	6899      	ldr	r1, [r3, #8]
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	7c9b      	ldrb	r3, [r3, #18]
 8008df6:	461a      	mov	r2, r3
 8008df8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f001 ff7b 	bl	800acf8 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d102      	bne.n	8008e10 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8008e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e0e:	e1f5      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d813      	bhi.n	8008e44 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8008e22:	4b99      	ldr	r3, [pc, #612]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e24:	2203      	movs	r2, #3
 8008e26:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8008e28:	4b97      	ldr	r3, [pc, #604]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e2a:	2203      	movs	r2, #3
 8008e2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a94      	ldr	r2, [pc, #592]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e36:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	7cda      	ldrb	r2, [r3, #19]
 8008e3c:	4b92      	ldr	r3, [pc, #584]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e42:	e017      	b.n	8008e74 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008e4a:	4b8f      	ldr	r3, [pc, #572]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008e50:	4b8d      	ldr	r3, [pc, #564]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a8a      	ldr	r2, [pc, #552]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e5e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	7cda      	ldrb	r2, [r3, #19]
 8008e64:	4b88      	ldr	r3, [pc, #544]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	089b      	lsrs	r3, r3, #2
 8008e70:	4a85      	ldr	r2, [pc, #532]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e72:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	00db      	lsls	r3, r3, #3
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	4b82      	ldr	r3, [pc, #520]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e80:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8008e82:	4b81      	ldr	r3, [pc, #516]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e84:	2204      	movs	r2, #4
 8008e86:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	7c9b      	ldrb	r3, [r3, #18]
 8008e8c:	00db      	lsls	r3, r3, #3
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	4b7d      	ldr	r3, [pc, #500]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e92:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008e94:	4b7c      	ldr	r3, [pc, #496]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	7d9b      	ldrb	r3, [r3, #22]
 8008e9e:	2b02      	cmp	r3, #2
 8008ea0:	d003      	beq.n	8008eaa <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	7d1b      	ldrb	r3, [r3, #20]
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d12b      	bne.n	8008f02 <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	7d5b      	ldrb	r3, [r3, #21]
 8008eae:	2bf1      	cmp	r3, #241	@ 0xf1
 8008eb0:	d00a      	beq.n	8008ec8 <RadioSetTxGenericConfig+0x128>
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	7d5b      	ldrb	r3, [r3, #21]
 8008eb6:	2bf2      	cmp	r3, #242	@ 0xf2
 8008eb8:	d006      	beq.n	8008ec8 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	7d5b      	ldrb	r3, [r3, #21]
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d002      	beq.n	8008ec8 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 8008ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec6:	e199      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8008ed2:	4b6e      	ldr	r3, [pc, #440]	@ (800908c <RadioSetTxGenericConfig+0x2ec>)
 8008ed4:	6819      	ldr	r1, [r3, #0]
 8008ed6:	f107 0320 	add.w	r3, r7, #32
 8008eda:	4a6d      	ldr	r2, [pc, #436]	@ (8009090 <RadioSetTxGenericConfig+0x2f0>)
 8008edc:	4618      	mov	r0, r3
 8008ede:	f001 fbbb 	bl	800a658 <RFW_Init>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d002      	beq.n	8008eee <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 8008ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8008eec:	e186      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008eee:	4b66      	ldr	r3, [pc, #408]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008ef4:	4b64      	ldr	r3, [pc, #400]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008efa:	4b63      	ldr	r3, [pc, #396]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008efc:	2200      	movs	r2, #0
 8008efe:	755a      	strb	r2, [r3, #21]
        {
 8008f00:	e00b      	b.n	8008f1a <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	7d5a      	ldrb	r2, [r3, #21]
 8008f06:	4b60      	ldr	r3, [pc, #384]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f08:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	7d9a      	ldrb	r2, [r3, #22]
 8008f0e:	4b5e      	ldr	r3, [pc, #376]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f10:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	7d1a      	ldrb	r2, [r3, #20]
 8008f16:	4b5c      	ldr	r3, [pc, #368]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f18:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8008f1a:	f7ff f892 	bl	8008042 <RadioStandby>
        RadioSetModem( radio_modem );
 8008f1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fe fa24 	bl	8007370 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008f28:	485a      	ldr	r0, [pc, #360]	@ (8009094 <RadioSetTxGenericConfig+0x2f4>)
 8008f2a:	f000 fe8d 	bl	8009c48 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008f2e:	485a      	ldr	r0, [pc, #360]	@ (8009098 <RadioSetTxGenericConfig+0x2f8>)
 8008f30:	f000 ff58 	bl	8009de4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008f34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f000 fa18 	bl	800936e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	8a1b      	ldrh	r3, [r3, #16]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f000 fa62 	bl	800940c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	899b      	ldrh	r3, [r3, #12]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f000 fa3d 	bl	80093cc <SUBGRF_SetCrcPolynomial>
        break;
 8008f52:	e13f      	b.n	80091d4 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d102      	bne.n	8008f62 <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8008f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008f60:	e14c      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	7c9b      	ldrb	r3, [r3, #18]
 8008f66:	2b08      	cmp	r3, #8
 8008f68:	d902      	bls.n	8008f70 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 8008f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f6e:	e145      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	6899      	ldr	r1, [r3, #8]
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	7c9b      	ldrb	r3, [r3, #18]
 8008f78:	461a      	mov	r2, r3
 8008f7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f001 feba 	bl	800acf8 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008f84:	4b40      	ldr	r3, [pc, #256]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f86:	2200      	movs	r2, #0
 8008f88:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a3d      	ldr	r2, [pc, #244]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f92:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	7cda      	ldrb	r2, [r3, #19]
 8008f98:	4b3b      	ldr	r3, [pc, #236]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008f9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	699b      	ldr	r3, [r3, #24]
 8008fa2:	4a39      	ldr	r2, [pc, #228]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fa4:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008fa6:	4b38      	ldr	r3, [pc, #224]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fa8:	2200      	movs	r2, #0
 8008faa:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	00db      	lsls	r3, r3, #3
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	4b34      	ldr	r3, [pc, #208]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fb8:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8008fba:	4b33      	ldr	r3, [pc, #204]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fbc:	2204      	movs	r2, #4
 8008fbe:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	7c9b      	ldrb	r3, [r3, #18]
 8008fc4:	00db      	lsls	r3, r3, #3
 8008fc6:	b2da      	uxtb	r2, r3
 8008fc8:	4b2f      	ldr	r3, [pc, #188]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fca:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8008fce:	2200      	movs	r2, #0
 8008fd0:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	7d9b      	ldrb	r3, [r3, #22]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d003      	beq.n	8008fe2 <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	7d1b      	ldrb	r3, [r3, #20]
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d12a      	bne.n	8009038 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	7d5b      	ldrb	r3, [r3, #21]
 8008fe6:	2bf1      	cmp	r3, #241	@ 0xf1
 8008fe8:	d00a      	beq.n	8009000 <RadioSetTxGenericConfig+0x260>
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	7d5b      	ldrb	r3, [r3, #21]
 8008fee:	2bf2      	cmp	r3, #242	@ 0xf2
 8008ff0:	d006      	beq.n	8009000 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	7d5b      	ldrb	r3, [r3, #21]
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d002      	beq.n	8009000 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8008ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffe:	e0fd      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8009000:	2301      	movs	r3, #1
 8009002:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8009008:	4b20      	ldr	r3, [pc, #128]	@ (800908c <RadioSetTxGenericConfig+0x2ec>)
 800900a:	6819      	ldr	r1, [r3, #0]
 800900c:	f107 0314 	add.w	r3, r7, #20
 8009010:	4a1f      	ldr	r2, [pc, #124]	@ (8009090 <RadioSetTxGenericConfig+0x2f0>)
 8009012:	4618      	mov	r0, r3
 8009014:	f001 fb20 	bl	800a658 <RFW_Init>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d002      	beq.n	8009024 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 800901e:	f04f 33ff 	mov.w	r3, #4294967295
 8009022:	e0eb      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8009024:	4b18      	ldr	r3, [pc, #96]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8009026:	2200      	movs	r2, #0
 8009028:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800902a:	4b17      	ldr	r3, [pc, #92]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 800902c:	2201      	movs	r2, #1
 800902e:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009030:	4b15      	ldr	r3, [pc, #84]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8009032:	2200      	movs	r2, #0
 8009034:	755a      	strb	r2, [r3, #21]
        {
 8009036:	e00b      	b.n	8009050 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	7d5a      	ldrb	r2, [r3, #21]
 800903c:	4b12      	ldr	r3, [pc, #72]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 800903e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	7d9a      	ldrb	r2, [r3, #22]
 8009044:	4b10      	ldr	r3, [pc, #64]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 8009046:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	7d1a      	ldrb	r2, [r3, #20]
 800904c:	4b0e      	ldr	r3, [pc, #56]	@ (8009088 <RadioSetTxGenericConfig+0x2e8>)
 800904e:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8009050:	f7fe fff7 	bl	8008042 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8009054:	2000      	movs	r0, #0
 8009056:	f7fe f98b 	bl	8007370 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800905a:	480e      	ldr	r0, [pc, #56]	@ (8009094 <RadioSetTxGenericConfig+0x2f4>)
 800905c:	f000 fdf4 	bl	8009c48 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009060:	480d      	ldr	r0, [pc, #52]	@ (8009098 <RadioSetTxGenericConfig+0x2f8>)
 8009062:	f000 febf 	bl	8009de4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009066:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800906a:	4618      	mov	r0, r3
 800906c:	f000 f97f 	bl	800936e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	8a1b      	ldrh	r3, [r3, #16]
 8009074:	4618      	mov	r0, r3
 8009076:	f000 f9c9 	bl	800940c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	899b      	ldrh	r3, [r3, #12]
 800907e:	4618      	mov	r0, r3
 8009080:	f000 f9a4 	bl	80093cc <SUBGRF_SetCrcPolynomial>
        break;
 8009084:	e0a6      	b.n	80091d4 <RadioSetTxGenericConfig+0x434>
 8009086:	bf00      	nop
 8009088:	20000288 	.word	0x20000288
 800908c:	20000284 	.word	0x20000284
 8009090:	200002e4 	.word	0x200002e4
 8009094:	200002c0 	.word	0x200002c0
 8009098:	20000296 	.word	0x20000296
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800909c:	4b59      	ldr	r3, [pc, #356]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	781a      	ldrb	r2, [r3, #0]
 80090a8:	4b56      	ldr	r3, [pc, #344]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	785a      	ldrb	r2, [r3, #1]
 80090b2:	4b54      	ldr	r3, [pc, #336]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	789a      	ldrb	r2, [r3, #2]
 80090bc:	4b51      	ldr	r3, [pc, #324]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090be:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	78db      	ldrb	r3, [r3, #3]
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d010      	beq.n	80090ec <RadioSetTxGenericConfig+0x34c>
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	dc20      	bgt.n	8009110 <RadioSetTxGenericConfig+0x370>
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d002      	beq.n	80090d8 <RadioSetTxGenericConfig+0x338>
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d005      	beq.n	80090e2 <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 80090d6:	e01b      	b.n	8009110 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80090d8:	4b4a      	ldr	r3, [pc, #296]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090da:	2200      	movs	r2, #0
 80090dc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80090e0:	e017      	b.n	8009112 <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80090e2:	4b48      	ldr	r3, [pc, #288]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80090ea:	e012      	b.n	8009112 <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	2b0b      	cmp	r3, #11
 80090f2:	d003      	beq.n	80090fc <RadioSetTxGenericConfig+0x35c>
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	2b0c      	cmp	r3, #12
 80090fa:	d104      	bne.n	8009106 <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80090fc:	4b41      	ldr	r3, [pc, #260]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009104:	e005      	b.n	8009112 <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009106:	4b3f      	ldr	r3, [pc, #252]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 8009108:	2200      	movs	r2, #0
 800910a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800910e:	e000      	b.n	8009112 <RadioSetTxGenericConfig+0x372>
            break;
 8009110:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009112:	4b3c      	ldr	r3, [pc, #240]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 8009114:	2201      	movs	r2, #1
 8009116:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	889a      	ldrh	r2, [r3, #4]
 800911c:	4b39      	ldr	r3, [pc, #228]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 800911e:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	799a      	ldrb	r2, [r3, #6]
 8009124:	4b37      	ldr	r3, [pc, #220]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 8009126:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	79da      	ldrb	r2, [r3, #7]
 800912c:	4b35      	ldr	r3, [pc, #212]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 800912e:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	7a1a      	ldrb	r2, [r3, #8]
 8009136:	4b33      	ldr	r3, [pc, #204]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 8009138:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 800913c:	f7fe ff81 	bl	8008042 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009140:	2001      	movs	r0, #1
 8009142:	f7fe f915 	bl	8007370 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009146:	4830      	ldr	r0, [pc, #192]	@ (8009208 <RadioSetTxGenericConfig+0x468>)
 8009148:	f000 fd7e 	bl	8009c48 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800914c:	482f      	ldr	r0, [pc, #188]	@ (800920c <RadioSetTxGenericConfig+0x46c>)
 800914e:	f000 fe49 	bl	8009de4 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8009152:	4b2c      	ldr	r3, [pc, #176]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 8009154:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009158:	2b06      	cmp	r3, #6
 800915a:	d10d      	bne.n	8009178 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800915c:	f640 0089 	movw	r0, #2185	@ 0x889
 8009160:	f000 ffa8 	bl	800a0b4 <SUBGRF_ReadRegister>
 8009164:	4603      	mov	r3, r0
 8009166:	f023 0304 	bic.w	r3, r3, #4
 800916a:	b2db      	uxtb	r3, r3
 800916c:	4619      	mov	r1, r3
 800916e:	f640 0089 	movw	r0, #2185	@ 0x889
 8009172:	f000 ff7d 	bl	800a070 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 8009176:	e02d      	b.n	80091d4 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009178:	f640 0089 	movw	r0, #2185	@ 0x889
 800917c:	f000 ff9a 	bl	800a0b4 <SUBGRF_ReadRegister>
 8009180:	4603      	mov	r3, r0
 8009182:	f043 0304 	orr.w	r3, r3, #4
 8009186:	b2db      	uxtb	r3, r3
 8009188:	4619      	mov	r1, r3
 800918a:	f640 0089 	movw	r0, #2185	@ 0x889
 800918e:	f000 ff6f 	bl	800a070 <SUBGRF_WriteRegister>
        break;
 8009192:	e01f      	b.n	80091d4 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d004      	beq.n	80091a6 <RadioSetTxGenericConfig+0x406>
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80091a4:	d902      	bls.n	80091ac <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 80091a6:	f04f 33ff 	mov.w	r3, #4294967295
 80091aa:	e027      	b.n	80091fc <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 80091ac:	2003      	movs	r0, #3
 80091ae:	f7fe f8df 	bl	8007370 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80091b2:	4b14      	ldr	r3, [pc, #80]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091b4:	2202      	movs	r2, #2
 80091b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a11      	ldr	r2, [pc, #68]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091c0:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80091c2:	4b10      	ldr	r3, [pc, #64]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091c4:	2216      	movs	r2, #22
 80091c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80091ca:	480f      	ldr	r0, [pc, #60]	@ (8009208 <RadioSetTxGenericConfig+0x468>)
 80091cc:	f000 fd3c 	bl	8009c48 <SUBGRF_SetModulationParams>
        break;
 80091d0:	e000      	b.n	80091d4 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 80091d2:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80091d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091d8:	4618      	mov	r0, r3
 80091da:	f001 f87f 	bl	800a2dc <SUBGRF_SetRfTxPower>
 80091de:	4603      	mov	r3, r0
 80091e0:	461a      	mov	r2, r3
 80091e2:	4b08      	ldr	r3, [pc, #32]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091e4:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80091e8:	4b06      	ldr	r3, [pc, #24]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091ea:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80091ee:	4618      	mov	r0, r3
 80091f0:	f001 fa53 	bl	800a69a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80091f4:	4a03      	ldr	r2, [pc, #12]	@ (8009204 <RadioSetTxGenericConfig+0x464>)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6053      	str	r3, [r2, #4]
    return 0;
 80091fa:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3738      	adds	r7, #56	@ 0x38
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	20000288 	.word	0x20000288
 8009208:	200002c0 	.word	0x200002c0
 800920c:	20000296 	.word	0x20000296

08009210 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 8009210:	b480      	push	{r7}
 8009212:	b085      	sub	sp, #20
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 8009218:	2301      	movs	r3, #1
 800921a:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 800921c:	7bfb      	ldrb	r3, [r7, #15]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	bc80      	pop	{r7}
 8009226:	4770      	bx	lr

08009228 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 8009232:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 8009234:	4618      	mov	r0, r3
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	bc80      	pop	{r7}
 800923c:	4770      	bx	lr
	...

08009240 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d002      	beq.n	8009254 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800924e:	4a1d      	ldr	r2, [pc, #116]	@ (80092c4 <SUBGRF_Init+0x84>)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8009254:	f7f7 fbc8 	bl	80009e8 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8009258:	2002      	movs	r0, #2
 800925a:	f001 f91b 	bl	800a494 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800925e:	4b1a      	ldr	r3, [pc, #104]	@ (80092c8 <SUBGRF_Init+0x88>)
 8009260:	2200      	movs	r2, #0
 8009262:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8009264:	2000      	movs	r0, #0
 8009266:	f000 f97f 	bl	8009568 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800926a:	f001 fc83 	bl	800ab74 <RBI_IsTCXO>
 800926e:	4603      	mov	r3, r0
 8009270:	2b01      	cmp	r3, #1
 8009272:	d10e      	bne.n	8009292 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8009274:	2140      	movs	r1, #64	@ 0x40
 8009276:	2001      	movs	r0, #1
 8009278:	f000 fb8a 	bl	8009990 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800927c:	2100      	movs	r1, #0
 800927e:	f640 1011 	movw	r0, #2321	@ 0x911
 8009282:	f000 fef5 	bl	800a070 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8009286:	237f      	movs	r3, #127	@ 0x7f
 8009288:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800928a:	7b38      	ldrb	r0, [r7, #12]
 800928c:	f000 fa8d 	bl	80097aa <SUBGRF_Calibrate>
 8009290:	e009      	b.n	80092a6 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8009292:	2120      	movs	r1, #32
 8009294:	f640 1011 	movw	r0, #2321	@ 0x911
 8009298:	f000 feea 	bl	800a070 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800929c:	2120      	movs	r1, #32
 800929e:	f640 1012 	movw	r0, #2322	@ 0x912
 80092a2:	f000 fee5 	bl	800a070 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80092a6:	210e      	movs	r1, #14
 80092a8:	f640 101f 	movw	r0, #2335	@ 0x91f
 80092ac:	f000 fee0 	bl	800a070 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 80092b0:	f001 fc44 	bl	800ab3c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80092b4:	4b05      	ldr	r3, [pc, #20]	@ (80092cc <SUBGRF_Init+0x8c>)
 80092b6:	2201      	movs	r2, #1
 80092b8:	701a      	strb	r2, [r3, #0]
}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20000320 	.word	0x20000320
 80092c8:	2000031c 	.word	0x2000031c
 80092cc:	20000314 	.word	0x20000314

080092d0 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80092d0:	b480      	push	{r7}
 80092d2:	af00      	add	r7, sp, #0
    return OperatingMode;
 80092d4:	4b02      	ldr	r3, [pc, #8]	@ (80092e0 <SUBGRF_GetOperatingMode+0x10>)
 80092d6:	781b      	ldrb	r3, [r3, #0]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	46bd      	mov	sp, r7
 80092dc:	bc80      	pop	{r7}
 80092de:	4770      	bx	lr
 80092e0:	20000314 	.word	0x20000314

080092e4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	460b      	mov	r3, r1
 80092ee:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	461a      	mov	r2, r3
 80092f4:	6879      	ldr	r1, [r7, #4]
 80092f6:	2000      	movs	r0, #0
 80092f8:	f000 ff40 	bl	800a17c <SUBGRF_WriteBuffer>
}
 80092fc:	bf00      	nop
 80092fe:	3708      	adds	r7, #8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b086      	sub	sp, #24
 8009308:	af00      	add	r7, sp, #0
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	4613      	mov	r3, r2
 8009310:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8009312:	2300      	movs	r3, #0
 8009314:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8009316:	f107 0317 	add.w	r3, r7, #23
 800931a:	4619      	mov	r1, r3
 800931c:	68b8      	ldr	r0, [r7, #8]
 800931e:	f000 fe29 	bl	8009f74 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	79fa      	ldrb	r2, [r7, #7]
 8009328:	429a      	cmp	r2, r3
 800932a:	d201      	bcs.n	8009330 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800932c:	2301      	movs	r3, #1
 800932e:	e007      	b.n	8009340 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8009330:	7df8      	ldrb	r0, [r7, #23]
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	461a      	mov	r2, r3
 8009338:	68f9      	ldr	r1, [r7, #12]
 800933a:	f000 ff41 	bl	800a1c0 <SUBGRF_ReadBuffer>

    return 0;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3718      	adds	r7, #24
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b084      	sub	sp, #16
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	460b      	mov	r3, r1
 8009352:	607a      	str	r2, [r7, #4]
 8009354:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8009356:	7afb      	ldrb	r3, [r7, #11]
 8009358:	4619      	mov	r1, r3
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f7ff ffc2 	bl	80092e4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 f91d 	bl	80095a0 <SUBGRF_SetTx>
}
 8009366:	bf00      	nop
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}

0800936e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800936e:	b580      	push	{r7, lr}
 8009370:	b082      	sub	sp, #8
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8009376:	2208      	movs	r2, #8
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 800937e:	f000 feb9 	bl	800a0f4 <SUBGRF_WriteRegisters>
    return 0;
 8009382:	2300      	movs	r3, #0
}
 8009384:	4618      	mov	r0, r3
 8009386:	3708      	adds	r7, #8
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	4603      	mov	r3, r0
 8009394:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8009396:	88fb      	ldrh	r3, [r7, #6]
 8009398:	0a1b      	lsrs	r3, r3, #8
 800939a:	b29b      	uxth	r3, r3
 800939c:	b2db      	uxtb	r3, r3
 800939e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80093a0:	88fb      	ldrh	r3, [r7, #6]
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80093a6:	f000 fb77 	bl	8009a98 <SUBGRF_GetPacketType>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d108      	bne.n	80093c2 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80093b0:	f107 030c 	add.w	r3, r7, #12
 80093b4:	2202      	movs	r2, #2
 80093b6:	4619      	mov	r1, r3
 80093b8:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 80093bc:	f000 fe9a 	bl	800a0f4 <SUBGRF_WriteRegisters>
            break;
 80093c0:	e000      	b.n	80093c4 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80093c2:	bf00      	nop
    }
}
 80093c4:	bf00      	nop
 80093c6:	3710      	adds	r7, #16
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	4603      	mov	r3, r0
 80093d4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80093d6:	88fb      	ldrh	r3, [r7, #6]
 80093d8:	0a1b      	lsrs	r3, r3, #8
 80093da:	b29b      	uxth	r3, r3
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80093e0:	88fb      	ldrh	r3, [r7, #6]
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80093e6:	f000 fb57 	bl	8009a98 <SUBGRF_GetPacketType>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d108      	bne.n	8009402 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80093f0:	f107 030c 	add.w	r3, r7, #12
 80093f4:	2202      	movs	r2, #2
 80093f6:	4619      	mov	r1, r3
 80093f8:	f240 60be 	movw	r0, #1726	@ 0x6be
 80093fc:	f000 fe7a 	bl	800a0f4 <SUBGRF_WriteRegisters>
            break;
 8009400:	e000      	b.n	8009404 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8009402:	bf00      	nop
    }
}
 8009404:	bf00      	nop
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	4603      	mov	r3, r0
 8009414:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8009416:	2300      	movs	r3, #0
 8009418:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800941a:	f000 fb3d 	bl	8009a98 <SUBGRF_GetPacketType>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d121      	bne.n	8009468 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8009424:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009428:	f000 fe44 	bl	800a0b4 <SUBGRF_ReadRegister>
 800942c:	4603      	mov	r3, r0
 800942e:	f023 0301 	bic.w	r3, r3, #1
 8009432:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8009434:	88fb      	ldrh	r3, [r7, #6]
 8009436:	0a1b      	lsrs	r3, r3, #8
 8009438:	b29b      	uxth	r3, r3
 800943a:	b25b      	sxtb	r3, r3
 800943c:	f003 0301 	and.w	r3, r3, #1
 8009440:	b25a      	sxtb	r2, r3
 8009442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009446:	4313      	orrs	r3, r2
 8009448:	b25b      	sxtb	r3, r3
 800944a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800944c:	7bfb      	ldrb	r3, [r7, #15]
 800944e:	4619      	mov	r1, r3
 8009450:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009454:	f000 fe0c 	bl	800a070 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8009458:	88fb      	ldrh	r3, [r7, #6]
 800945a:	b2db      	uxtb	r3, r3
 800945c:	4619      	mov	r1, r3
 800945e:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 8009462:	f000 fe05 	bl	800a070 <SUBGRF_WriteRegister>
            break;
 8009466:	e000      	b.n	800946a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8009468:	bf00      	nop
    }
}
 800946a:	bf00      	nop
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b082      	sub	sp, #8
 8009476:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8009478:	2300      	movs	r3, #0
 800947a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800947c:	2300      	movs	r3, #0
 800947e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8009480:	2300      	movs	r3, #0
 8009482:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8009484:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009488:	f000 fe14 	bl	800a0b4 <SUBGRF_ReadRegister>
 800948c:	4603      	mov	r3, r0
 800948e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8009490:	79fb      	ldrb	r3, [r7, #7]
 8009492:	f023 0301 	bic.w	r3, r3, #1
 8009496:	b2db      	uxtb	r3, r3
 8009498:	4619      	mov	r1, r3
 800949a:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800949e:	f000 fde7 	bl	800a070 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80094a2:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 80094a6:	f000 fe05 	bl	800a0b4 <SUBGRF_ReadRegister>
 80094aa:	4603      	mov	r3, r0
 80094ac:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 80094ae:	79bb      	ldrb	r3, [r7, #6]
 80094b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	4619      	mov	r1, r3
 80094b8:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 80094bc:	f000 fdd8 	bl	800a070 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80094c0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80094c4:	f000 f88c 	bl	80095e0 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80094c8:	463b      	mov	r3, r7
 80094ca:	2204      	movs	r2, #4
 80094cc:	4619      	mov	r1, r3
 80094ce:	f640 0019 	movw	r0, #2073	@ 0x819
 80094d2:	f000 fe31 	bl	800a138 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80094d6:	2000      	movs	r0, #0
 80094d8:	f000 f846 	bl	8009568 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	4619      	mov	r1, r3
 80094e0:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 80094e4:	f000 fdc4 	bl	800a070 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80094e8:	79bb      	ldrb	r3, [r7, #6]
 80094ea:	4619      	mov	r1, r3
 80094ec:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 80094f0:	f000 fdbe 	bl	800a070 <SUBGRF_WriteRegister>

    return number;
 80094f4:	683b      	ldr	r3, [r7, #0]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3708      	adds	r7, #8
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
	...

08009500 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8009508:	2000      	movs	r0, #0
 800950a:	f001 fb1e 	bl	800ab4a <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800950e:	2002      	movs	r0, #2
 8009510:	f000 ffc0 	bl	800a494 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009514:	793b      	ldrb	r3, [r7, #4]
 8009516:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800951a:	b2db      	uxtb	r3, r3
 800951c:	b25b      	sxtb	r3, r3
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8009522:	793b      	ldrb	r3, [r7, #4]
 8009524:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009528:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800952a:	b25b      	sxtb	r3, r3
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	b25b      	sxtb	r3, r3
 8009530:	4313      	orrs	r3, r2
 8009532:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8009534:	793b      	ldrb	r3, [r7, #4]
 8009536:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800953a:	b2db      	uxtb	r3, r3
 800953c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800953e:	4313      	orrs	r3, r2
 8009540:	b25b      	sxtb	r3, r3
 8009542:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009544:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8009546:	f107 030f 	add.w	r3, r7, #15
 800954a:	2201      	movs	r2, #1
 800954c:	4619      	mov	r1, r3
 800954e:	2084      	movs	r0, #132	@ 0x84
 8009550:	f000 fe58 	bl	800a204 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8009554:	4b03      	ldr	r3, [pc, #12]	@ (8009564 <SUBGRF_SetSleep+0x64>)
 8009556:	2200      	movs	r2, #0
 8009558:	701a      	strb	r2, [r3, #0]
}
 800955a:	bf00      	nop
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	20000314 	.word	0x20000314

08009568 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	4603      	mov	r3, r0
 8009570:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8009572:	1dfb      	adds	r3, r7, #7
 8009574:	2201      	movs	r2, #1
 8009576:	4619      	mov	r1, r3
 8009578:	2080      	movs	r0, #128	@ 0x80
 800957a:	f000 fe43 	bl	800a204 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800957e:	79fb      	ldrb	r3, [r7, #7]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d103      	bne.n	800958c <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8009584:	4b05      	ldr	r3, [pc, #20]	@ (800959c <SUBGRF_SetStandby+0x34>)
 8009586:	2201      	movs	r2, #1
 8009588:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800958a:	e002      	b.n	8009592 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800958c:	4b03      	ldr	r3, [pc, #12]	@ (800959c <SUBGRF_SetStandby+0x34>)
 800958e:	2202      	movs	r2, #2
 8009590:	701a      	strb	r2, [r3, #0]
}
 8009592:	bf00      	nop
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	20000314 	.word	0x20000314

080095a0 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80095a8:	4b0c      	ldr	r3, [pc, #48]	@ (80095dc <SUBGRF_SetTx+0x3c>)
 80095aa:	2204      	movs	r2, #4
 80095ac:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	0c1b      	lsrs	r3, r3, #16
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	0a1b      	lsrs	r3, r3, #8
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80095c4:	f107 030c 	add.w	r3, r7, #12
 80095c8:	2203      	movs	r2, #3
 80095ca:	4619      	mov	r1, r3
 80095cc:	2083      	movs	r0, #131	@ 0x83
 80095ce:	f000 fe19 	bl	800a204 <SUBGRF_WriteCommand>
}
 80095d2:	bf00      	nop
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	20000314 	.word	0x20000314

080095e0 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80095e8:	4b0c      	ldr	r3, [pc, #48]	@ (800961c <SUBGRF_SetRx+0x3c>)
 80095ea:	2205      	movs	r2, #5
 80095ec:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	0c1b      	lsrs	r3, r3, #16
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	0a1b      	lsrs	r3, r3, #8
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	b2db      	uxtb	r3, r3
 8009602:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8009604:	f107 030c 	add.w	r3, r7, #12
 8009608:	2203      	movs	r2, #3
 800960a:	4619      	mov	r1, r3
 800960c:	2082      	movs	r0, #130	@ 0x82
 800960e:	f000 fdf9 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009612:	bf00      	nop
 8009614:	3710      	adds	r7, #16
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	20000314 	.word	0x20000314

08009620 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009628:	4b0e      	ldr	r3, [pc, #56]	@ (8009664 <SUBGRF_SetRxBoosted+0x44>)
 800962a:	2205      	movs	r2, #5
 800962c:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800962e:	2197      	movs	r1, #151	@ 0x97
 8009630:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 8009634:	f000 fd1c 	bl	800a070 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	0c1b      	lsrs	r3, r3, #16
 800963c:	b2db      	uxtb	r3, r3
 800963e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	0a1b      	lsrs	r3, r3, #8
 8009644:	b2db      	uxtb	r3, r3
 8009646:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	b2db      	uxtb	r3, r3
 800964c:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800964e:	f107 030c 	add.w	r3, r7, #12
 8009652:	2203      	movs	r2, #3
 8009654:	4619      	mov	r1, r3
 8009656:	2082      	movs	r0, #130	@ 0x82
 8009658:	f000 fdd4 	bl	800a204 <SUBGRF_WriteCommand>
}
 800965c:	bf00      	nop
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	20000314 	.word	0x20000314

08009668 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	0c1b      	lsrs	r3, r3, #16
 8009676:	b2db      	uxtb	r3, r3
 8009678:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	0a1b      	lsrs	r3, r3, #8
 800967e:	b2db      	uxtb	r3, r3
 8009680:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	0c1b      	lsrs	r3, r3, #16
 800968c:	b2db      	uxtb	r3, r3
 800968e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	0a1b      	lsrs	r3, r3, #8
 8009694:	b2db      	uxtb	r3, r3
 8009696:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800969e:	f107 0308 	add.w	r3, r7, #8
 80096a2:	2206      	movs	r2, #6
 80096a4:	4619      	mov	r1, r3
 80096a6:	2094      	movs	r0, #148	@ 0x94
 80096a8:	f000 fdac 	bl	800a204 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 80096ac:	4b03      	ldr	r3, [pc, #12]	@ (80096bc <SUBGRF_SetRxDutyCycle+0x54>)
 80096ae:	2206      	movs	r2, #6
 80096b0:	701a      	strb	r2, [r3, #0]
}
 80096b2:	bf00      	nop
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	20000314 	.word	0x20000314

080096c0 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80096c4:	2200      	movs	r2, #0
 80096c6:	2100      	movs	r1, #0
 80096c8:	20c5      	movs	r0, #197	@ 0xc5
 80096ca:	f000 fd9b 	bl	800a204 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 80096ce:	4b02      	ldr	r3, [pc, #8]	@ (80096d8 <SUBGRF_SetCad+0x18>)
 80096d0:	2207      	movs	r2, #7
 80096d2:	701a      	strb	r2, [r3, #0]
}
 80096d4:	bf00      	nop
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	20000314 	.word	0x20000314

080096dc <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80096e0:	2200      	movs	r2, #0
 80096e2:	2100      	movs	r1, #0
 80096e4:	20d1      	movs	r0, #209	@ 0xd1
 80096e6:	f000 fd8d 	bl	800a204 <SUBGRF_WriteCommand>
}
 80096ea:	bf00      	nop
 80096ec:	bd80      	pop	{r7, pc}

080096ee <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 80096f2:	2200      	movs	r2, #0
 80096f4:	2100      	movs	r1, #0
 80096f6:	20d2      	movs	r0, #210	@ 0xd2
 80096f8:	f000 fd84 	bl	800a204 <SUBGRF_WriteCommand>
}
 80096fc:	bf00      	nop
 80096fe:	bd80      	pop	{r7, pc}

08009700 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	4603      	mov	r3, r0
 8009708:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800970a:	1dfb      	adds	r3, r7, #7
 800970c:	2201      	movs	r2, #1
 800970e:	4619      	mov	r1, r3
 8009710:	209f      	movs	r0, #159	@ 0x9f
 8009712:	f000 fd77 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009716:	bf00      	nop
 8009718:	3708      	adds	r7, #8
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	4603      	mov	r3, r0
 8009726:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8009728:	1dfb      	adds	r3, r7, #7
 800972a:	2201      	movs	r2, #1
 800972c:	4619      	mov	r1, r3
 800972e:	20a0      	movs	r0, #160	@ 0xa0
 8009730:	f000 fd68 	bl	800a204 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8009734:	79fb      	ldrb	r3, [r7, #7]
 8009736:	2b3f      	cmp	r3, #63	@ 0x3f
 8009738:	d91c      	bls.n	8009774 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	085b      	lsrs	r3, r3, #1
 800973e:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8009740:	2300      	movs	r3, #0
 8009742:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8009744:	2300      	movs	r3, #0
 8009746:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8009748:	e005      	b.n	8009756 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800974a:	7bfb      	ldrb	r3, [r7, #15]
 800974c:	089b      	lsrs	r3, r3, #2
 800974e:	73fb      	strb	r3, [r7, #15]
            exp++;
 8009750:	7bbb      	ldrb	r3, [r7, #14]
 8009752:	3301      	adds	r3, #1
 8009754:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8009756:	7bfb      	ldrb	r3, [r7, #15]
 8009758:	2b1f      	cmp	r3, #31
 800975a:	d8f6      	bhi.n	800974a <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800975c:	7bfb      	ldrb	r3, [r7, #15]
 800975e:	00db      	lsls	r3, r3, #3
 8009760:	b2da      	uxtb	r2, r3
 8009762:	7bbb      	ldrb	r3, [r7, #14]
 8009764:	4413      	add	r3, r2
 8009766:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8009768:	7b7b      	ldrb	r3, [r7, #13]
 800976a:	4619      	mov	r1, r3
 800976c:	f240 7006 	movw	r0, #1798	@ 0x706
 8009770:	f000 fc7e 	bl	800a070 <SUBGRF_WriteRegister>
    }
}
 8009774:	bf00      	nop
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8009782:	f001 f9fe 	bl	800ab82 <RBI_IsDCDC>
 8009786:	4603      	mov	r3, r0
 8009788:	2b01      	cmp	r3, #1
 800978a:	d102      	bne.n	8009792 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800978c:	2301      	movs	r3, #1
 800978e:	71fb      	strb	r3, [r7, #7]
 8009790:	e001      	b.n	8009796 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8009792:	2300      	movs	r3, #0
 8009794:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8009796:	1dfb      	adds	r3, r7, #7
 8009798:	2201      	movs	r2, #1
 800979a:	4619      	mov	r1, r3
 800979c:	2096      	movs	r0, #150	@ 0x96
 800979e:	f000 fd31 	bl	800a204 <SUBGRF_WriteCommand>
}
 80097a2:	bf00      	nop
 80097a4:	3708      	adds	r7, #8
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80097b2:	793b      	ldrb	r3, [r7, #4]
 80097b4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	b25b      	sxtb	r3, r3
 80097bc:	019b      	lsls	r3, r3, #6
 80097be:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80097c0:	793b      	ldrb	r3, [r7, #4]
 80097c2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80097c6:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80097c8:	b25b      	sxtb	r3, r3
 80097ca:	015b      	lsls	r3, r3, #5
 80097cc:	b25b      	sxtb	r3, r3
 80097ce:	4313      	orrs	r3, r2
 80097d0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80097d2:	793b      	ldrb	r3, [r7, #4]
 80097d4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80097d8:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80097da:	b25b      	sxtb	r3, r3
 80097dc:	011b      	lsls	r3, r3, #4
 80097de:	b25b      	sxtb	r3, r3
 80097e0:	4313      	orrs	r3, r2
 80097e2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80097e4:	793b      	ldrb	r3, [r7, #4]
 80097e6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80097ea:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80097ec:	b25b      	sxtb	r3, r3
 80097ee:	00db      	lsls	r3, r3, #3
 80097f0:	b25b      	sxtb	r3, r3
 80097f2:	4313      	orrs	r3, r2
 80097f4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80097f6:	793b      	ldrb	r3, [r7, #4]
 80097f8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80097fc:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80097fe:	b25b      	sxtb	r3, r3
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	b25b      	sxtb	r3, r3
 8009804:	4313      	orrs	r3, r2
 8009806:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8009808:	793b      	ldrb	r3, [r7, #4]
 800980a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800980e:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8009810:	b25b      	sxtb	r3, r3
 8009812:	005b      	lsls	r3, r3, #1
 8009814:	b25b      	sxtb	r3, r3
 8009816:	4313      	orrs	r3, r2
 8009818:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800981a:	793b      	ldrb	r3, [r7, #4]
 800981c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009820:	b2db      	uxtb	r3, r3
 8009822:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8009824:	4313      	orrs	r3, r2
 8009826:	b25b      	sxtb	r3, r3
 8009828:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800982a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800982c:	f107 030f 	add.w	r3, r7, #15
 8009830:	2201      	movs	r2, #1
 8009832:	4619      	mov	r1, r3
 8009834:	2089      	movs	r0, #137	@ 0x89
 8009836:	f000 fce5 	bl	800a204 <SUBGRF_WriteCommand>
}
 800983a:	bf00      	nop
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a1d      	ldr	r2, [pc, #116]	@ (80098c4 <SUBGRF_CalibrateImage+0x80>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d904      	bls.n	800985e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8009854:	23e1      	movs	r3, #225	@ 0xe1
 8009856:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8009858:	23e9      	movs	r3, #233	@ 0xe9
 800985a:	737b      	strb	r3, [r7, #13]
 800985c:	e027      	b.n	80098ae <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a19      	ldr	r2, [pc, #100]	@ (80098c8 <SUBGRF_CalibrateImage+0x84>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d904      	bls.n	8009870 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8009866:	23d7      	movs	r3, #215	@ 0xd7
 8009868:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800986a:	23db      	movs	r3, #219	@ 0xdb
 800986c:	737b      	strb	r3, [r7, #13]
 800986e:	e01e      	b.n	80098ae <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4a16      	ldr	r2, [pc, #88]	@ (80098cc <SUBGRF_CalibrateImage+0x88>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d904      	bls.n	8009882 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8009878:	23c1      	movs	r3, #193	@ 0xc1
 800987a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800987c:	23c5      	movs	r3, #197	@ 0xc5
 800987e:	737b      	strb	r3, [r7, #13]
 8009880:	e015      	b.n	80098ae <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a12      	ldr	r2, [pc, #72]	@ (80098d0 <SUBGRF_CalibrateImage+0x8c>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d904      	bls.n	8009894 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800988a:	2375      	movs	r3, #117	@ 0x75
 800988c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800988e:	2381      	movs	r3, #129	@ 0x81
 8009890:	737b      	strb	r3, [r7, #13]
 8009892:	e00c      	b.n	80098ae <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a0f      	ldr	r2, [pc, #60]	@ (80098d4 <SUBGRF_CalibrateImage+0x90>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d904      	bls.n	80098a6 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 800989c:	236b      	movs	r3, #107	@ 0x6b
 800989e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80098a0:	236f      	movs	r3, #111	@ 0x6f
 80098a2:	737b      	strb	r3, [r7, #13]
 80098a4:	e003      	b.n	80098ae <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 80098a6:	2329      	movs	r3, #41	@ 0x29
 80098a8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 80098aa:	232b      	movs	r3, #43	@ 0x2b
 80098ac:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80098ae:	f107 030c 	add.w	r3, r7, #12
 80098b2:	2202      	movs	r2, #2
 80098b4:	4619      	mov	r1, r3
 80098b6:	2098      	movs	r0, #152	@ 0x98
 80098b8:	f000 fca4 	bl	800a204 <SUBGRF_WriteCommand>
}
 80098bc:	bf00      	nop
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	35a4e900 	.word	0x35a4e900
 80098c8:	32a9f880 	.word	0x32a9f880
 80098cc:	2de54480 	.word	0x2de54480
 80098d0:	1b6b0b00 	.word	0x1b6b0b00
 80098d4:	1954fc40 	.word	0x1954fc40

080098d8 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80098d8:	b590      	push	{r4, r7, lr}
 80098da:	b085      	sub	sp, #20
 80098dc:	af00      	add	r7, sp, #0
 80098de:	4604      	mov	r4, r0
 80098e0:	4608      	mov	r0, r1
 80098e2:	4611      	mov	r1, r2
 80098e4:	461a      	mov	r2, r3
 80098e6:	4623      	mov	r3, r4
 80098e8:	71fb      	strb	r3, [r7, #7]
 80098ea:	4603      	mov	r3, r0
 80098ec:	71bb      	strb	r3, [r7, #6]
 80098ee:	460b      	mov	r3, r1
 80098f0:	717b      	strb	r3, [r7, #5]
 80098f2:	4613      	mov	r3, r2
 80098f4:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80098f6:	79fb      	ldrb	r3, [r7, #7]
 80098f8:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80098fa:	79bb      	ldrb	r3, [r7, #6]
 80098fc:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80098fe:	797b      	ldrb	r3, [r7, #5]
 8009900:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8009902:	793b      	ldrb	r3, [r7, #4]
 8009904:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8009906:	f107 030c 	add.w	r3, r7, #12
 800990a:	2204      	movs	r2, #4
 800990c:	4619      	mov	r1, r3
 800990e:	2095      	movs	r0, #149	@ 0x95
 8009910:	f000 fc78 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009914:	bf00      	nop
 8009916:	3714      	adds	r7, #20
 8009918:	46bd      	mov	sp, r7
 800991a:	bd90      	pop	{r4, r7, pc}

0800991c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800991c:	b590      	push	{r4, r7, lr}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	4604      	mov	r4, r0
 8009924:	4608      	mov	r0, r1
 8009926:	4611      	mov	r1, r2
 8009928:	461a      	mov	r2, r3
 800992a:	4623      	mov	r3, r4
 800992c:	80fb      	strh	r3, [r7, #6]
 800992e:	4603      	mov	r3, r0
 8009930:	80bb      	strh	r3, [r7, #4]
 8009932:	460b      	mov	r3, r1
 8009934:	807b      	strh	r3, [r7, #2]
 8009936:	4613      	mov	r3, r2
 8009938:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800993a:	88fb      	ldrh	r3, [r7, #6]
 800993c:	0a1b      	lsrs	r3, r3, #8
 800993e:	b29b      	uxth	r3, r3
 8009940:	b2db      	uxtb	r3, r3
 8009942:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8009944:	88fb      	ldrh	r3, [r7, #6]
 8009946:	b2db      	uxtb	r3, r3
 8009948:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800994a:	88bb      	ldrh	r3, [r7, #4]
 800994c:	0a1b      	lsrs	r3, r3, #8
 800994e:	b29b      	uxth	r3, r3
 8009950:	b2db      	uxtb	r3, r3
 8009952:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8009954:	88bb      	ldrh	r3, [r7, #4]
 8009956:	b2db      	uxtb	r3, r3
 8009958:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800995a:	887b      	ldrh	r3, [r7, #2]
 800995c:	0a1b      	lsrs	r3, r3, #8
 800995e:	b29b      	uxth	r3, r3
 8009960:	b2db      	uxtb	r3, r3
 8009962:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8009964:	887b      	ldrh	r3, [r7, #2]
 8009966:	b2db      	uxtb	r3, r3
 8009968:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800996a:	883b      	ldrh	r3, [r7, #0]
 800996c:	0a1b      	lsrs	r3, r3, #8
 800996e:	b29b      	uxth	r3, r3
 8009970:	b2db      	uxtb	r3, r3
 8009972:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8009974:	883b      	ldrh	r3, [r7, #0]
 8009976:	b2db      	uxtb	r3, r3
 8009978:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800997a:	f107 0308 	add.w	r3, r7, #8
 800997e:	2208      	movs	r2, #8
 8009980:	4619      	mov	r1, r3
 8009982:	2008      	movs	r0, #8
 8009984:	f000 fc3e 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009988:	bf00      	nop
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	bd90      	pop	{r4, r7, pc}

08009990 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	4603      	mov	r3, r0
 8009998:	6039      	str	r1, [r7, #0]
 800999a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800999c:	79fb      	ldrb	r3, [r7, #7]
 800999e:	f003 0307 	and.w	r3, r3, #7
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	0c1b      	lsrs	r3, r3, #16
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	0a1b      	lsrs	r3, r3, #8
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80099bc:	f107 030c 	add.w	r3, r7, #12
 80099c0:	2204      	movs	r2, #4
 80099c2:	4619      	mov	r1, r3
 80099c4:	2097      	movs	r0, #151	@ 0x97
 80099c6:	f000 fc1d 	bl	800a204 <SUBGRF_WriteCommand>
}
 80099ca:	bf00      	nop
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
	...

080099d4 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 80099d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80099d8:	b084      	sub	sp, #16
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80099de:	2300      	movs	r3, #0
 80099e0:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 80099e2:	4b1d      	ldr	r3, [pc, #116]	@ (8009a58 <SUBGRF_SetRfFrequency+0x84>)
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	f083 0301 	eor.w	r3, r3, #1
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d005      	beq.n	80099fc <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f7ff ff27 	bl	8009844 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80099f6:	4b18      	ldr	r3, [pc, #96]	@ (8009a58 <SUBGRF_SetRfFrequency+0x84>)
 80099f8:	2201      	movs	r2, #1
 80099fa:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	461c      	mov	r4, r3
 8009a02:	4615      	mov	r5, r2
 8009a04:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8009a08:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009a0c:	4a13      	ldr	r2, [pc, #76]	@ (8009a5c <SUBGRF_SetRfFrequency+0x88>)
 8009a0e:	f04f 0300 	mov.w	r3, #0
 8009a12:	4640      	mov	r0, r8
 8009a14:	4649      	mov	r1, r9
 8009a16:	f7f6 fbb7 	bl	8000188 <__aeabi_uldivmod>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4613      	mov	r3, r2
 8009a20:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	0e1b      	lsrs	r3, r3, #24
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	0c1b      	lsrs	r3, r3, #16
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	0a1b      	lsrs	r3, r3, #8
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8009a40:	f107 0308 	add.w	r3, r7, #8
 8009a44:	2204      	movs	r2, #4
 8009a46:	4619      	mov	r1, r3
 8009a48:	2086      	movs	r0, #134	@ 0x86
 8009a4a:	f000 fbdb 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009a4e:	bf00      	nop
 8009a50:	3710      	adds	r7, #16
 8009a52:	46bd      	mov	sp, r7
 8009a54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009a58:	2000031c 	.word	0x2000031c
 8009a5c:	01e84800 	.word	0x01e84800

08009a60 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	4603      	mov	r3, r0
 8009a68:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8009a6a:	79fa      	ldrb	r2, [r7, #7]
 8009a6c:	4b09      	ldr	r3, [pc, #36]	@ (8009a94 <SUBGRF_SetPacketType+0x34>)
 8009a6e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8009a70:	79fb      	ldrb	r3, [r7, #7]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d104      	bne.n	8009a80 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8009a76:	2100      	movs	r1, #0
 8009a78:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009a7c:	f000 faf8 	bl	800a070 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8009a80:	1dfb      	adds	r3, r7, #7
 8009a82:	2201      	movs	r2, #1
 8009a84:	4619      	mov	r1, r3
 8009a86:	208a      	movs	r0, #138	@ 0x8a
 8009a88:	f000 fbbc 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009a8c:	bf00      	nop
 8009a8e:	3708      	adds	r7, #8
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	20000315 	.word	0x20000315

08009a98 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8009a98:	b480      	push	{r7}
 8009a9a:	af00      	add	r7, sp, #0
    return PacketType;
 8009a9c:	4b02      	ldr	r3, [pc, #8]	@ (8009aa8 <SUBGRF_GetPacketType+0x10>)
 8009a9e:	781b      	ldrb	r3, [r3, #0]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bc80      	pop	{r7}
 8009aa6:	4770      	bx	lr
 8009aa8:	20000315 	.word	0x20000315

08009aac <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	71fb      	strb	r3, [r7, #7]
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	71bb      	strb	r3, [r7, #6]
 8009aba:	4613      	mov	r3, r2
 8009abc:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8009abe:	79fb      	ldrb	r3, [r7, #7]
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d149      	bne.n	8009b58 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	f001 f863 	bl	800ab90 <RBI_GetRFOMaxPowerConfig>
 8009aca:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8009acc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	da01      	bge.n	8009ada <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2b0e      	cmp	r3, #14
 8009ade:	d10e      	bne.n	8009afe <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	2004      	movs	r0, #4
 8009ae8:	f7ff fef6 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009aec:	79ba      	ldrb	r2, [r7, #6]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	1ad3      	subs	r3, r2, r3
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	330e      	adds	r3, #14
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	71bb      	strb	r3, [r7, #6]
 8009afc:	e01f      	b.n	8009b3e <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2b0a      	cmp	r3, #10
 8009b02:	d10e      	bne.n	8009b22 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8009b04:	2301      	movs	r3, #1
 8009b06:	2201      	movs	r2, #1
 8009b08:	2100      	movs	r1, #0
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	f7ff fee4 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8009b10:	79ba      	ldrb	r2, [r7, #6]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	330d      	adds	r3, #13
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	71bb      	strb	r3, [r7, #6]
 8009b20:	e00d      	b.n	8009b3e <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8009b22:	2301      	movs	r3, #1
 8009b24:	2201      	movs	r2, #1
 8009b26:	2100      	movs	r1, #0
 8009b28:	2007      	movs	r0, #7
 8009b2a:	f7ff fed5 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009b2e:	79ba      	ldrb	r2, [r7, #6]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	1ad3      	subs	r3, r2, r3
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	330e      	adds	r3, #14
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8009b3e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009b42:	f113 0f11 	cmn.w	r3, #17
 8009b46:	da01      	bge.n	8009b4c <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8009b48:	23ef      	movs	r3, #239	@ 0xef
 8009b4a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8009b4c:	2118      	movs	r1, #24
 8009b4e:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009b52:	f000 fa8d 	bl	800a070 <SUBGRF_WriteRegister>
 8009b56:	e067      	b.n	8009c28 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8009b58:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009b5c:	f000 faaa 	bl	800a0b4 <SUBGRF_ReadRegister>
 8009b60:	4603      	mov	r3, r0
 8009b62:	f043 031e 	orr.w	r3, r3, #30
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	4619      	mov	r1, r3
 8009b6a:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009b6e:	f000 fa7f 	bl	800a070 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8009b72:	2001      	movs	r0, #1
 8009b74:	f001 f80c 	bl	800ab90 <RBI_GetRFOMaxPowerConfig>
 8009b78:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8009b7a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009b7e:	68fa      	ldr	r2, [r7, #12]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	da01      	bge.n	8009b88 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2b14      	cmp	r3, #20
 8009b8c:	d10e      	bne.n	8009bac <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8009b8e:	2301      	movs	r3, #1
 8009b90:	2200      	movs	r2, #0
 8009b92:	2105      	movs	r1, #5
 8009b94:	2003      	movs	r0, #3
 8009b96:	f7ff fe9f 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009b9a:	79ba      	ldrb	r2, [r7, #6]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	3316      	adds	r3, #22
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	71bb      	strb	r3, [r7, #6]
 8009baa:	e031      	b.n	8009c10 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2b11      	cmp	r3, #17
 8009bb0:	d10e      	bne.n	8009bd0 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	2103      	movs	r1, #3
 8009bb8:	2002      	movs	r0, #2
 8009bba:	f7ff fe8d 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009bbe:	79ba      	ldrb	r2, [r7, #6]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	1ad3      	subs	r3, r2, r3
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	3316      	adds	r3, #22
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	71bb      	strb	r3, [r7, #6]
 8009bce:	e01f      	b.n	8009c10 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2b0e      	cmp	r3, #14
 8009bd4:	d10e      	bne.n	8009bf4 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	2200      	movs	r2, #0
 8009bda:	2102      	movs	r1, #2
 8009bdc:	2002      	movs	r0, #2
 8009bde:	f7ff fe7b 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009be2:	79ba      	ldrb	r2, [r7, #6]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	330e      	adds	r3, #14
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	71bb      	strb	r3, [r7, #6]
 8009bf2:	e00d      	b.n	8009c10 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2107      	movs	r1, #7
 8009bfa:	2004      	movs	r0, #4
 8009bfc:	f7ff fe6c 	bl	80098d8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009c00:	79ba      	ldrb	r2, [r7, #6]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	1ad3      	subs	r3, r2, r3
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	3316      	adds	r3, #22
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8009c10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009c14:	f113 0f09 	cmn.w	r3, #9
 8009c18:	da01      	bge.n	8009c1e <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8009c1a:	23f7      	movs	r3, #247	@ 0xf7
 8009c1c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8009c1e:	2138      	movs	r1, #56	@ 0x38
 8009c20:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009c24:	f000 fa24 	bl	800a070 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8009c28:	79bb      	ldrb	r3, [r7, #6]
 8009c2a:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8009c2c:	797b      	ldrb	r3, [r7, #5]
 8009c2e:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8009c30:	f107 0308 	add.w	r3, r7, #8
 8009c34:	2202      	movs	r2, #2
 8009c36:	4619      	mov	r1, r3
 8009c38:	208e      	movs	r0, #142	@ 0x8e
 8009c3a:	f000 fae3 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009c3e:	bf00      	nop
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
	...

08009c48 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8009c48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009c4c:	b086      	sub	sp, #24
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8009c52:	2300      	movs	r3, #0
 8009c54:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009c56:	f107 0308 	add.w	r3, r7, #8
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	601a      	str	r2, [r3, #0]
 8009c5e:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	781a      	ldrb	r2, [r3, #0]
 8009c64:	4b5c      	ldr	r3, [pc, #368]	@ (8009dd8 <SUBGRF_SetModulationParams+0x190>)
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d004      	beq.n	8009c76 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	4618      	mov	r0, r3
 8009c72:	f7ff fef5 	bl	8009a60 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	f200 80a5 	bhi.w	8009dca <SUBGRF_SetModulationParams+0x182>
 8009c80:	a201      	add	r2, pc, #4	@ (adr r2, 8009c88 <SUBGRF_SetModulationParams+0x40>)
 8009c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c86:	bf00      	nop
 8009c88:	08009c99 	.word	0x08009c99
 8009c8c:	08009d59 	.word	0x08009d59
 8009c90:	08009d1b 	.word	0x08009d1b
 8009c94:	08009d87 	.word	0x08009d87
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8009c98:	2308      	movs	r3, #8
 8009c9a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	4a4e      	ldr	r2, [pc, #312]	@ (8009ddc <SUBGRF_SetModulationParams+0x194>)
 8009ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ca6:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	0c1b      	lsrs	r3, r3, #16
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	0a1b      	lsrs	r3, r3, #8
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	7b1b      	ldrb	r3, [r3, #12]
 8009cc2:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	7b5b      	ldrb	r3, [r3, #13]
 8009cc8:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	461c      	mov	r4, r3
 8009cd2:	4615      	mov	r5, r2
 8009cd4:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8009cd8:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009cdc:	4a40      	ldr	r2, [pc, #256]	@ (8009de0 <SUBGRF_SetModulationParams+0x198>)
 8009cde:	f04f 0300 	mov.w	r3, #0
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	4649      	mov	r1, r9
 8009ce6:	f7f6 fa4f 	bl	8000188 <__aeabi_uldivmod>
 8009cea:	4602      	mov	r2, r0
 8009cec:	460b      	mov	r3, r1
 8009cee:	4613      	mov	r3, r2
 8009cf0:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	0c1b      	lsrs	r3, r3, #16
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	0a1b      	lsrs	r3, r3, #8
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009d08:	7cfb      	ldrb	r3, [r7, #19]
 8009d0a:	b29a      	uxth	r2, r3
 8009d0c:	f107 0308 	add.w	r3, r7, #8
 8009d10:	4619      	mov	r1, r3
 8009d12:	208b      	movs	r0, #139	@ 0x8b
 8009d14:	f000 fa76 	bl	800a204 <SUBGRF_WriteCommand>
        break;
 8009d18:	e058      	b.n	8009dcc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8009d1a:	2304      	movs	r3, #4
 8009d1c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	4a2e      	ldr	r2, [pc, #184]	@ (8009ddc <SUBGRF_SetModulationParams+0x194>)
 8009d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d28:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	0c1b      	lsrs	r3, r3, #16
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	0a1b      	lsrs	r3, r3, #8
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	7d1b      	ldrb	r3, [r3, #20]
 8009d44:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009d46:	7cfb      	ldrb	r3, [r7, #19]
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	f107 0308 	add.w	r3, r7, #8
 8009d4e:	4619      	mov	r1, r3
 8009d50:	208b      	movs	r0, #139	@ 0x8b
 8009d52:	f000 fa57 	bl	800a204 <SUBGRF_WriteCommand>
        break;
 8009d56:	e039      	b.n	8009dcc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8009d58:	2304      	movs	r3, #4
 8009d5a:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	7e1b      	ldrb	r3, [r3, #24]
 8009d60:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	7e5b      	ldrb	r3, [r3, #25]
 8009d66:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	7e9b      	ldrb	r3, [r3, #26]
 8009d6c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	7edb      	ldrb	r3, [r3, #27]
 8009d72:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009d74:	7cfb      	ldrb	r3, [r7, #19]
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	f107 0308 	add.w	r3, r7, #8
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	208b      	movs	r0, #139	@ 0x8b
 8009d80:	f000 fa40 	bl	800a204 <SUBGRF_WriteCommand>

        break;
 8009d84:	e022      	b.n	8009dcc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8009d86:	2305      	movs	r3, #5
 8009d88:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	4a13      	ldr	r2, [pc, #76]	@ (8009ddc <SUBGRF_SetModulationParams+0x194>)
 8009d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d94:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	0c1b      	lsrs	r3, r3, #16
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	0a1b      	lsrs	r3, r3, #8
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	7b1b      	ldrb	r3, [r3, #12]
 8009db0:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	7b5b      	ldrb	r3, [r3, #13]
 8009db6:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009db8:	7cfb      	ldrb	r3, [r7, #19]
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	f107 0308 	add.w	r3, r7, #8
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	208b      	movs	r0, #139	@ 0x8b
 8009dc4:	f000 fa1e 	bl	800a204 <SUBGRF_WriteCommand>
        break;
 8009dc8:	e000      	b.n	8009dcc <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8009dca:	bf00      	nop
    }
}
 8009dcc:	bf00      	nop
 8009dce:	3718      	adds	r7, #24
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20000315 	.word	0x20000315
 8009ddc:	3d090000 	.word	0x3d090000
 8009de0:	01e84800 	.word	0x01e84800

08009de4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b086      	sub	sp, #24
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8009dec:	2300      	movs	r3, #0
 8009dee:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009df0:	f107 030c 	add.w	r3, r7, #12
 8009df4:	2200      	movs	r2, #0
 8009df6:	601a      	str	r2, [r3, #0]
 8009df8:	605a      	str	r2, [r3, #4]
 8009dfa:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	781a      	ldrb	r2, [r3, #0]
 8009e00:	4b44      	ldr	r3, [pc, #272]	@ (8009f14 <SUBGRF_SetPacketParams+0x130>)
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d004      	beq.n	8009e12 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7ff fe27 	bl	8009a60 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	2b03      	cmp	r3, #3
 8009e18:	d878      	bhi.n	8009f0c <SUBGRF_SetPacketParams+0x128>
 8009e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e20 <SUBGRF_SetPacketParams+0x3c>)
 8009e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e20:	08009e31 	.word	0x08009e31
 8009e24:	08009ec1 	.word	0x08009ec1
 8009e28:	08009eb5 	.word	0x08009eb5
 8009e2c:	08009e31 	.word	0x08009e31
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	7a5b      	ldrb	r3, [r3, #9]
 8009e34:	2bf1      	cmp	r3, #241	@ 0xf1
 8009e36:	d10a      	bne.n	8009e4e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8009e38:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8009e3c:	f7ff faa6 	bl	800938c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8009e40:	f248 0005 	movw	r0, #32773	@ 0x8005
 8009e44:	f7ff fac2 	bl	80093cc <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8009e48:	2302      	movs	r3, #2
 8009e4a:	75bb      	strb	r3, [r7, #22]
 8009e4c:	e011      	b.n	8009e72 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	7a5b      	ldrb	r3, [r3, #9]
 8009e52:	2bf2      	cmp	r3, #242	@ 0xf2
 8009e54:	d10a      	bne.n	8009e6c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8009e56:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8009e5a:	f7ff fa97 	bl	800938c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8009e5e:	f241 0021 	movw	r0, #4129	@ 0x1021
 8009e62:	f7ff fab3 	bl	80093cc <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8009e66:	2306      	movs	r3, #6
 8009e68:	75bb      	strb	r3, [r7, #22]
 8009e6a:	e002      	b.n	8009e72 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	7a5b      	ldrb	r3, [r3, #9]
 8009e70:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8009e72:	2309      	movs	r3, #9
 8009e74:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	885b      	ldrh	r3, [r3, #2]
 8009e7a:	0a1b      	lsrs	r3, r3, #8
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	885b      	ldrh	r3, [r3, #2]
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	791b      	ldrb	r3, [r3, #4]
 8009e8e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	795b      	ldrb	r3, [r3, #5]
 8009e94:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	799b      	ldrb	r3, [r3, #6]
 8009e9a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	79db      	ldrb	r3, [r3, #7]
 8009ea0:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	7a1b      	ldrb	r3, [r3, #8]
 8009ea6:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8009ea8:	7dbb      	ldrb	r3, [r7, #22]
 8009eaa:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	7a9b      	ldrb	r3, [r3, #10]
 8009eb0:	753b      	strb	r3, [r7, #20]
        break;
 8009eb2:	e022      	b.n	8009efa <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	7b1b      	ldrb	r3, [r3, #12]
 8009ebc:	733b      	strb	r3, [r7, #12]
        break;
 8009ebe:	e01c      	b.n	8009efa <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8009ec0:	2306      	movs	r3, #6
 8009ec2:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	89db      	ldrh	r3, [r3, #14]
 8009ec8:	0a1b      	lsrs	r3, r3, #8
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	89db      	ldrh	r3, [r3, #14]
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	7c1a      	ldrb	r2, [r3, #16]
 8009edc:	4b0e      	ldr	r3, [pc, #56]	@ (8009f18 <SUBGRF_SetPacketParams+0x134>)
 8009ede:	4611      	mov	r1, r2
 8009ee0:	7019      	strb	r1, [r3, #0]
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	7c5b      	ldrb	r3, [r3, #17]
 8009eea:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	7c9b      	ldrb	r3, [r3, #18]
 8009ef0:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	7cdb      	ldrb	r3, [r3, #19]
 8009ef6:	747b      	strb	r3, [r7, #17]
        break;
 8009ef8:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8009efa:	7dfb      	ldrb	r3, [r7, #23]
 8009efc:	b29a      	uxth	r2, r3
 8009efe:	f107 030c 	add.w	r3, r7, #12
 8009f02:	4619      	mov	r1, r3
 8009f04:	208c      	movs	r0, #140	@ 0x8c
 8009f06:	f000 f97d 	bl	800a204 <SUBGRF_WriteCommand>
 8009f0a:	e000      	b.n	8009f0e <SUBGRF_SetPacketParams+0x12a>
        return;
 8009f0c:	bf00      	nop
}
 8009f0e:	3718      	adds	r7, #24
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	20000315 	.word	0x20000315
 8009f18:	20000316 	.word	0x20000316

08009f1c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	4603      	mov	r3, r0
 8009f24:	460a      	mov	r2, r1
 8009f26:	71fb      	strb	r3, [r7, #7]
 8009f28:	4613      	mov	r3, r2
 8009f2a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8009f2c:	79fb      	ldrb	r3, [r7, #7]
 8009f2e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8009f30:	79bb      	ldrb	r3, [r7, #6]
 8009f32:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8009f34:	f107 030c 	add.w	r3, r7, #12
 8009f38:	2202      	movs	r2, #2
 8009f3a:	4619      	mov	r1, r3
 8009f3c:	208f      	movs	r0, #143	@ 0x8f
 8009f3e:	f000 f961 	bl	800a204 <SUBGRF_WriteCommand>
}
 8009f42:	bf00      	nop
 8009f44:	3710      	adds	r7, #16
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}

08009f4a <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b082      	sub	sp, #8
 8009f4e:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8009f50:	2300      	movs	r3, #0
 8009f52:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8009f54:	1d3b      	adds	r3, r7, #4
 8009f56:	2201      	movs	r2, #1
 8009f58:	4619      	mov	r1, r3
 8009f5a:	2015      	movs	r0, #21
 8009f5c:	f000 f974 	bl	800a248 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8009f60:	793b      	ldrb	r3, [r7, #4]
 8009f62:	425b      	negs	r3, r3
 8009f64:	105b      	asrs	r3, r3, #1
 8009f66:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8009f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8009f7e:	f107 030c 	add.w	r3, r7, #12
 8009f82:	2202      	movs	r2, #2
 8009f84:	4619      	mov	r1, r3
 8009f86:	2013      	movs	r0, #19
 8009f88:	f000 f95e 	bl	800a248 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8009f8c:	f7ff fd84 	bl	8009a98 <SUBGRF_GetPacketType>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b01      	cmp	r3, #1
 8009f94:	d10d      	bne.n	8009fb2 <SUBGRF_GetRxBufferStatus+0x3e>
 8009f96:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc8 <SUBGRF_GetRxBufferStatus+0x54>)
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d108      	bne.n	8009fb2 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8009fa0:	f240 7002 	movw	r0, #1794	@ 0x702
 8009fa4:	f000 f886 	bl	800a0b4 <SUBGRF_ReadRegister>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	461a      	mov	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	701a      	strb	r2, [r3, #0]
 8009fb0:	e002      	b.n	8009fb8 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8009fb2:	7b3a      	ldrb	r2, [r7, #12]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8009fb8:	7b7a      	ldrb	r2, [r7, #13]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	701a      	strb	r2, [r3, #0]
}
 8009fbe:	bf00      	nop
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	20000316 	.word	0x20000316

08009fcc <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8009fd4:	f107 030c 	add.w	r3, r7, #12
 8009fd8:	2203      	movs	r2, #3
 8009fda:	4619      	mov	r1, r3
 8009fdc:	2014      	movs	r0, #20
 8009fde:	f000 f933 	bl	800a248 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8009fe2:	f7ff fd59 	bl	8009a98 <SUBGRF_GetPacketType>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	461a      	mov	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d002      	beq.n	8009ffc <SUBGRF_GetPacketStatus+0x30>
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d013      	beq.n	800a022 <SUBGRF_GetPacketStatus+0x56>
 8009ffa:	e02a      	b.n	800a052 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8009ffc:	7b3a      	ldrb	r2, [r7, #12]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800a002:	7b7b      	ldrb	r3, [r7, #13]
 800a004:	425b      	negs	r3, r3
 800a006:	105b      	asrs	r3, r3, #1
 800a008:	b25a      	sxtb	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	425b      	negs	r3, r3
 800a012:	105b      	asrs	r3, r3, #1
 800a014:	b25a      	sxtb	r2, r3
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	609a      	str	r2, [r3, #8]
            break;
 800a020:	e020      	b.n	800a064 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800a022:	7b3b      	ldrb	r3, [r7, #12]
 800a024:	425b      	negs	r3, r3
 800a026:	105b      	asrs	r3, r3, #1
 800a028:	b25a      	sxtb	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800a02e:	7b7b      	ldrb	r3, [r7, #13]
 800a030:	b25b      	sxtb	r3, r3
 800a032:	3302      	adds	r3, #2
 800a034:	109b      	asrs	r3, r3, #2
 800a036:	b25a      	sxtb	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800a03c:	7bbb      	ldrb	r3, [r7, #14]
 800a03e:	425b      	negs	r3, r3
 800a040:	105b      	asrs	r3, r3, #1
 800a042:	b25a      	sxtb	r2, r3
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800a048:	4b08      	ldr	r3, [pc, #32]	@ (800a06c <SUBGRF_GetPacketStatus+0xa0>)
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	611a      	str	r2, [r3, #16]
            break;
 800a050:	e008      	b.n	800a064 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800a052:	2214      	movs	r2, #20
 800a054:	2100      	movs	r1, #0
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fe6d 	bl	800ad36 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	220f      	movs	r2, #15
 800a060:	701a      	strb	r2, [r3, #0]
            break;
 800a062:	bf00      	nop
    }
}
 800a064:	bf00      	nop
 800a066:	3710      	adds	r7, #16
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	20000318 	.word	0x20000318

0800a070 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	4603      	mov	r3, r0
 800a078:	460a      	mov	r2, r1
 800a07a:	80fb      	strh	r3, [r7, #6]
 800a07c:	4613      	mov	r3, r2
 800a07e:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a080:	f3ef 8310 	mrs	r3, PRIMASK
 800a084:	60fb      	str	r3, [r7, #12]
  return(result);
 800a086:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a088:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a08a:	b672      	cpsid	i
}
 800a08c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800a08e:	1d7a      	adds	r2, r7, #5
 800a090:	88f9      	ldrh	r1, [r7, #6]
 800a092:	2301      	movs	r3, #1
 800a094:	4806      	ldr	r0, [pc, #24]	@ (800a0b0 <SUBGRF_WriteRegister+0x40>)
 800a096:	f7fa faed 	bl	8004674 <HAL_SUBGHZ_WriteRegisters>
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	f383 8810 	msr	PRIMASK, r3
}
 800a0a4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a0a6:	bf00      	nop
 800a0a8:	3718      	adds	r7, #24
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20000070 	.word	0x20000070

0800a0b4 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b086      	sub	sp, #24
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0be:	f3ef 8310 	mrs	r3, PRIMASK
 800a0c2:	60fb      	str	r3, [r7, #12]
  return(result);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 800a0c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a0c8:	b672      	cpsid	i
}
 800a0ca:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800a0cc:	f107 020b 	add.w	r2, r7, #11
 800a0d0:	88f9      	ldrh	r1, [r7, #6]
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	4806      	ldr	r0, [pc, #24]	@ (800a0f0 <SUBGRF_ReadRegister+0x3c>)
 800a0d6:	f7fa fb2c 	bl	8004732 <HAL_SUBGHZ_ReadRegisters>
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	f383 8810 	msr	PRIMASK, r3
}
 800a0e4:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 800a0e6:	7afb      	ldrb	r3, [r7, #11]
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3718      	adds	r7, #24
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}
 800a0f0:	20000070 	.word	0x20000070

0800a0f4 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b086      	sub	sp, #24
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	6039      	str	r1, [r7, #0]
 800a0fe:	80fb      	strh	r3, [r7, #6]
 800a100:	4613      	mov	r3, r2
 800a102:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a104:	f3ef 8310 	mrs	r3, PRIMASK
 800a108:	60fb      	str	r3, [r7, #12]
  return(result);
 800a10a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a10c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a10e:	b672      	cpsid	i
}
 800a110:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800a112:	88bb      	ldrh	r3, [r7, #4]
 800a114:	88f9      	ldrh	r1, [r7, #6]
 800a116:	683a      	ldr	r2, [r7, #0]
 800a118:	4806      	ldr	r0, [pc, #24]	@ (800a134 <SUBGRF_WriteRegisters+0x40>)
 800a11a:	f7fa faab 	bl	8004674 <HAL_SUBGHZ_WriteRegisters>
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	f383 8810 	msr	PRIMASK, r3
}
 800a128:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a12a:	bf00      	nop
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	20000070 	.word	0x20000070

0800a138 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	4603      	mov	r3, r0
 800a140:	6039      	str	r1, [r7, #0]
 800a142:	80fb      	strh	r3, [r7, #6]
 800a144:	4613      	mov	r3, r2
 800a146:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a148:	f3ef 8310 	mrs	r3, PRIMASK
 800a14c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a14e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a150:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a152:	b672      	cpsid	i
}
 800a154:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800a156:	88bb      	ldrh	r3, [r7, #4]
 800a158:	88f9      	ldrh	r1, [r7, #6]
 800a15a:	683a      	ldr	r2, [r7, #0]
 800a15c:	4806      	ldr	r0, [pc, #24]	@ (800a178 <SUBGRF_ReadRegisters+0x40>)
 800a15e:	f7fa fae8 	bl	8004732 <HAL_SUBGHZ_ReadRegisters>
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	f383 8810 	msr	PRIMASK, r3
}
 800a16c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a16e:	bf00      	nop
 800a170:	3718      	adds	r7, #24
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	20000070 	.word	0x20000070

0800a17c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	4603      	mov	r3, r0
 800a184:	6039      	str	r1, [r7, #0]
 800a186:	71fb      	strb	r3, [r7, #7]
 800a188:	4613      	mov	r3, r2
 800a18a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a18c:	f3ef 8310 	mrs	r3, PRIMASK
 800a190:	60fb      	str	r3, [r7, #12]
  return(result);
 800a192:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a194:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a196:	b672      	cpsid	i
}
 800a198:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800a19a:	79bb      	ldrb	r3, [r7, #6]
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	79f9      	ldrb	r1, [r7, #7]
 800a1a0:	683a      	ldr	r2, [r7, #0]
 800a1a2:	4806      	ldr	r0, [pc, #24]	@ (800a1bc <SUBGRF_WriteBuffer+0x40>)
 800a1a4:	f7fa fbd9 	bl	800495a <HAL_SUBGHZ_WriteBuffer>
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	f383 8810 	msr	PRIMASK, r3
}
 800a1b2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a1b4:	bf00      	nop
 800a1b6:	3718      	adds	r7, #24
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	20000070 	.word	0x20000070

0800a1c0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b086      	sub	sp, #24
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	6039      	str	r1, [r7, #0]
 800a1ca:	71fb      	strb	r3, [r7, #7]
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1d0:	f3ef 8310 	mrs	r3, PRIMASK
 800a1d4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a1d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a1da:	b672      	cpsid	i
}
 800a1dc:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800a1de:	79bb      	ldrb	r3, [r7, #6]
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	79f9      	ldrb	r1, [r7, #7]
 800a1e4:	683a      	ldr	r2, [r7, #0]
 800a1e6:	4806      	ldr	r0, [pc, #24]	@ (800a200 <SUBGRF_ReadBuffer+0x40>)
 800a1e8:	f7fa fc0a 	bl	8004a00 <HAL_SUBGHZ_ReadBuffer>
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	f383 8810 	msr	PRIMASK, r3
}
 800a1f6:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a1f8:	bf00      	nop
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	20000070 	.word	0x20000070

0800a204 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b086      	sub	sp, #24
 800a208:	af00      	add	r7, sp, #0
 800a20a:	4603      	mov	r3, r0
 800a20c:	6039      	str	r1, [r7, #0]
 800a20e:	71fb      	strb	r3, [r7, #7]
 800a210:	4613      	mov	r3, r2
 800a212:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a214:	f3ef 8310 	mrs	r3, PRIMASK
 800a218:	60fb      	str	r3, [r7, #12]
  return(result);
 800a21a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a21c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a21e:	b672      	cpsid	i
}
 800a220:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800a222:	88bb      	ldrh	r3, [r7, #4]
 800a224:	79f9      	ldrb	r1, [r7, #7]
 800a226:	683a      	ldr	r2, [r7, #0]
 800a228:	4806      	ldr	r0, [pc, #24]	@ (800a244 <SUBGRF_WriteCommand+0x40>)
 800a22a:	f7fa fae3 	bl	80047f4 <HAL_SUBGHZ_ExecSetCmd>
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	f383 8810 	msr	PRIMASK, r3
}
 800a238:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a23a:	bf00      	nop
 800a23c:	3718      	adds	r7, #24
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	20000070 	.word	0x20000070

0800a248 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	4603      	mov	r3, r0
 800a250:	6039      	str	r1, [r7, #0]
 800a252:	71fb      	strb	r3, [r7, #7]
 800a254:	4613      	mov	r3, r2
 800a256:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a258:	f3ef 8310 	mrs	r3, PRIMASK
 800a25c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a25e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a260:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a262:	b672      	cpsid	i
}
 800a264:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800a266:	88bb      	ldrh	r3, [r7, #4]
 800a268:	79f9      	ldrb	r1, [r7, #7]
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	4806      	ldr	r0, [pc, #24]	@ (800a288 <SUBGRF_ReadCommand+0x40>)
 800a26e:	f7fa fb20 	bl	80048b2 <HAL_SUBGHZ_ExecGetCmd>
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f383 8810 	msr	PRIMASK, r3
}
 800a27c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a27e:	bf00      	nop
 800a280:	3718      	adds	r7, #24
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	20000070 	.word	0x20000070

0800a28c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	460a      	mov	r2, r1
 800a296:	71fb      	strb	r3, [r7, #7]
 800a298:	4613      	mov	r3, r2
 800a29a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800a29c:	2301      	movs	r3, #1
 800a29e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800a2a0:	79bb      	ldrb	r3, [r7, #6]
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d10d      	bne.n	800a2c2 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800a2a6:	79fb      	ldrb	r3, [r7, #7]
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d104      	bne.n	800a2b6 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800a2b0:	2004      	movs	r0, #4
 800a2b2:	f000 f8ef 	bl	800a494 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800a2b6:	79fb      	ldrb	r3, [r7, #7]
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d107      	bne.n	800a2cc <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800a2bc:	2303      	movs	r3, #3
 800a2be:	73fb      	strb	r3, [r7, #15]
 800a2c0:	e004      	b.n	800a2cc <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800a2c2:	79bb      	ldrb	r3, [r7, #6]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800a2cc:	7bfb      	ldrb	r3, [r7, #15]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f000 fc3b 	bl	800ab4a <RBI_ConfigRFSwitch>
}
 800a2d4:	bf00      	nop
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800a2ea:	f000 fc3c 	bl	800ab66 <RBI_GetTxConfig>
 800a2ee:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d016      	beq.n	800a324 <SUBGRF_SetRfTxPower+0x48>
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	2b02      	cmp	r3, #2
 800a2fa:	dc16      	bgt.n	800a32a <SUBGRF_SetRfTxPower+0x4e>
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d003      	beq.n	800a30a <SUBGRF_SetRfTxPower+0x2e>
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	2b01      	cmp	r3, #1
 800a306:	d00a      	beq.n	800a31e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800a308:	e00f      	b.n	800a32a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800a30a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a30e:	2b0f      	cmp	r3, #15
 800a310:	dd02      	ble.n	800a318 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800a312:	2302      	movs	r3, #2
 800a314:	73fb      	strb	r3, [r7, #15]
            break;
 800a316:	e009      	b.n	800a32c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800a318:	2301      	movs	r3, #1
 800a31a:	73fb      	strb	r3, [r7, #15]
            break;
 800a31c:	e006      	b.n	800a32c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800a31e:	2301      	movs	r3, #1
 800a320:	73fb      	strb	r3, [r7, #15]
            break;
 800a322:	e003      	b.n	800a32c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800a324:	2302      	movs	r3, #2
 800a326:	73fb      	strb	r3, [r7, #15]
            break;
 800a328:	e000      	b.n	800a32c <SUBGRF_SetRfTxPower+0x50>
            break;
 800a32a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800a32c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800a330:	7bfb      	ldrb	r3, [r7, #15]
 800a332:	2202      	movs	r2, #2
 800a334:	4618      	mov	r0, r3
 800a336:	f7ff fbb9 	bl	8009aac <SUBGRF_SetTxParams>

    return paSelect;
 800a33a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3710      	adds	r7, #16
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800a344:	b480      	push	{r7}
 800a346:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800a348:	2301      	movs	r3, #1
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bc80      	pop	{r7}
 800a350:	4770      	bx	lr
	...

0800a354 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800a35c:	4b03      	ldr	r3, [pc, #12]	@ (800a36c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	2001      	movs	r0, #1
 800a362:	4798      	blx	r3
}
 800a364:	bf00      	nop
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}
 800a36c:	20000320 	.word	0x20000320

0800a370 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800a378:	4b03      	ldr	r3, [pc, #12]	@ (800a388 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2002      	movs	r0, #2
 800a37e:	4798      	blx	r3
}
 800a380:	bf00      	nop
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}
 800a388:	20000320 	.word	0x20000320

0800a38c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800a394:	4b03      	ldr	r3, [pc, #12]	@ (800a3a4 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2040      	movs	r0, #64	@ 0x40
 800a39a:	4798      	blx	r3
}
 800a39c:	bf00      	nop
 800a39e:	3708      	adds	r7, #8
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}
 800a3a4:	20000320 	.word	0x20000320

0800a3a8 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800a3b4:	78fb      	ldrb	r3, [r7, #3]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d002      	beq.n	800a3c0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d005      	beq.n	800a3ca <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800a3be:	e00a      	b.n	800a3d6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800a3c0:	4b07      	ldr	r3, [pc, #28]	@ (800a3e0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2080      	movs	r0, #128	@ 0x80
 800a3c6:	4798      	blx	r3
            break;
 800a3c8:	e005      	b.n	800a3d6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800a3ca:	4b05      	ldr	r3, [pc, #20]	@ (800a3e0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800a3d2:	4798      	blx	r3
            break;
 800a3d4:	bf00      	nop
    }
}
 800a3d6:	bf00      	nop
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	20000320 	.word	0x20000320

0800a3e4 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800a3ec:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a3f4:	4798      	blx	r3
}
 800a3f6:	bf00      	nop
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	20000320 	.word	0x20000320

0800a404 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800a40c:	4b03      	ldr	r3, [pc, #12]	@ (800a41c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2020      	movs	r0, #32
 800a412:	4798      	blx	r3
}
 800a414:	bf00      	nop
 800a416:	3708      	adds	r7, #8
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	20000320 	.word	0x20000320

0800a420 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800a428:	4b03      	ldr	r3, [pc, #12]	@ (800a438 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	2004      	movs	r0, #4
 800a42e:	4798      	blx	r3
}
 800a430:	bf00      	nop
 800a432:	3708      	adds	r7, #8
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}
 800a438:	20000320 	.word	0x20000320

0800a43c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800a444:	4b03      	ldr	r3, [pc, #12]	@ (800a454 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	2008      	movs	r0, #8
 800a44a:	4798      	blx	r3
}
 800a44c:	bf00      	nop
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	20000320 	.word	0x20000320

0800a458 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800a460:	4b03      	ldr	r3, [pc, #12]	@ (800a470 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2010      	movs	r0, #16
 800a466:	4798      	blx	r3
}
 800a468:	bf00      	nop
 800a46a:	3708      	adds	r7, #8
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	20000320 	.word	0x20000320

0800a474 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b082      	sub	sp, #8
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800a47c:	4b04      	ldr	r3, [pc, #16]	@ (800a490 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800a484:	4798      	blx	r3
}
 800a486:	bf00      	nop
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	20000320 	.word	0x20000320

0800a494 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	4603      	mov	r3, r0
 800a49c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800a49e:	f000 fb70 	bl	800ab82 <RBI_IsDCDC>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d112      	bne.n	800a4ce <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800a4a8:	f640 1023 	movw	r0, #2339	@ 0x923
 800a4ac:	f7ff fe02 	bl	800a0b4 <SUBGRF_ReadRegister>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800a4b4:	7bfb      	ldrb	r3, [r7, #15]
 800a4b6:	f023 0306 	bic.w	r3, r3, #6
 800a4ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a4bc:	7bfa      	ldrb	r2, [r7, #15]
 800a4be:	79fb      	ldrb	r3, [r7, #7]
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	f640 1023 	movw	r0, #2339	@ 0x923
 800a4ca:	f7ff fdd1 	bl	800a070 <SUBGRF_WriteRegister>
  }
}
 800a4ce:	bf00      	nop
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
	...

0800a4d8 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b085      	sub	sp, #20
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800a4e6:	231f      	movs	r3, #31
 800a4e8:	e017      	b.n	800a51a <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	73fb      	strb	r3, [r7, #15]
 800a4ee:	e00f      	b.n	800a510 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a524 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a4f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d205      	bcs.n	800a50a <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800a4fe:	7bfb      	ldrb	r3, [r7, #15]
 800a500:	4a08      	ldr	r2, [pc, #32]	@ (800a524 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a502:	00db      	lsls	r3, r3, #3
 800a504:	4413      	add	r3, r2
 800a506:	791b      	ldrb	r3, [r3, #4]
 800a508:	e007      	b.n	800a51a <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a50a:	7bfb      	ldrb	r3, [r7, #15]
 800a50c:	3301      	adds	r3, #1
 800a50e:	73fb      	strb	r3, [r7, #15]
 800a510:	7bfb      	ldrb	r3, [r7, #15]
 800a512:	2b15      	cmp	r3, #21
 800a514:	d9ec      	bls.n	800a4f0 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800a516:	bf00      	nop
 800a518:	e7fd      	b.n	800a516 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3714      	adds	r7, #20
 800a51e:	46bd      	mov	sp, r7
 800a520:	bc80      	pop	{r7}
 800a522:	4770      	bx	lr
 800a524:	0800c540 	.word	0x0800c540

0800a528 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08a      	sub	sp, #40	@ 0x28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800a532:	4b35      	ldr	r3, [pc, #212]	@ (800a608 <SUBGRF_GetCFO+0xe0>)
 800a534:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800a536:	f640 0007 	movw	r0, #2055	@ 0x807
 800a53a:	f7ff fdbb 	bl	800a0b4 <SUBGRF_ReadRegister>
 800a53e:	4603      	mov	r3, r0
 800a540:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800a542:	7ffb      	ldrb	r3, [r7, #31]
 800a544:	08db      	lsrs	r3, r3, #3
 800a546:	b2db      	uxtb	r3, r3
 800a548:	f003 0303 	and.w	r3, r3, #3
 800a54c:	3328      	adds	r3, #40	@ 0x28
 800a54e:	443b      	add	r3, r7
 800a550:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800a554:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800a556:	7ffb      	ldrb	r3, [r7, #31]
 800a558:	f003 0307 	and.w	r3, r3, #7
 800a55c:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800a55e:	7fba      	ldrb	r2, [r7, #30]
 800a560:	7f7b      	ldrb	r3, [r7, #29]
 800a562:	3301      	adds	r3, #1
 800a564:	fa02 f303 	lsl.w	r3, r2, r3
 800a568:	461a      	mov	r2, r3
 800a56a:	4b28      	ldr	r3, [pc, #160]	@ (800a60c <SUBGRF_GetCFO+0xe4>)
 800a56c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a570:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800a572:	69ba      	ldr	r2, [r7, #24]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	fbb2 f3f3 	udiv	r3, r2, r3
 800a57a:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800a57c:	2301      	movs	r3, #1
 800a57e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800a582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a586:	697a      	ldr	r2, [r7, #20]
 800a588:	fb02 f303 	mul.w	r3, r2, r3
 800a58c:	2b07      	cmp	r3, #7
 800a58e:	d802      	bhi.n	800a596 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800a590:	2302      	movs	r3, #2
 800a592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 800a596:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a59a:	697a      	ldr	r2, [r7, #20]
 800a59c:	fb02 f303 	mul.w	r3, r2, r3
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d802      	bhi.n	800a5aa <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800a5a4:	2304      	movs	r3, #4
 800a5a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800a5aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a5ae:	69bb      	ldr	r3, [r7, #24]
 800a5b0:	fb02 f303 	mul.w	r3, r2, r3
 800a5b4:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800a5b6:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800a5ba:	f7ff fd7b 	bl	800a0b4 <SUBGRF_ReadRegister>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	021b      	lsls	r3, r3, #8
 800a5c2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a5c6:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800a5c8:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800a5cc:	f7ff fd72 	bl	800a0b4 <SUBGRF_ReadRegister>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	6a3b      	ldr	r3, [r7, #32]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800a5da:	6a3b      	ldr	r3, [r7, #32]
 800a5dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d005      	beq.n	800a5f0 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800a5e4:	6a3b      	ldr	r3, [r7, #32]
 800a5e6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800a5ea:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800a5ee:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	095b      	lsrs	r3, r3, #5
 800a5f4:	6a3a      	ldr	r2, [r7, #32]
 800a5f6:	fb02 f303 	mul.w	r3, r2, r3
 800a5fa:	11da      	asrs	r2, r3, #7
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	601a      	str	r2, [r3, #0]
}
 800a600:	bf00      	nop
 800a602:	3728      	adds	r7, #40	@ 0x28
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	0c0a0804 	.word	0x0c0a0804
 800a60c:	01e84800 	.word	0x01e84800

0800a610 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 800a610:	b480      	push	{r7}
 800a612:	b087      	sub	sp, #28
 800a614:	af00      	add	r7, sp, #0
 800a616:	4603      	mov	r3, r0
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 800a61e:	2300      	movs	r3, #0
 800a620:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 800a622:	f04f 33ff 	mov.w	r3, #4294967295
 800a626:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800a628:	697b      	ldr	r3, [r7, #20]
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	371c      	adds	r7, #28
 800a62e:	46bd      	mov	sp, r7
 800a630:	bc80      	pop	{r7}
 800a632:	4770      	bx	lr

0800a634 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 800a634:	b480      	push	{r7}
 800a636:	b087      	sub	sp, #28
 800a638:	af00      	add	r7, sp, #0
 800a63a:	4603      	mov	r3, r0
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
 800a640:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 800a642:	2300      	movs	r3, #0
 800a644:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 800a646:	f04f 33ff 	mov.w	r3, #4294967295
 800a64a:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800a64c:	697b      	ldr	r3, [r7, #20]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	371c      	adds	r7, #28
 800a652:	46bd      	mov	sp, r7
 800a654:	bc80      	pop	{r7}
 800a656:	4770      	bx	lr

0800a658 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 800a658:	b480      	push	{r7}
 800a65a:	b085      	sub	sp, #20
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	60b9      	str	r1, [r7, #8]
 800a662:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 800a664:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3714      	adds	r7, #20
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bc80      	pop	{r7}
 800a670:	4770      	bx	lr

0800a672 <RFW_DeInit>:

void RFW_DeInit( void )
{
 800a672:	b480      	push	{r7}
 800a674:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800a676:	bf00      	nop
 800a678:	46bd      	mov	sp, r7
 800a67a:	bc80      	pop	{r7}
 800a67c:	4770      	bx	lr

0800a67e <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 800a67e:	b480      	push	{r7}
 800a680:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 800a682:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800a684:	4618      	mov	r0, r3
 800a686:	46bd      	mov	sp, r7
 800a688:	bc80      	pop	{r7}
 800a68a:	4770      	bx	lr

0800a68c <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 800a68c:	b480      	push	{r7}
 800a68e:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 800a690:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800a692:	4618      	mov	r0, r3
 800a694:	46bd      	mov	sp, r7
 800a696:	bc80      	pop	{r7}
 800a698:	4770      	bx	lr

0800a69a <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 800a69a:	b480      	push	{r7}
 800a69c:	b083      	sub	sp, #12
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 800a6a4:	bf00      	nop
 800a6a6:	370c      	adds	r7, #12
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bc80      	pop	{r7}
 800a6ac:	4770      	bx	lr

0800a6ae <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 800a6ae:	b480      	push	{r7}
 800a6b0:	b087      	sub	sp, #28
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	60f8      	str	r0, [r7, #12]
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	607a      	str	r2, [r7, #4]
 800a6ba:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 800a6bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6c0:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 800a6c2:	697b      	ldr	r3, [r7, #20]
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	371c      	adds	r7, #28
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bc80      	pop	{r7}
 800a6cc:	4770      	bx	lr

0800a6ce <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 800a6d2:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bc80      	pop	{r7}
 800a6dc:	4770      	bx	lr

0800a6de <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 800a6de:	b480      	push	{r7}
 800a6e0:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800a6e2:	bf00      	nop
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bc80      	pop	{r7}
 800a6e8:	4770      	bx	lr

0800a6ea <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800a6ea:	b480      	push	{r7}
 800a6ec:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800a6ee:	bf00      	nop
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bc80      	pop	{r7}
 800a6f4:	4770      	bx	lr

0800a6f6 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b083      	sub	sp, #12
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800a700:	bf00      	nop
 800a702:	370c      	adds	r7, #12
 800a704:	46bd      	mov	sp, r7
 800a706:	bc80      	pop	{r7}
 800a708:	4770      	bx	lr

0800a70a <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800a70e:	f7f6 f9a3 	bl	8000a58 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800a712:	f000 f80b 	bl	800a72c <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800a716:	bf00      	nop
 800a718:	bd80      	pop	{r7, pc}

0800a71a <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800a71a:	b580      	push	{r7, lr}
 800a71c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a71e:	f04f 30ff 	mov.w	r0, #4294967295
 800a722:	f000 fdfb 	bl	800b31c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 800a726:	bf00      	nop
 800a728:	bd80      	pop	{r7, pc}
	...

0800a72c <SubghzApp_Init>:
void Receive_data_process(void);
/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800a72c:	b590      	push	{r4, r7, lr}
 800a72e:	b08b      	sub	sp, #44	@ 0x2c
 800a730:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  APP_LOG(TS_OFF, VLEVEL_M, "\n\rRECEIVE DATA FIRMWARE\n\r");
 800a732:	4b67      	ldr	r3, [pc, #412]	@ (800a8d0 <SubghzApp_Init+0x1a4>)
 800a734:	2200      	movs	r2, #0
 800a736:	2100      	movs	r1, #0
 800a738:	2002      	movs	r0, #2
 800a73a:	f001 fa29 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  /* Get SubGHY_Phy APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a73e:	2301      	movs	r3, #1
 800a740:	9302      	str	r3, [sp, #8]
 800a742:	2303      	movs	r3, #3
 800a744:	9301      	str	r3, [sp, #4]
 800a746:	2301      	movs	r3, #1
 800a748:	9300      	str	r3, [sp, #0]
 800a74a:	4b62      	ldr	r3, [pc, #392]	@ (800a8d4 <SubghzApp_Init+0x1a8>)
 800a74c:	2200      	movs	r2, #0
 800a74e:	2100      	movs	r1, #0
 800a750:	2002      	movs	r0, #2
 800a752:	f001 fa1d 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a756:	2301      	movs	r3, #1
 800a758:	9302      	str	r3, [sp, #8]
 800a75a:	2303      	movs	r3, #3
 800a75c:	9301      	str	r3, [sp, #4]
 800a75e:	2301      	movs	r3, #1
 800a760:	9300      	str	r3, [sp, #0]
 800a762:	4b5d      	ldr	r3, [pc, #372]	@ (800a8d8 <SubghzApp_Init+0x1ac>)
 800a764:	2200      	movs	r2, #0
 800a766:	2100      	movs	r1, #0
 800a768:	2002      	movs	r0, #2
 800a76a:	f001 fa11 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Led Timers*/
  UTIL_TIMER_Create(&timerLed, LED_PERIOD_MS, UTIL_TIMER_ONESHOT, OnledEvent, NULL);
 800a76e:	2300      	movs	r3, #0
 800a770:	9300      	str	r3, [sp, #0]
 800a772:	4b5a      	ldr	r3, [pc, #360]	@ (800a8dc <SubghzApp_Init+0x1b0>)
 800a774:	2200      	movs	r2, #0
 800a776:	21c8      	movs	r1, #200	@ 0xc8
 800a778:	4859      	ldr	r0, [pc, #356]	@ (800a8e0 <SubghzApp_Init+0x1b4>)
 800a77a:	f000 ff6d 	bl	800b658 <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&timerLed);
 800a77e:	4858      	ldr	r0, [pc, #352]	@ (800a8e0 <SubghzApp_Init+0x1b4>)
 800a780:	f000 ffa0 	bl	800b6c4 <UTIL_TIMER_Start>
  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800a784:	4b57      	ldr	r3, [pc, #348]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a786:	4a58      	ldr	r2, [pc, #352]	@ (800a8e8 <SubghzApp_Init+0x1bc>)
 800a788:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800a78a:	4b56      	ldr	r3, [pc, #344]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a78c:	4a57      	ldr	r2, [pc, #348]	@ (800a8ec <SubghzApp_Init+0x1c0>)
 800a78e:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800a790:	4b54      	ldr	r3, [pc, #336]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a792:	4a57      	ldr	r2, [pc, #348]	@ (800a8f0 <SubghzApp_Init+0x1c4>)
 800a794:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800a796:	4b53      	ldr	r3, [pc, #332]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a798:	4a56      	ldr	r2, [pc, #344]	@ (800a8f4 <SubghzApp_Init+0x1c8>)
 800a79a:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800a79c:	4b51      	ldr	r3, [pc, #324]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a79e:	4a56      	ldr	r2, [pc, #344]	@ (800a8f8 <SubghzApp_Init+0x1cc>)
 800a7a0:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800a7a2:	4b56      	ldr	r3, [pc, #344]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	484f      	ldr	r0, [pc, #316]	@ (800a8e4 <SubghzApp_Init+0x1b8>)
 800a7a8:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */
  /*calculate random delay for synchronization*/
  random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 800a7aa:	4b54      	ldr	r3, [pc, #336]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	4798      	blx	r3
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	0d9b      	lsrs	r3, r3, #22
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	4b52      	ldr	r3, [pc, #328]	@ (800a900 <SubghzApp_Init+0x1d4>)
 800a7b8:	601a      	str	r2, [r3, #0]

  /* Radio Set frequency */
  Radio.SetChannel(RF_FREQUENCY);
 800a7ba:	4b50      	ldr	r3, [pc, #320]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a7bc:	68db      	ldr	r3, [r3, #12]
 800a7be:	4851      	ldr	r0, [pc, #324]	@ (800a904 <SubghzApp_Init+0x1d8>)
 800a7c0:	4798      	blx	r3

  /* Radio configuration */
#if ((USE_MODEM_LORA == 1) && (USE_MODEM_FSK == 0))
  APP_LOG(TS_OFF, VLEVEL_M, "---------------\n\r");
 800a7c2:	4b51      	ldr	r3, [pc, #324]	@ (800a908 <SubghzApp_Init+0x1dc>)
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	2002      	movs	r0, #2
 800a7ca:	f001 f9e1 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\n\r");
 800a7ce:	4b4f      	ldr	r3, [pc, #316]	@ (800a90c <SubghzApp_Init+0x1e0>)
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	2100      	movs	r1, #0
 800a7d4:	2002      	movs	r0, #2
 800a7d6:	f001 f9db 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_FR=%d mHz\n\r", RF_FREQUENCY/1000000);
 800a7da:	f240 3395 	movw	r3, #917	@ 0x395
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	4b4b      	ldr	r3, [pc, #300]	@ (800a910 <SubghzApp_Init+0x1e4>)
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2100      	movs	r1, #0
 800a7e6:	2002      	movs	r0, #2
 800a7e8:	f001 f9d2 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_PW=%d  dBm\n\r", TX_OUTPUT_POWER);
 800a7ec:	230e      	movs	r3, #14
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	4b48      	ldr	r3, [pc, #288]	@ (800a914 <SubghzApp_Init+0x1e8>)
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	2100      	movs	r1, #0
 800a7f6:	2002      	movs	r0, #2
 800a7f8:	f001 f9ca 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 800a7fc:	237d      	movs	r3, #125	@ 0x7d
 800a7fe:	9300      	str	r3, [sp, #0]
 800a800:	4b45      	ldr	r3, [pc, #276]	@ (800a918 <SubghzApp_Init+0x1ec>)
 800a802:	2200      	movs	r2, #0
 800a804:	2100      	movs	r1, #0
 800a806:	2002      	movs	r0, #2
 800a808:	f001 f9c2 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 800a80c:	2307      	movs	r3, #7
 800a80e:	9300      	str	r3, [sp, #0]
 800a810:	4b42      	ldr	r3, [pc, #264]	@ (800a91c <SubghzApp_Init+0x1f0>)
 800a812:	2200      	movs	r2, #0
 800a814:	2100      	movs	r1, #0
 800a816:	2002      	movs	r0, #2
 800a818:	f001 f9ba 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>

  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800a81c:	4b37      	ldr	r3, [pc, #220]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a81e:	69dc      	ldr	r4, [r3, #28]
 800a820:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a824:	9308      	str	r3, [sp, #32]
 800a826:	2300      	movs	r3, #0
 800a828:	9307      	str	r3, [sp, #28]
 800a82a:	2300      	movs	r3, #0
 800a82c:	9306      	str	r3, [sp, #24]
 800a82e:	2300      	movs	r3, #0
 800a830:	9305      	str	r3, [sp, #20]
 800a832:	2301      	movs	r3, #1
 800a834:	9304      	str	r3, [sp, #16]
 800a836:	2300      	movs	r3, #0
 800a838:	9303      	str	r3, [sp, #12]
 800a83a:	2308      	movs	r3, #8
 800a83c:	9302      	str	r3, [sp, #8]
 800a83e:	2301      	movs	r3, #1
 800a840:	9301      	str	r3, [sp, #4]
 800a842:	2307      	movs	r3, #7
 800a844:	9300      	str	r3, [sp, #0]
 800a846:	2300      	movs	r3, #0
 800a848:	2200      	movs	r2, #0
 800a84a:	210e      	movs	r1, #14
 800a84c:	2001      	movs	r0, #1
 800a84e:	47a0      	blx	r4
                    LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                    LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                    true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

  Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800a850:	4b2a      	ldr	r3, [pc, #168]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a852:	699c      	ldr	r4, [r3, #24]
 800a854:	2301      	movs	r3, #1
 800a856:	9309      	str	r3, [sp, #36]	@ 0x24
 800a858:	2300      	movs	r3, #0
 800a85a:	9308      	str	r3, [sp, #32]
 800a85c:	2300      	movs	r3, #0
 800a85e:	9307      	str	r3, [sp, #28]
 800a860:	2300      	movs	r3, #0
 800a862:	9306      	str	r3, [sp, #24]
 800a864:	2301      	movs	r3, #1
 800a866:	9305      	str	r3, [sp, #20]
 800a868:	2300      	movs	r3, #0
 800a86a:	9304      	str	r3, [sp, #16]
 800a86c:	2300      	movs	r3, #0
 800a86e:	9303      	str	r3, [sp, #12]
 800a870:	2305      	movs	r3, #5
 800a872:	9302      	str	r3, [sp, #8]
 800a874:	2308      	movs	r3, #8
 800a876:	9301      	str	r3, [sp, #4]
 800a878:	2300      	movs	r3, #0
 800a87a:	9300      	str	r3, [sp, #0]
 800a87c:	2301      	movs	r3, #1
 800a87e:	2207      	movs	r2, #7
 800a880:	2100      	movs	r1, #0
 800a882:	2001      	movs	r0, #1
 800a884:	47a0      	blx	r4
                    LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                    LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                    0, true, 0, 0, LORA_IQ_INVERSION_ON, true);

  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 800a886:	4b1d      	ldr	r3, [pc, #116]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a88a:	21ff      	movs	r1, #255	@ 0xff
 800a88c:	2001      	movs	r0, #1
 800a88e:	4798      	blx	r3
#else
#error "Please define a modulation in the subghz_phy_app.h file."
#endif /* USE_MODEM_LORA | USE_MODEM_FSK */

  /*fills tx buffer*/
  memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 800a890:	22ff      	movs	r2, #255	@ 0xff
 800a892:	2100      	movs	r1, #0
 800a894:	4822      	ldr	r0, [pc, #136]	@ (800a920 <SubghzApp_Init+0x1f4>)
 800a896:	f001 fbf3 	bl	800c080 <memset>

  APP_LOG(TS_ON, VLEVEL_L, "rand=%d\n\r", random_delay);
 800a89a:	4b19      	ldr	r3, [pc, #100]	@ (800a900 <SubghzApp_Init+0x1d4>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	4b20      	ldr	r3, [pc, #128]	@ (800a924 <SubghzApp_Init+0x1f8>)
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	2001      	movs	r0, #1
 800a8a8:	f001 f972 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  /*starts reception*/
  Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 800a8ac:	4b13      	ldr	r3, [pc, #76]	@ (800a8fc <SubghzApp_Init+0x1d0>)
 800a8ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8b0:	4a13      	ldr	r2, [pc, #76]	@ (800a900 <SubghzApp_Init+0x1d4>)
 800a8b2:	6812      	ldr	r2, [r2, #0]
 800a8b4:	f602 32b8 	addw	r2, r2, #3000	@ 0xbb8
 800a8b8:	4610      	mov	r0, r2
 800a8ba:	4798      	blx	r3

  /*register task to to be run in while(1) after Radio IT*/
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), UTIL_SEQ_RFU, Receive_data_process);
 800a8bc:	4a1a      	ldr	r2, [pc, #104]	@ (800a928 <SubghzApp_Init+0x1fc>)
 800a8be:	2100      	movs	r1, #0
 800a8c0:	2001      	movs	r0, #1
 800a8c2:	f000 fe27 	bl	800b514 <UTIL_SEQ_RegTask>
  /* USER CODE END SubghzApp_Init_2 */
}
 800a8c6:	bf00      	nop
 800a8c8:	3704      	adds	r7, #4
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd90      	pop	{r4, r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800c1b0 	.word	0x0800c1b0
 800a8d4:	0800c1cc 	.word	0x0800c1cc
 800a8d8:	0800c1f0 	.word	0x0800c1f0
 800a8dc:	0800ab15 	.word	0x0800ab15
 800a8e0:	20000544 	.word	0x20000544
 800a8e4:	20000324 	.word	0x20000324
 800a8e8:	0800a92d 	.word	0x0800a92d
 800a8ec:	0800a939 	.word	0x0800a939
 800a8f0:	0800aa45 	.word	0x0800aa45
 800a8f4:	0800aa51 	.word	0x0800aa51
 800a8f8:	0800aa5d 	.word	0x0800aa5d
 800a8fc:	0800c4b0 	.word	0x0800c4b0
 800a900:	2000055c 	.word	0x2000055c
 800a904:	36ace320 	.word	0x36ace320
 800a908:	0800c214 	.word	0x0800c214
 800a90c:	0800c228 	.word	0x0800c228
 800a910:	0800c23c 	.word	0x0800c23c
 800a914:	0800c250 	.word	0x0800c250
 800a918:	0800c264 	.word	0x0800c264
 800a91c:	0800c278 	.word	0x0800c278
 800a920:	20000440 	.word	0x20000440
 800a924:	0800c288 	.word	0x0800c288
 800a928:	0800aa69 	.word	0x0800aa69

0800a92c <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800a92c:	b480      	push	{r7}
 800a92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */

  /* USER CODE END OnTxDone */
}
 800a930:	bf00      	nop
 800a932:	46bd      	mov	sp, r7
 800a934:	bc80      	pop	{r7}
 800a936:	4770      	bx	lr

0800a938 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b088      	sub	sp, #32
 800a93c:	af02      	add	r7, sp, #8
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	4608      	mov	r0, r1
 800a942:	4611      	mov	r1, r2
 800a944:	461a      	mov	r2, r3
 800a946:	4603      	mov	r3, r0
 800a948:	817b      	strh	r3, [r7, #10]
 800a94a:	460b      	mov	r3, r1
 800a94c:	813b      	strh	r3, [r7, #8]
 800a94e:	4613      	mov	r3, r2
 800a950:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 800a952:	4b33      	ldr	r3, [pc, #204]	@ (800aa20 <OnRxDone+0xe8>)
 800a954:	2201      	movs	r2, #1
 800a956:	2100      	movs	r1, #0
 800a958:	2001      	movs	r0, #1
 800a95a:	f001 f919 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
#if ((USE_MODEM_LORA == 1) && (USE_MODEM_FSK == 0))
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, SnrValue=%ddB\n\r", rssi, LoraSnr_FskCfo);
 800a95e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a962:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800a966:	9201      	str	r2, [sp, #4]
 800a968:	9300      	str	r3, [sp, #0]
 800a96a:	4b2e      	ldr	r3, [pc, #184]	@ (800aa24 <OnRxDone+0xec>)
 800a96c:	2201      	movs	r2, #1
 800a96e:	2100      	movs	r1, #0
 800a970:	2001      	movs	r0, #1
 800a972:	f001 f90d 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  /* Record payload Signal to noise ratio in Lora*/
  SnrValue = LoraSnr_FskCfo;
 800a976:	4a2c      	ldr	r2, [pc, #176]	@ (800aa28 <OnRxDone+0xf0>)
 800a978:	79fb      	ldrb	r3, [r7, #7]
 800a97a:	7013      	strb	r3, [r2, #0]
#if ((USE_MODEM_LORA == 0) && (USE_MODEM_FSK == 1))
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, Cfo=%dkHz\n\r", rssi, LoraSnr_FskCfo);
  SnrValue = 0; /*not applicable in GFSK*/
#endif /* USE_MODEM_LORA | USE_MODEM_FSK */
  /* Clear BufferRx*/
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800a97c:	22ff      	movs	r2, #255	@ 0xff
 800a97e:	2100      	movs	r1, #0
 800a980:	482a      	ldr	r0, [pc, #168]	@ (800aa2c <OnRxDone+0xf4>)
 800a982:	f001 fb7d 	bl	800c080 <memset>
  /* Record payload size*/
  RxBufferSize = size;
 800a986:	4a2a      	ldr	r2, [pc, #168]	@ (800aa30 <OnRxDone+0xf8>)
 800a988:	897b      	ldrh	r3, [r7, #10]
 800a98a:	8013      	strh	r3, [r2, #0]
  if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 800a98c:	4b28      	ldr	r3, [pc, #160]	@ (800aa30 <OnRxDone+0xf8>)
 800a98e:	881b      	ldrh	r3, [r3, #0]
 800a990:	2bff      	cmp	r3, #255	@ 0xff
 800a992:	d806      	bhi.n	800a9a2 <OnRxDone+0x6a>
  {
    memcpy(BufferRx, payload, RxBufferSize);
 800a994:	4b26      	ldr	r3, [pc, #152]	@ (800aa30 <OnRxDone+0xf8>)
 800a996:	881b      	ldrh	r3, [r3, #0]
 800a998:	461a      	mov	r2, r3
 800a99a:	68f9      	ldr	r1, [r7, #12]
 800a99c:	4823      	ldr	r0, [pc, #140]	@ (800aa2c <OnRxDone+0xf4>)
 800a99e:	f001 fb9b 	bl	800c0d8 <memcpy>
  }
  /* Record Received Signal Strength*/
  RssiValue = rssi;
 800a9a2:	893b      	ldrh	r3, [r7, #8]
 800a9a4:	b25a      	sxtb	r2, r3
 800a9a6:	4b23      	ldr	r3, [pc, #140]	@ (800aa34 <OnRxDone+0xfc>)
 800a9a8:	701a      	strb	r2, [r3, #0]
  /* Record payload content*/
  APP_LOG(TS_ON, VLEVEL_H, "payload. size=%d \n\r", size);
 800a9aa:	897b      	ldrh	r3, [r7, #10]
 800a9ac:	9300      	str	r3, [sp, #0]
 800a9ae:	4b22      	ldr	r3, [pc, #136]	@ (800aa38 <OnRxDone+0x100>)
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	2003      	movs	r0, #3
 800a9b6:	f001 f8eb 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	617b      	str	r3, [r7, #20]
 800a9be:	e01d      	b.n	800a9fc <OnRxDone+0xc4>
  {
    APP_LOG(TS_OFF, VLEVEL_H, "%02X", BufferRx[i]);
 800a9c0:	4a1a      	ldr	r2, [pc, #104]	@ (800aa2c <OnRxDone+0xf4>)
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	4b1c      	ldr	r3, [pc, #112]	@ (800aa3c <OnRxDone+0x104>)
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	2003      	movs	r0, #3
 800a9d2:	f001 f8dd 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
    if (i % 16 == 15)
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	425a      	negs	r2, r3
 800a9da:	f003 030f 	and.w	r3, r3, #15
 800a9de:	f002 020f 	and.w	r2, r2, #15
 800a9e2:	bf58      	it	pl
 800a9e4:	4253      	negpl	r3, r2
 800a9e6:	2b0f      	cmp	r3, #15
 800a9e8:	d105      	bne.n	800a9f6 <OnRxDone+0xbe>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800a9ea:	4b15      	ldr	r3, [pc, #84]	@ (800aa40 <OnRxDone+0x108>)
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	2100      	movs	r1, #0
 800a9f0:	2003      	movs	r0, #3
 800a9f2:	f001 f8cd 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	617b      	str	r3, [r7, #20]
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	2b3f      	cmp	r3, #63	@ 0x3f
 800aa00:	ddde      	ble.n	800a9c0 <OnRxDone+0x88>
    }
  }
  APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800aa02:	4b0f      	ldr	r3, [pc, #60]	@ (800aa40 <OnRxDone+0x108>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	2100      	movs	r1, #0
 800aa08:	2003      	movs	r0, #3
 800aa0a:	f001 f8c1 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
  /* Run PingPong process in background*/
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 800aa0e:	2100      	movs	r1, #0
 800aa10:	2001      	movs	r0, #1
 800aa12:	f000 fda1 	bl	800b558 <UTIL_SEQ_SetTask>
  /* USER CODE END OnRxDone */
}
 800aa16:	bf00      	nop
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	0800c294 	.word	0x0800c294
 800aa24:	0800c2a0 	.word	0x0800c2a0
 800aa28:	20000543 	.word	0x20000543
 800aa2c:	20000340 	.word	0x20000340
 800aa30:	20000540 	.word	0x20000540
 800aa34:	20000542 	.word	0x20000542
 800aa38:	0800c2c4 	.word	0x0800c2c4
 800aa3c:	0800c2d8 	.word	0x0800c2d8
 800aa40:	0800c2e0 	.word	0x0800c2e0

0800aa44 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800aa44:	b480      	push	{r7}
 800aa46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */

  /* USER CODE END OnTxTimeout */
}
 800aa48:	bf00      	nop
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bc80      	pop	{r7}
 800aa4e:	4770      	bx	lr

0800aa50 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800aa50:	b480      	push	{r7}
 800aa52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */

  /* USER CODE END OnRxTimeout */
}
 800aa54:	bf00      	nop
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bc80      	pop	{r7}
 800aa5a:	4770      	bx	lr

0800aa5c <OnRxError>:

static void OnRxError(void)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */

  /* USER CODE END OnRxError */
}
 800aa60:	bf00      	nop
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bc80      	pop	{r7}
 800aa66:	4770      	bx	lr

0800aa68 <Receive_data_process>:

/* USER CODE BEGIN PrFD */

void Receive_data_process(void){
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af02      	add	r7, sp, #8
	Radio.Sleep();
 800aa6e:	4b21      	ldr	r3, [pc, #132]	@ (800aaf4 <Receive_data_process+0x8c>)
 800aa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa72:	4798      	blx	r3
	if (RxBufferSize > 0){
 800aa74:	4b20      	ldr	r3, [pc, #128]	@ (800aaf8 <Receive_data_process+0x90>)
 800aa76:	881b      	ldrh	r3, [r3, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d036      	beq.n	800aaea <Receive_data_process+0x82>
		LoraHeader *packet_receive = (LoraHeader*) BufferRx;
 800aa7c:	4b1f      	ldr	r3, [pc, #124]	@ (800aafc <Receive_data_process+0x94>)
 800aa7e:	607b      	str	r3, [r7, #4]
		if (packet_receive->board == 0x55){
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	2b55      	cmp	r3, #85	@ 0x55
 800aa86:	d130      	bne.n	800aaea <Receive_data_process+0x82>
			APP_LOG(TS_ON, VLEVEL_L, "Action: %d\r\n", packet_receive->action);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	799b      	ldrb	r3, [r3, #6]
 800aa8c:	9300      	str	r3, [sp, #0]
 800aa8e:	4b1c      	ldr	r3, [pc, #112]	@ (800ab00 <Receive_data_process+0x98>)
 800aa90:	2201      	movs	r2, #1
 800aa92:	2100      	movs	r1, #0
 800aa94:	2001      	movs	r0, #1
 800aa96:	f001 f87b 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
			APP_LOG(TS_ON, VLEVEL_L, "Board: %d\r\n", packet_receive->board);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	4b18      	ldr	r3, [pc, #96]	@ (800ab04 <Receive_data_process+0x9c>)
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	2001      	movs	r0, #1
 800aaa8:	f001 f872 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
			APP_LOG(TS_ON, VLEVEL_L, "Checksum: %d\r\n", packet_receive->checksum);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800aab2:	9300      	str	r3, [sp, #0]
 800aab4:	4b14      	ldr	r3, [pc, #80]	@ (800ab08 <Receive_data_process+0xa0>)
 800aab6:	2201      	movs	r2, #1
 800aab8:	2100      	movs	r1, #0
 800aaba:	2001      	movs	r0, #1
 800aabc:	f001 f868 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
			APP_LOG(TS_ON, VLEVEL_L, "Payload (uint32): %u\r\n", packet_receive->payload);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f8d3 300b 	ldr.w	r3, [r3, #11]
 800aac6:	9300      	str	r3, [sp, #0]
 800aac8:	4b10      	ldr	r3, [pc, #64]	@ (800ab0c <Receive_data_process+0xa4>)
 800aaca:	2201      	movs	r2, #1
 800aacc:	2100      	movs	r1, #0
 800aace:	2001      	movs	r0, #1
 800aad0:	f001 f85e 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
			APP_LOG(TS_ON, VLEVEL_L, "\n\r");
 800aad4:	4b0e      	ldr	r3, [pc, #56]	@ (800ab10 <Receive_data_process+0xa8>)
 800aad6:	2201      	movs	r2, #1
 800aad8:	2100      	movs	r1, #0
 800aada:	2001      	movs	r0, #1
 800aadc:	f001 f858 	bl	800bb90 <UTIL_ADV_TRACE_COND_FSend>
			Radio.Rx(RX_TIMEOUT_VALUE);
 800aae0:	4b04      	ldr	r3, [pc, #16]	@ (800aaf4 <Receive_data_process+0x8c>)
 800aae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aae4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800aae8:	4798      	blx	r3
		}
	}
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	0800c4b0 	.word	0x0800c4b0
 800aaf8:	20000540 	.word	0x20000540
 800aafc:	20000340 	.word	0x20000340
 800ab00:	0800c2e4 	.word	0x0800c2e4
 800ab04:	0800c2f4 	.word	0x0800c2f4
 800ab08:	0800c300 	.word	0x0800c300
 800ab0c:	0800c310 	.word	0x0800c310
 800ab10:	0800c2e0 	.word	0x0800c2e0

0800ab14 <OnledEvent>:


static void OnledEvent(void *context)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  //HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin); /* LED_GREEN */
  //HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin); /* LED_RED */

  HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin); /* LED_BLUE */
 800ab1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ab20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ab24:	f7f7 fd79 	bl	800261a <HAL_GPIO_TogglePin>

  UTIL_TIMER_Start(&timerLed);
 800ab28:	4803      	ldr	r0, [pc, #12]	@ (800ab38 <OnledEvent+0x24>)
 800ab2a:	f000 fdcb 	bl	800b6c4 <UTIL_TIMER_Start>
}
 800ab2e:	bf00      	nop
 800ab30:	3708      	adds	r7, #8
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	20000544 	.word	0x20000544

0800ab3c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800ab40:	f7f6 fcfe 	bl	8001540 <BSP_RADIO_Init>
 800ab44:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b082      	sub	sp, #8
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	4603      	mov	r3, r0
 800ab52:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800ab54:	79fb      	ldrb	r3, [r7, #7]
 800ab56:	4618      	mov	r0, r3
 800ab58:	f7f6 fd2e 	bl	80015b8 <BSP_RADIO_ConfigRFSwitch>
 800ab5c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800ab6a:	f7f6 fd77 	bl	800165c <BSP_RADIO_GetTxConfig>
 800ab6e:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800ab78:	f7f6 fd77 	bl	800166a <BSP_RADIO_IsTCXO>
 800ab7c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800ab86:	f7f6 fd77 	bl	8001678 <BSP_RADIO_IsDCDC>
 800ab8a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	4603      	mov	r3, r0
 800ab98:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800ab9a:	79fb      	ldrb	r3, [r7, #7]
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7f6 fd72 	bl	8001686 <BSP_RADIO_GetRFOMaxPowerConfig>
 800aba2:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3708      	adds	r7, #8
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800abac:	b480      	push	{r7}
 800abae:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800abb0:	4b04      	ldr	r3, [pc, #16]	@ (800abc4 <UTIL_LPM_Init+0x18>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800abb6:	4b04      	ldr	r3, [pc, #16]	@ (800abc8 <UTIL_LPM_Init+0x1c>)
 800abb8:	2200      	movs	r2, #0
 800abba:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800abbc:	bf00      	nop
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bc80      	pop	{r7}
 800abc2:	4770      	bx	lr
 800abc4:	20000560 	.word	0x20000560
 800abc8:	20000564 	.word	0x20000564

0800abcc <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800abcc:	b480      	push	{r7}
 800abce:	b087      	sub	sp, #28
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	460b      	mov	r3, r1
 800abd6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abd8:	f3ef 8310 	mrs	r3, PRIMASK
 800abdc:	613b      	str	r3, [r7, #16]
  return(result);
 800abde:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800abe0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800abe2:	b672      	cpsid	i
}
 800abe4:	bf00      	nop
  
  switch( state )
 800abe6:	78fb      	ldrb	r3, [r7, #3]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d008      	beq.n	800abfe <UTIL_LPM_SetStopMode+0x32>
 800abec:	2b01      	cmp	r3, #1
 800abee:	d10e      	bne.n	800ac0e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800abf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ac28 <UTIL_LPM_SetStopMode+0x5c>)
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4313      	orrs	r3, r2
 800abf8:	4a0b      	ldr	r2, [pc, #44]	@ (800ac28 <UTIL_LPM_SetStopMode+0x5c>)
 800abfa:	6013      	str	r3, [r2, #0]
      break;
 800abfc:	e008      	b.n	800ac10 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	43da      	mvns	r2, r3
 800ac02:	4b09      	ldr	r3, [pc, #36]	@ (800ac28 <UTIL_LPM_SetStopMode+0x5c>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4013      	ands	r3, r2
 800ac08:	4a07      	ldr	r2, [pc, #28]	@ (800ac28 <UTIL_LPM_SetStopMode+0x5c>)
 800ac0a:	6013      	str	r3, [r2, #0]
      break;
 800ac0c:	e000      	b.n	800ac10 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800ac0e:	bf00      	nop
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f383 8810 	msr	PRIMASK, r3
}
 800ac1a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800ac1c:	bf00      	nop
 800ac1e:	371c      	adds	r7, #28
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bc80      	pop	{r7}
 800ac24:	4770      	bx	lr
 800ac26:	bf00      	nop
 800ac28:	20000560 	.word	0x20000560

0800ac2c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b087      	sub	sp, #28
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	460b      	mov	r3, r1
 800ac36:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac38:	f3ef 8310 	mrs	r3, PRIMASK
 800ac3c:	613b      	str	r3, [r7, #16]
  return(result);
 800ac3e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800ac40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ac42:	b672      	cpsid	i
}
 800ac44:	bf00      	nop
  
  switch(state)
 800ac46:	78fb      	ldrb	r3, [r7, #3]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d008      	beq.n	800ac5e <UTIL_LPM_SetOffMode+0x32>
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d10e      	bne.n	800ac6e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800ac50:	4b0d      	ldr	r3, [pc, #52]	@ (800ac88 <UTIL_LPM_SetOffMode+0x5c>)
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	4a0b      	ldr	r2, [pc, #44]	@ (800ac88 <UTIL_LPM_SetOffMode+0x5c>)
 800ac5a:	6013      	str	r3, [r2, #0]
      break;
 800ac5c:	e008      	b.n	800ac70 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	43da      	mvns	r2, r3
 800ac62:	4b09      	ldr	r3, [pc, #36]	@ (800ac88 <UTIL_LPM_SetOffMode+0x5c>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4013      	ands	r3, r2
 800ac68:	4a07      	ldr	r2, [pc, #28]	@ (800ac88 <UTIL_LPM_SetOffMode+0x5c>)
 800ac6a:	6013      	str	r3, [r2, #0]
      break;
 800ac6c:	e000      	b.n	800ac70 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800ac6e:	bf00      	nop
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f383 8810 	msr	PRIMASK, r3
}
 800ac7a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800ac7c:	bf00      	nop
 800ac7e:	371c      	adds	r7, #28
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bc80      	pop	{r7}
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	20000564 	.word	0x20000564

0800ac8c <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac92:	f3ef 8310 	mrs	r3, PRIMASK
 800ac96:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac98:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800ac9a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ac9c:	b672      	cpsid	i
}
 800ac9e:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800aca0:	4b12      	ldr	r3, [pc, #72]	@ (800acec <UTIL_LPM_EnterLowPower+0x60>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d006      	beq.n	800acb6 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800aca8:	4b11      	ldr	r3, [pc, #68]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800acae:	4b10      	ldr	r3, [pc, #64]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	4798      	blx	r3
 800acb4:	e010      	b.n	800acd8 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800acb6:	4b0f      	ldr	r3, [pc, #60]	@ (800acf4 <UTIL_LPM_EnterLowPower+0x68>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d006      	beq.n	800accc <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800acbe:	4b0c      	ldr	r3, [pc, #48]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800acc4:	4b0a      	ldr	r3, [pc, #40]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acc6:	68db      	ldr	r3, [r3, #12]
 800acc8:	4798      	blx	r3
 800acca:	e005      	b.n	800acd8 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800accc:	4b08      	ldr	r3, [pc, #32]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800acd2:	4b07      	ldr	r3, [pc, #28]	@ (800acf0 <UTIL_LPM_EnterLowPower+0x64>)
 800acd4:	695b      	ldr	r3, [r3, #20]
 800acd6:	4798      	blx	r3
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f383 8810 	msr	PRIMASK, r3
}
 800ace2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800ace4:	bf00      	nop
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	20000560 	.word	0x20000560
 800acf0:	0800c380 	.word	0x0800c380
 800acf4:	20000564 	.word	0x20000564

0800acf8 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800acf8:	b480      	push	{r7}
 800acfa:	b087      	sub	sp, #28
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	4613      	mov	r3, r2
 800ad04:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	613b      	str	r3, [r7, #16]

  while( size-- )
 800ad0e:	e007      	b.n	800ad20 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800ad10:	693a      	ldr	r2, [r7, #16]
 800ad12:	1c53      	adds	r3, r2, #1
 800ad14:	613b      	str	r3, [r7, #16]
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	1c59      	adds	r1, r3, #1
 800ad1a:	6179      	str	r1, [r7, #20]
 800ad1c:	7812      	ldrb	r2, [r2, #0]
 800ad1e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800ad20:	88fb      	ldrh	r3, [r7, #6]
 800ad22:	1e5a      	subs	r2, r3, #1
 800ad24:	80fa      	strh	r2, [r7, #6]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1f2      	bne.n	800ad10 <UTIL_MEM_cpy_8+0x18>
    }
}
 800ad2a:	bf00      	nop
 800ad2c:	bf00      	nop
 800ad2e:	371c      	adds	r7, #28
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bc80      	pop	{r7}
 800ad34:	4770      	bx	lr

0800ad36 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800ad36:	b480      	push	{r7}
 800ad38:	b085      	sub	sp, #20
 800ad3a:	af00      	add	r7, sp, #0
 800ad3c:	6078      	str	r0, [r7, #4]
 800ad3e:	460b      	mov	r3, r1
 800ad40:	70fb      	strb	r3, [r7, #3]
 800ad42:	4613      	mov	r3, r2
 800ad44:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800ad4a:	e004      	b.n	800ad56 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	1c5a      	adds	r2, r3, #1
 800ad50:	60fa      	str	r2, [r7, #12]
 800ad52:	78fa      	ldrb	r2, [r7, #3]
 800ad54:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800ad56:	883b      	ldrh	r3, [r7, #0]
 800ad58:	1e5a      	subs	r2, r3, #1
 800ad5a:	803a      	strh	r2, [r7, #0]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1f5      	bne.n	800ad4c <UTIL_MEM_set_8+0x16>
  }
}
 800ad60:	bf00      	nop
 800ad62:	bf00      	nop
 800ad64:	3714      	adds	r7, #20
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bc80      	pop	{r7}
 800ad6a:	4770      	bx	lr

0800ad6c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800ad6c:	b082      	sub	sp, #8
 800ad6e:	b480      	push	{r7}
 800ad70:	b087      	sub	sp, #28
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	60f8      	str	r0, [r7, #12]
 800ad76:	1d38      	adds	r0, r7, #4
 800ad78:	e880 0006 	stmia.w	r0, {r1, r2}
 800ad7c:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800ad7e:	2300      	movs	r3, #0
 800ad80:	613b      	str	r3, [r7, #16]
 800ad82:	2300      	movs	r3, #0
 800ad84:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8a:	4413      	add	r3, r2
 800ad8c:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800ad8e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	4413      	add	r3, r2
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	b21b      	sxth	r3, r3
 800ada0:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800ada2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ada6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800adaa:	db0a      	blt.n	800adc2 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	3301      	adds	r3, #1
 800adb0:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800adb2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	b21b      	sxth	r3, r3
 800adc0:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	461a      	mov	r2, r3
 800adc6:	f107 0310 	add.w	r3, r7, #16
 800adca:	e893 0003 	ldmia.w	r3, {r0, r1}
 800adce:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800add2:	68f8      	ldr	r0, [r7, #12]
 800add4:	371c      	adds	r7, #28
 800add6:	46bd      	mov	sp, r7
 800add8:	bc80      	pop	{r7}
 800adda:	b002      	add	sp, #8
 800addc:	4770      	bx	lr
	...

0800ade0 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b08a      	sub	sp, #40	@ 0x28
 800ade4:	af02      	add	r7, sp, #8
 800ade6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800ade8:	2300      	movs	r3, #0
 800adea:	61bb      	str	r3, [r7, #24]
 800adec:	2300      	movs	r3, #0
 800adee:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800adf0:	2300      	movs	r3, #0
 800adf2:	613b      	str	r3, [r7, #16]
 800adf4:	2300      	movs	r3, #0
 800adf6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800adf8:	4b14      	ldr	r3, [pc, #80]	@ (800ae4c <SysTimeGet+0x6c>)
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	f107 0218 	add.w	r2, r7, #24
 800ae00:	3204      	adds	r2, #4
 800ae02:	4610      	mov	r0, r2
 800ae04:	4798      	blx	r3
 800ae06:	4603      	mov	r3, r0
 800ae08:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800ae0a:	4b10      	ldr	r3, [pc, #64]	@ (800ae4c <SysTimeGet+0x6c>)
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	4798      	blx	r3
 800ae10:	4603      	mov	r3, r0
 800ae12:	b21b      	sxth	r3, r3
 800ae14:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800ae16:	4b0d      	ldr	r3, [pc, #52]	@ (800ae4c <SysTimeGet+0x6c>)
 800ae18:	685b      	ldr	r3, [r3, #4]
 800ae1a:	4798      	blx	r3
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800ae20:	f107 0010 	add.w	r0, r7, #16
 800ae24:	69fb      	ldr	r3, [r7, #28]
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	69bb      	ldr	r3, [r7, #24]
 800ae2a:	f107 0208 	add.w	r2, r7, #8
 800ae2e:	ca06      	ldmia	r2, {r1, r2}
 800ae30:	f7ff ff9c 	bl	800ad6c <SysTimeAdd>

  return sysTime;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	461a      	mov	r2, r3
 800ae38:	f107 0310 	add.w	r3, r7, #16
 800ae3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae40:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	3720      	adds	r7, #32
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	0800c464 	.word	0x0800c464

0800ae50 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  int i = 0;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800ae5c:	e00e      	b.n	800ae7c <ee_skip_atoi+0x2c>
 800ae5e:	68fa      	ldr	r2, [r7, #12]
 800ae60:	4613      	mov	r3, r2
 800ae62:	009b      	lsls	r3, r3, #2
 800ae64:	4413      	add	r3, r2
 800ae66:	005b      	lsls	r3, r3, #1
 800ae68:	4618      	mov	r0, r3
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	1c59      	adds	r1, r3, #1
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	6011      	str	r1, [r2, #0]
 800ae74:	781b      	ldrb	r3, [r3, #0]
 800ae76:	4403      	add	r3, r0
 800ae78:	3b30      	subs	r3, #48	@ 0x30
 800ae7a:	60fb      	str	r3, [r7, #12]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	2b2f      	cmp	r3, #47	@ 0x2f
 800ae84:	d904      	bls.n	800ae90 <ee_skip_atoi+0x40>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	2b39      	cmp	r3, #57	@ 0x39
 800ae8e:	d9e6      	bls.n	800ae5e <ee_skip_atoi+0xe>
  return i;
 800ae90:	68fb      	ldr	r3, [r7, #12]
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3714      	adds	r7, #20
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bc80      	pop	{r7}
 800ae9a:	4770      	bx	lr

0800ae9c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b099      	sub	sp, #100	@ 0x64
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
 800aea8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800aeaa:	4b71      	ldr	r3, [pc, #452]	@ (800b070 <ee_number+0x1d4>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800aeb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d002      	beq.n	800aec0 <ee_number+0x24>
 800aeba:	4b6e      	ldr	r3, [pc, #440]	@ (800b074 <ee_number+0x1d8>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	2b01      	cmp	r3, #1
 800aec4:	dd02      	ble.n	800aecc <ee_number+0x30>
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	2b24      	cmp	r3, #36	@ 0x24
 800aeca:	dd01      	ble.n	800aed0 <ee_number+0x34>
 800aecc:	2300      	movs	r3, #0
 800aece:	e0ca      	b.n	800b066 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800aed0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aed2:	f003 0301 	and.w	r3, r3, #1
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d001      	beq.n	800aede <ee_number+0x42>
 800aeda:	2330      	movs	r3, #48	@ 0x30
 800aedc:	e000      	b.n	800aee0 <ee_number+0x44>
 800aede:	2320      	movs	r3, #32
 800aee0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800aee4:	2300      	movs	r3, #0
 800aee6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800aeea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeec:	f003 0302 	and.w	r3, r3, #2
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d00b      	beq.n	800af0c <ee_number+0x70>
  {
    if (num < 0)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	da08      	bge.n	800af0c <ee_number+0x70>
    {
      sign = '-';
 800aefa:	232d      	movs	r3, #45	@ 0x2d
 800aefc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	425b      	negs	r3, r3
 800af04:	607b      	str	r3, [r7, #4]
      size--;
 800af06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af08:	3b01      	subs	r3, #1
 800af0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800af0c:	2300      	movs	r3, #0
 800af0e:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d11e      	bne.n	800af54 <ee_number+0xb8>
    tmp[i++] = '0';
 800af16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af18:	1c5a      	adds	r2, r3, #1
 800af1a:	657a      	str	r2, [r7, #84]	@ 0x54
 800af1c:	3360      	adds	r3, #96	@ 0x60
 800af1e:	443b      	add	r3, r7
 800af20:	2230      	movs	r2, #48	@ 0x30
 800af22:	f803 2c50 	strb.w	r2, [r3, #-80]
 800af26:	e018      	b.n	800af5a <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	683a      	ldr	r2, [r7, #0]
 800af2c:	fbb3 f1f2 	udiv	r1, r3, r2
 800af30:	fb01 f202 	mul.w	r2, r1, r2
 800af34:	1a9b      	subs	r3, r3, r2
 800af36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af38:	441a      	add	r2, r3
 800af3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af3c:	1c59      	adds	r1, r3, #1
 800af3e:	6579      	str	r1, [r7, #84]	@ 0x54
 800af40:	7812      	ldrb	r2, [r2, #0]
 800af42:	3360      	adds	r3, #96	@ 0x60
 800af44:	443b      	add	r3, r7
 800af46:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800af52:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e6      	bne.n	800af28 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800af5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800af5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af5e:	429a      	cmp	r2, r3
 800af60:	dd01      	ble.n	800af66 <ee_number+0xca>
 800af62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af64:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800af66:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af6a:	1ad3      	subs	r3, r2, r3
 800af6c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800af6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af70:	f003 0301 	and.w	r3, r3, #1
 800af74:	2b00      	cmp	r3, #0
 800af76:	d112      	bne.n	800af9e <ee_number+0x102>
 800af78:	e00c      	b.n	800af94 <ee_number+0xf8>
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	1c5a      	adds	r2, r3, #1
 800af7e:	60fa      	str	r2, [r7, #12]
 800af80:	2220      	movs	r2, #32
 800af82:	701a      	strb	r2, [r3, #0]
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	3b01      	subs	r3, #1
 800af88:	60bb      	str	r3, [r7, #8]
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d101      	bne.n	800af94 <ee_number+0xf8>
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	e068      	b.n	800b066 <ee_number+0x1ca>
 800af94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af96:	1e5a      	subs	r2, r3, #1
 800af98:	66ba      	str	r2, [r7, #104]	@ 0x68
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	dced      	bgt.n	800af7a <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800af9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d01b      	beq.n	800afde <ee_number+0x142>
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	1c5a      	adds	r2, r3, #1
 800afaa:	60fa      	str	r2, [r7, #12]
 800afac:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800afb0:	701a      	strb	r2, [r3, #0]
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	3b01      	subs	r3, #1
 800afb6:	60bb      	str	r3, [r7, #8]
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d10f      	bne.n	800afde <ee_number+0x142>
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	e051      	b.n	800b066 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	1c5a      	adds	r2, r3, #1
 800afc6:	60fa      	str	r2, [r7, #12]
 800afc8:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800afcc:	701a      	strb	r2, [r3, #0]
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	3b01      	subs	r3, #1
 800afd2:	60bb      	str	r3, [r7, #8]
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d101      	bne.n	800afde <ee_number+0x142>
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	e043      	b.n	800b066 <ee_number+0x1ca>
 800afde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800afe0:	1e5a      	subs	r2, r3, #1
 800afe2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	dcec      	bgt.n	800afc2 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800afe8:	e00c      	b.n	800b004 <ee_number+0x168>
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	1c5a      	adds	r2, r3, #1
 800afee:	60fa      	str	r2, [r7, #12]
 800aff0:	2230      	movs	r2, #48	@ 0x30
 800aff2:	701a      	strb	r2, [r3, #0]
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	3b01      	subs	r3, #1
 800aff8:	60bb      	str	r3, [r7, #8]
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d101      	bne.n	800b004 <ee_number+0x168>
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	e030      	b.n	800b066 <ee_number+0x1ca>
 800b004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b006:	1e5a      	subs	r2, r3, #1
 800b008:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b00a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b00c:	429a      	cmp	r2, r3
 800b00e:	dbec      	blt.n	800afea <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800b010:	e010      	b.n	800b034 <ee_number+0x198>
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	1c5a      	adds	r2, r3, #1
 800b016:	60fa      	str	r2, [r7, #12]
 800b018:	f107 0110 	add.w	r1, r7, #16
 800b01c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b01e:	440a      	add	r2, r1
 800b020:	7812      	ldrb	r2, [r2, #0]
 800b022:	701a      	strb	r2, [r3, #0]
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	3b01      	subs	r3, #1
 800b028:	60bb      	str	r3, [r7, #8]
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <ee_number+0x198>
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	e018      	b.n	800b066 <ee_number+0x1ca>
 800b034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b036:	1e5a      	subs	r2, r3, #1
 800b038:	657a      	str	r2, [r7, #84]	@ 0x54
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	dce9      	bgt.n	800b012 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800b03e:	e00c      	b.n	800b05a <ee_number+0x1be>
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	1c5a      	adds	r2, r3, #1
 800b044:	60fa      	str	r2, [r7, #12]
 800b046:	2220      	movs	r2, #32
 800b048:	701a      	strb	r2, [r3, #0]
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	3b01      	subs	r3, #1
 800b04e:	60bb      	str	r3, [r7, #8]
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d101      	bne.n	800b05a <ee_number+0x1be>
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	e005      	b.n	800b066 <ee_number+0x1ca>
 800b05a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b05c:	1e5a      	subs	r2, r3, #1
 800b05e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b060:	2b00      	cmp	r3, #0
 800b062:	dced      	bgt.n	800b040 <ee_number+0x1a4>

  return str;
 800b064:	68fb      	ldr	r3, [r7, #12]
}
 800b066:	4618      	mov	r0, r3
 800b068:	3764      	adds	r7, #100	@ 0x64
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bc80      	pop	{r7}
 800b06e:	4770      	bx	lr
 800b070:	2000000c 	.word	0x2000000c
 800b074:	20000010 	.word	0x20000010

0800b078 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b092      	sub	sp, #72	@ 0x48
 800b07c:	af04      	add	r7, sp, #16
 800b07e:	60f8      	str	r0, [r7, #12]
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	607a      	str	r2, [r7, #4]
 800b084:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	dc01      	bgt.n	800b090 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800b08c:	2300      	movs	r3, #0
 800b08e:	e13e      	b.n	800b30e <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b094:	e128      	b.n	800b2e8 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800b096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	1ad2      	subs	r2, r2, r3
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	3b01      	subs	r3, #1
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	f280 812e 	bge.w	800b302 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	2b25      	cmp	r3, #37	@ 0x25
 800b0ac:	d006      	beq.n	800b0bc <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b2:	1c59      	adds	r1, r3, #1
 800b0b4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b0b6:	7812      	ldrb	r2, [r2, #0]
 800b0b8:	701a      	strb	r2, [r3, #0]
      continue;
 800b0ba:	e112      	b.n	800b2e2 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	2b30      	cmp	r3, #48	@ 0x30
 800b0cc:	d103      	bne.n	800b0d6 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800b0ce:	6a3b      	ldr	r3, [r7, #32]
 800b0d0:	f043 0301 	orr.w	r3, r3, #1
 800b0d4:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800b0d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0da:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	2b2f      	cmp	r3, #47	@ 0x2f
 800b0e2:	d908      	bls.n	800b0f6 <tiny_vsnprintf_like+0x7e>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	2b39      	cmp	r3, #57	@ 0x39
 800b0ea:	d804      	bhi.n	800b0f6 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800b0ec:	1d3b      	adds	r3, r7, #4
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7ff feae 	bl	800ae50 <ee_skip_atoi>
 800b0f4:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800b0f6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0fa:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800b0fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b100:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800b102:	230a      	movs	r3, #10
 800b104:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	3b58      	subs	r3, #88	@ 0x58
 800b10c:	2b20      	cmp	r3, #32
 800b10e:	f200 8094 	bhi.w	800b23a <tiny_vsnprintf_like+0x1c2>
 800b112:	a201      	add	r2, pc, #4	@ (adr r2, 800b118 <tiny_vsnprintf_like+0xa0>)
 800b114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b118:	0800b223 	.word	0x0800b223
 800b11c:	0800b23b 	.word	0x0800b23b
 800b120:	0800b23b 	.word	0x0800b23b
 800b124:	0800b23b 	.word	0x0800b23b
 800b128:	0800b23b 	.word	0x0800b23b
 800b12c:	0800b23b 	.word	0x0800b23b
 800b130:	0800b23b 	.word	0x0800b23b
 800b134:	0800b23b 	.word	0x0800b23b
 800b138:	0800b23b 	.word	0x0800b23b
 800b13c:	0800b23b 	.word	0x0800b23b
 800b140:	0800b23b 	.word	0x0800b23b
 800b144:	0800b1a7 	.word	0x0800b1a7
 800b148:	0800b231 	.word	0x0800b231
 800b14c:	0800b23b 	.word	0x0800b23b
 800b150:	0800b23b 	.word	0x0800b23b
 800b154:	0800b23b 	.word	0x0800b23b
 800b158:	0800b23b 	.word	0x0800b23b
 800b15c:	0800b231 	.word	0x0800b231
 800b160:	0800b23b 	.word	0x0800b23b
 800b164:	0800b23b 	.word	0x0800b23b
 800b168:	0800b23b 	.word	0x0800b23b
 800b16c:	0800b23b 	.word	0x0800b23b
 800b170:	0800b23b 	.word	0x0800b23b
 800b174:	0800b23b 	.word	0x0800b23b
 800b178:	0800b23b 	.word	0x0800b23b
 800b17c:	0800b23b 	.word	0x0800b23b
 800b180:	0800b23b 	.word	0x0800b23b
 800b184:	0800b1c7 	.word	0x0800b1c7
 800b188:	0800b23b 	.word	0x0800b23b
 800b18c:	0800b287 	.word	0x0800b287
 800b190:	0800b23b 	.word	0x0800b23b
 800b194:	0800b23b 	.word	0x0800b23b
 800b198:	0800b22b 	.word	0x0800b22b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800b19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b19e:	1c5a      	adds	r2, r3, #1
 800b1a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b1a2:	2220      	movs	r2, #32
 800b1a4:	701a      	strb	r2, [r3, #0]
 800b1a6:	69fb      	ldr	r3, [r7, #28]
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	61fb      	str	r3, [r7, #28]
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	dcf4      	bgt.n	800b19c <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	1d1a      	adds	r2, r3, #4
 800b1b6:	603a      	str	r2, [r7, #0]
 800b1b8:	6819      	ldr	r1, [r3, #0]
 800b1ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1bc:	1c5a      	adds	r2, r3, #1
 800b1be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b1c0:	b2ca      	uxtb	r2, r1
 800b1c2:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800b1c4:	e08d      	b.n	800b2e2 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	1d1a      	adds	r2, r3, #4
 800b1ca:	603a      	str	r2, [r7, #0]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <tiny_vsnprintf_like+0x162>
 800b1d6:	4b50      	ldr	r3, [pc, #320]	@ (800b318 <tiny_vsnprintf_like+0x2a0>)
 800b1d8:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800b1da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b1dc:	f7f4 ffcc 	bl	8000178 <strlen>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800b1e4:	e004      	b.n	800b1f0 <tiny_vsnprintf_like+0x178>
 800b1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e8:	1c5a      	adds	r2, r3, #1
 800b1ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b1ec:	2220      	movs	r2, #32
 800b1ee:	701a      	strb	r2, [r3, #0]
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	1e5a      	subs	r2, r3, #1
 800b1f4:	61fa      	str	r2, [r7, #28]
 800b1f6:	693a      	ldr	r2, [r7, #16]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	dbf4      	blt.n	800b1e6 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b200:	e00a      	b.n	800b218 <tiny_vsnprintf_like+0x1a0>
 800b202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b204:	1c53      	adds	r3, r2, #1
 800b206:	627b      	str	r3, [r7, #36]	@ 0x24
 800b208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b20a:	1c59      	adds	r1, r3, #1
 800b20c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b20e:	7812      	ldrb	r2, [r2, #0]
 800b210:	701a      	strb	r2, [r3, #0]
 800b212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b214:	3301      	adds	r3, #1
 800b216:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b218:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	dbf0      	blt.n	800b202 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800b220:	e05f      	b.n	800b2e2 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800b222:	6a3b      	ldr	r3, [r7, #32]
 800b224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b228:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800b22a:	2310      	movs	r3, #16
 800b22c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800b22e:	e02b      	b.n	800b288 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800b230:	6a3b      	ldr	r3, [r7, #32]
 800b232:	f043 0302 	orr.w	r3, r3, #2
 800b236:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800b238:	e025      	b.n	800b286 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	2b25      	cmp	r3, #37	@ 0x25
 800b240:	d004      	beq.n	800b24c <tiny_vsnprintf_like+0x1d4>
 800b242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b244:	1c5a      	adds	r2, r3, #1
 800b246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b248:	2225      	movs	r2, #37	@ 0x25
 800b24a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800b24c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	1ad2      	subs	r2, r2, r3
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	3b01      	subs	r3, #1
 800b256:	429a      	cmp	r2, r3
 800b258:	da16      	bge.n	800b288 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d006      	beq.n	800b270 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b266:	1c59      	adds	r1, r3, #1
 800b268:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b26a:	7812      	ldrb	r2, [r2, #0]
 800b26c:	701a      	strb	r2, [r3, #0]
 800b26e:	e002      	b.n	800b276 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	3b01      	subs	r3, #1
 800b274:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800b276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	1ad2      	subs	r2, r2, r3
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	3b01      	subs	r3, #1
 800b280:	429a      	cmp	r2, r3
 800b282:	db2d      	blt.n	800b2e0 <tiny_vsnprintf_like+0x268>
 800b284:	e000      	b.n	800b288 <tiny_vsnprintf_like+0x210>
        break;
 800b286:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	2b6c      	cmp	r3, #108	@ 0x6c
 800b28c:	d105      	bne.n	800b29a <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	1d1a      	adds	r2, r3, #4
 800b292:	603a      	str	r2, [r7, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	637b      	str	r3, [r7, #52]	@ 0x34
 800b298:	e00f      	b.n	800b2ba <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800b29a:	6a3b      	ldr	r3, [r7, #32]
 800b29c:	f003 0302 	and.w	r3, r3, #2
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d005      	beq.n	800b2b0 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	1d1a      	adds	r2, r3, #4
 800b2a8:	603a      	str	r2, [r7, #0]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2ae:	e004      	b.n	800b2ba <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	1d1a      	adds	r2, r3, #4
 800b2b4:	603a      	str	r2, [r7, #0]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	1e5a      	subs	r2, r3, #1
 800b2be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	1acb      	subs	r3, r1, r3
 800b2c4:	1ad1      	subs	r1, r2, r3
 800b2c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b2c8:	6a3b      	ldr	r3, [r7, #32]
 800b2ca:	9302      	str	r3, [sp, #8]
 800b2cc:	69bb      	ldr	r3, [r7, #24]
 800b2ce:	9301      	str	r3, [sp, #4]
 800b2d0:	69fb      	ldr	r3, [r7, #28]
 800b2d2:	9300      	str	r3, [sp, #0]
 800b2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b2d8:	f7ff fde0 	bl	800ae9c <ee_number>
 800b2dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800b2de:	e000      	b.n	800b2e2 <tiny_vsnprintf_like+0x26a>
        continue;
 800b2e0:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	607b      	str	r3, [r7, #4]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	f47f aed2 	bne.w	800b096 <tiny_vsnprintf_like+0x1e>
 800b2f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	1ad2      	subs	r2, r2, r3
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	3b01      	subs	r3, #1
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	f6bf aeca 	bge.w	800b096 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800b302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b304:	2200      	movs	r2, #0
 800b306:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800b308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	1ad3      	subs	r3, r2, r3
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3738      	adds	r7, #56	@ 0x38
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	0800c378 	.word	0x0800c378

0800b31c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b090      	sub	sp, #64	@ 0x40
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800b324:	4b73      	ldr	r3, [pc, #460]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800b32a:	4b72      	ldr	r3, [pc, #456]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b32c:	681a      	ldr	r2, [r3, #0]
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4013      	ands	r3, r2
 800b332:	4a70      	ldr	r2, [pc, #448]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b334:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800b336:	4b70      	ldr	r3, [pc, #448]	@ (800b4f8 <UTIL_SEQ_Run+0x1dc>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800b33c:	4b6f      	ldr	r3, [pc, #444]	@ (800b4fc <UTIL_SEQ_Run+0x1e0>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800b342:	4b6f      	ldr	r3, [pc, #444]	@ (800b500 <UTIL_SEQ_Run+0x1e4>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800b348:	4b6e      	ldr	r3, [pc, #440]	@ (800b504 <UTIL_SEQ_Run+0x1e8>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b34e:	e08d      	b.n	800b46c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800b350:	2300      	movs	r3, #0
 800b352:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b354:	e002      	b.n	800b35c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800b356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b358:	3301      	adds	r3, #1
 800b35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b35c:	4a6a      	ldr	r2, [pc, #424]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b360:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b366:	401a      	ands	r2, r3
 800b368:	4b62      	ldr	r3, [pc, #392]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4013      	ands	r3, r2
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d0f1      	beq.n	800b356 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800b372:	4a65      	ldr	r2, [pc, #404]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b376:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b37c:	401a      	ands	r2, r3
 800b37e:	4b5d      	ldr	r3, [pc, #372]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4013      	ands	r3, r2
 800b384:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800b386:	4a60      	ldr	r2, [pc, #384]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b38a:	00db      	lsls	r3, r3, #3
 800b38c:	4413      	add	r3, r2
 800b38e:	685a      	ldr	r2, [r3, #4]
 800b390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b392:	4013      	ands	r3, r2
 800b394:	2b00      	cmp	r3, #0
 800b396:	d106      	bne.n	800b3a6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800b398:	4a5b      	ldr	r2, [pc, #364]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b39a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b39c:	00db      	lsls	r3, r3, #3
 800b39e:	4413      	add	r3, r2
 800b3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800b3a6:	4a58      	ldr	r2, [pc, #352]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3aa:	00db      	lsls	r3, r3, #3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	685a      	ldr	r2, [r3, #4]
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b2:	4013      	ands	r3, r2
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f000 f907 	bl	800b5c8 <SEQ_BitPosition>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	461a      	mov	r2, r3
 800b3be:	4b53      	ldr	r3, [pc, #332]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b3c0:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800b3c2:	4a51      	ldr	r2, [pc, #324]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b3c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c6:	00db      	lsls	r3, r3, #3
 800b3c8:	4413      	add	r3, r2
 800b3ca:	685a      	ldr	r2, [r3, #4]
 800b3cc:	4b4f      	ldr	r3, [pc, #316]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2101      	movs	r1, #1
 800b3d2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3d6:	43db      	mvns	r3, r3
 800b3d8:	401a      	ands	r2, r3
 800b3da:	494b      	ldr	r1, [pc, #300]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b3dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3de:	00db      	lsls	r3, r3, #3
 800b3e0:	440b      	add	r3, r1
 800b3e2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3e4:	f3ef 8310 	mrs	r3, PRIMASK
 800b3e8:	61bb      	str	r3, [r7, #24]
  return(result);
 800b3ea:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b3ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800b3ee:	b672      	cpsid	i
}
 800b3f0:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800b3f2:	4b46      	ldr	r3, [pc, #280]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3fc:	43da      	mvns	r2, r3
 800b3fe:	4b3e      	ldr	r3, [pc, #248]	@ (800b4f8 <UTIL_SEQ_Run+0x1dc>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	4013      	ands	r3, r2
 800b404:	4a3c      	ldr	r2, [pc, #240]	@ (800b4f8 <UTIL_SEQ_Run+0x1dc>)
 800b406:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b408:	2301      	movs	r3, #1
 800b40a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b40c:	e013      	b.n	800b436 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800b40e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b410:	3b01      	subs	r3, #1
 800b412:	4a3d      	ldr	r2, [pc, #244]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b414:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800b418:	4b3c      	ldr	r3, [pc, #240]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2201      	movs	r2, #1
 800b41e:	fa02 f303 	lsl.w	r3, r2, r3
 800b422:	43da      	mvns	r2, r3
 800b424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b426:	3b01      	subs	r3, #1
 800b428:	400a      	ands	r2, r1
 800b42a:	4937      	ldr	r1, [pc, #220]	@ (800b508 <UTIL_SEQ_Run+0x1ec>)
 800b42c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b432:	3b01      	subs	r3, #1
 800b434:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1e8      	bne.n	800b40e <UTIL_SEQ_Run+0xf2>
 800b43c:	6a3b      	ldr	r3, [r7, #32]
 800b43e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	f383 8810 	msr	PRIMASK, r3
}
 800b446:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800b448:	4b30      	ldr	r3, [pc, #192]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	4a30      	ldr	r2, [pc, #192]	@ (800b510 <UTIL_SEQ_Run+0x1f4>)
 800b44e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b452:	4798      	blx	r3

    local_taskset = TaskSet;
 800b454:	4b28      	ldr	r3, [pc, #160]	@ (800b4f8 <UTIL_SEQ_Run+0x1dc>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800b45a:	4b28      	ldr	r3, [pc, #160]	@ (800b4fc <UTIL_SEQ_Run+0x1e0>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800b460:	4b27      	ldr	r3, [pc, #156]	@ (800b500 <UTIL_SEQ_Run+0x1e4>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800b466:	4b27      	ldr	r3, [pc, #156]	@ (800b504 <UTIL_SEQ_Run+0x1e8>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b46c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b470:	401a      	ands	r2, r3
 800b472:	4b20      	ldr	r3, [pc, #128]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4013      	ands	r3, r2
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d005      	beq.n	800b488 <UTIL_SEQ_Run+0x16c>
 800b47c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b480:	4013      	ands	r3, r2
 800b482:	2b00      	cmp	r3, #0
 800b484:	f43f af64 	beq.w	800b350 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800b488:	4b20      	ldr	r3, [pc, #128]	@ (800b50c <UTIL_SEQ_Run+0x1f0>)
 800b48a:	f04f 32ff 	mov.w	r2, #4294967295
 800b48e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800b490:	f000 f88e 	bl	800b5b0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b494:	f3ef 8310 	mrs	r3, PRIMASK
 800b498:	613b      	str	r3, [r7, #16]
  return(result);
 800b49a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800b49c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b49e:	b672      	cpsid	i
}
 800b4a0:	bf00      	nop
  local_taskset = TaskSet;
 800b4a2:	4b15      	ldr	r3, [pc, #84]	@ (800b4f8 <UTIL_SEQ_Run+0x1dc>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800b4a8:	4b14      	ldr	r3, [pc, #80]	@ (800b4fc <UTIL_SEQ_Run+0x1e0>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800b4ae:	4b14      	ldr	r3, [pc, #80]	@ (800b500 <UTIL_SEQ_Run+0x1e4>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800b4b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b8:	401a      	ands	r2, r3
 800b4ba:	4b0e      	ldr	r3, [pc, #56]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	4013      	ands	r3, r2
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d107      	bne.n	800b4d4 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800b4c4:	4b0f      	ldr	r3, [pc, #60]	@ (800b504 <UTIL_SEQ_Run+0x1e8>)
 800b4c6:	681a      	ldr	r2, [r3, #0]
 800b4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ca:	4013      	ands	r3, r2
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d101      	bne.n	800b4d4 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800b4d0:	f7f5 fae2 	bl	8000a98 <UTIL_SEQ_Idle>
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	f383 8810 	msr	PRIMASK, r3
}
 800b4de:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800b4e0:	f000 f86c 	bl	800b5bc <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800b4e4:	4a03      	ldr	r2, [pc, #12]	@ (800b4f4 <UTIL_SEQ_Run+0x1d8>)
 800b4e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e8:	6013      	str	r3, [r2, #0]

  return;
 800b4ea:	bf00      	nop
}
 800b4ec:	3740      	adds	r7, #64	@ 0x40
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	20000018 	.word	0x20000018
 800b4f8:	20000568 	.word	0x20000568
 800b4fc:	2000056c 	.word	0x2000056c
 800b500:	20000014 	.word	0x20000014
 800b504:	20000570 	.word	0x20000570
 800b508:	2000057c 	.word	0x2000057c
 800b50c:	20000574 	.word	0x20000574
 800b510:	20000578 	.word	0x20000578

0800b514 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b088      	sub	sp, #32
 800b518:	af00      	add	r7, sp, #0
 800b51a:	60f8      	str	r0, [r7, #12]
 800b51c:	60b9      	str	r1, [r7, #8]
 800b51e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b520:	f3ef 8310 	mrs	r3, PRIMASK
 800b524:	617b      	str	r3, [r7, #20]
  return(result);
 800b526:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800b528:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b52a:	b672      	cpsid	i
}
 800b52c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f000 f84a 	bl	800b5c8 <SEQ_BitPosition>
 800b534:	4603      	mov	r3, r0
 800b536:	4619      	mov	r1, r3
 800b538:	4a06      	ldr	r2, [pc, #24]	@ (800b554 <UTIL_SEQ_RegTask+0x40>)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b540:	69fb      	ldr	r3, [r7, #28]
 800b542:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b544:	69bb      	ldr	r3, [r7, #24]
 800b546:	f383 8810 	msr	PRIMASK, r3
}
 800b54a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800b54c:	bf00      	nop
}
 800b54e:	3720      	adds	r7, #32
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	20000578 	.word	0x20000578

0800b558 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b562:	f3ef 8310 	mrs	r3, PRIMASK
 800b566:	60fb      	str	r3, [r7, #12]
  return(result);
 800b568:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b56a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b56c:	b672      	cpsid	i
}
 800b56e:	bf00      	nop

  TaskSet |= TaskId_bm;
 800b570:	4b0d      	ldr	r3, [pc, #52]	@ (800b5a8 <UTIL_SEQ_SetTask+0x50>)
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	4313      	orrs	r3, r2
 800b578:	4a0b      	ldr	r2, [pc, #44]	@ (800b5a8 <UTIL_SEQ_SetTask+0x50>)
 800b57a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800b57c:	4a0b      	ldr	r2, [pc, #44]	@ (800b5ac <UTIL_SEQ_SetTask+0x54>)
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	431a      	orrs	r2, r3
 800b588:	4908      	ldr	r1, [pc, #32]	@ (800b5ac <UTIL_SEQ_SetTask+0x54>)
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	f383 8810 	msr	PRIMASK, r3
}
 800b59a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b59c:	bf00      	nop
}
 800b59e:	371c      	adds	r7, #28
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bc80      	pop	{r7}
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	20000568 	.word	0x20000568
 800b5ac:	2000057c 	.word	0x2000057c

0800b5b0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b5b4:	bf00      	nop
}
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bc80      	pop	{r7}
 800b5ba:	4770      	bx	lr

0800b5bc <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800b5bc:	b480      	push	{r7}
 800b5be:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b5c0:	bf00      	nop
}
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bc80      	pop	{r7}
 800b5c6:	4770      	bx	lr

0800b5c8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b085      	sub	sp, #20
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5de:	d204      	bcs.n	800b5ea <SEQ_BitPosition+0x22>
 800b5e0:	2310      	movs	r3, #16
 800b5e2:	73fb      	strb	r3, [r7, #15]
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	041b      	lsls	r3, r3, #16
 800b5e8:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b5f0:	d205      	bcs.n	800b5fe <SEQ_BitPosition+0x36>
 800b5f2:	7bfb      	ldrb	r3, [r7, #15]
 800b5f4:	3308      	adds	r3, #8
 800b5f6:	73fb      	strb	r3, [r7, #15]
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	021b      	lsls	r3, r3, #8
 800b5fc:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b604:	d205      	bcs.n	800b612 <SEQ_BitPosition+0x4a>
 800b606:	7bfb      	ldrb	r3, [r7, #15]
 800b608:	3304      	adds	r3, #4
 800b60a:	73fb      	strb	r3, [r7, #15]
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	011b      	lsls	r3, r3, #4
 800b610:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	0f1b      	lsrs	r3, r3, #28
 800b616:	4a07      	ldr	r2, [pc, #28]	@ (800b634 <SEQ_BitPosition+0x6c>)
 800b618:	5cd2      	ldrb	r2, [r2, r3]
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	4413      	add	r3, r2
 800b61e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800b620:	7bfb      	ldrb	r3, [r7, #15]
 800b622:	f1c3 031f 	rsb	r3, r3, #31
 800b626:	b2db      	uxtb	r3, r3
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3714      	adds	r7, #20
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bc80      	pop	{r7}
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	0800c5f0 	.word	0x0800c5f0

0800b638 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800b63c:	4b04      	ldr	r3, [pc, #16]	@ (800b650 <UTIL_TIMER_Init+0x18>)
 800b63e:	2200      	movs	r2, #0
 800b640:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800b642:	4b04      	ldr	r3, [pc, #16]	@ (800b654 <UTIL_TIMER_Init+0x1c>)
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	4798      	blx	r3
 800b648:	4603      	mov	r3, r0
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	20000584 	.word	0x20000584
 800b654:	0800c438 	.word	0x0800c438

0800b658 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60f8      	str	r0, [r7, #12]
 800b660:	60b9      	str	r1, [r7, #8]
 800b662:	603b      	str	r3, [r7, #0]
 800b664:	4613      	mov	r3, r2
 800b666:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d023      	beq.n	800b6b6 <UTIL_TIMER_Create+0x5e>
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d020      	beq.n	800b6b6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2200      	movs	r2, #0
 800b678:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b67a:	4b11      	ldr	r3, [pc, #68]	@ (800b6c0 <UTIL_TIMER_Create+0x68>)
 800b67c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67e:	68b8      	ldr	r0, [r7, #8]
 800b680:	4798      	blx	r3
 800b682:	4602      	mov	r2, r0
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2200      	movs	r2, #0
 800b68c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2200      	movs	r2, #0
 800b692:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2200      	movs	r2, #0
 800b698:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	683a      	ldr	r2, [r7, #0]
 800b69e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	69ba      	ldr	r2, [r7, #24]
 800b6a4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	79fa      	ldrb	r2, [r7, #7]
 800b6aa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	e000      	b.n	800b6b8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800b6b6:	2301      	movs	r3, #1
  }
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3710      	adds	r7, #16
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	0800c438 	.word	0x0800c438

0800b6c4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b08a      	sub	sp, #40	@ 0x28
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d056      	beq.n	800b786 <UTIL_TIMER_Start+0xc2>
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f000 f9a9 	bl	800ba30 <TimerExists>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	f083 0301 	eor.w	r3, r3, #1
 800b6e4:	b2db      	uxtb	r3, r3
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d04d      	beq.n	800b786 <UTIL_TIMER_Start+0xc2>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	7a5b      	ldrb	r3, [r3, #9]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d149      	bne.n	800b786 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b6f6:	613b      	str	r3, [r7, #16]
  return(result);
 800b6f8:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b6fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6fc:	b672      	cpsid	i
}
 800b6fe:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b706:	4b24      	ldr	r3, [pc, #144]	@ (800b798 <UTIL_TIMER_Start+0xd4>)
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	4798      	blx	r3
 800b70c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800b70e:	6a3a      	ldr	r2, [r7, #32]
 800b710:	69bb      	ldr	r3, [r7, #24]
 800b712:	429a      	cmp	r2, r3
 800b714:	d201      	bcs.n	800b71a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6a3a      	ldr	r2, [r7, #32]
 800b71e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2201      	movs	r2, #1
 800b72a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2200      	movs	r2, #0
 800b730:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800b732:	4b1a      	ldr	r3, [pc, #104]	@ (800b79c <UTIL_TIMER_Start+0xd8>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d106      	bne.n	800b748 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800b73a:	4b17      	ldr	r3, [pc, #92]	@ (800b798 <UTIL_TIMER_Start+0xd4>)
 800b73c:	691b      	ldr	r3, [r3, #16]
 800b73e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f9eb 	bl	800bb1c <TimerInsertNewHeadTimer>
 800b746:	e017      	b.n	800b778 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800b748:	4b13      	ldr	r3, [pc, #76]	@ (800b798 <UTIL_TIMER_Start+0xd4>)
 800b74a:	699b      	ldr	r3, [r3, #24]
 800b74c:	4798      	blx	r3
 800b74e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681a      	ldr	r2, [r3, #0]
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	441a      	add	r2, r3
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681a      	ldr	r2, [r3, #0]
 800b760:	4b0e      	ldr	r3, [pc, #56]	@ (800b79c <UTIL_TIMER_Start+0xd8>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	429a      	cmp	r2, r3
 800b768:	d203      	bcs.n	800b772 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f000 f9d6 	bl	800bb1c <TimerInsertNewHeadTimer>
 800b770:	e002      	b.n	800b778 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f000 f9a2 	bl	800babc <TimerInsertTimer>
 800b778:	69fb      	ldr	r3, [r7, #28]
 800b77a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f383 8810 	msr	PRIMASK, r3
}
 800b782:	bf00      	nop
  {
 800b784:	e002      	b.n	800b78c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b786:	2301      	movs	r3, #1
 800b788:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800b78c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b790:	4618      	mov	r0, r3
 800b792:	3728      	adds	r7, #40	@ 0x28
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	0800c438 	.word	0x0800c438
 800b79c:	20000584 	.word	0x20000584

0800b7a0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b088      	sub	sp, #32
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d05b      	beq.n	800b86a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7b2:	f3ef 8310 	mrs	r3, PRIMASK
 800b7b6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b7ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b7bc:	b672      	cpsid	i
}
 800b7be:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b7c0:	4b2d      	ldr	r3, [pc, #180]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800b7c6:	4b2c      	ldr	r3, [pc, #176]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800b7d2:	4b29      	ldr	r3, [pc, #164]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d041      	beq.n	800b85e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b7e0:	4b25      	ldr	r3, [pc, #148]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d134      	bne.n	800b854 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800b7ea:	4b23      	ldr	r3, [pc, #140]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800b7f2:	4b21      	ldr	r3, [pc, #132]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	695b      	ldr	r3, [r3, #20]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d00a      	beq.n	800b812 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800b7fc:	4b1e      	ldr	r3, [pc, #120]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	695b      	ldr	r3, [r3, #20]
 800b802:	4a1d      	ldr	r2, [pc, #116]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b804:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800b806:	4b1c      	ldr	r3, [pc, #112]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	4618      	mov	r0, r3
 800b80c:	f000 f92c 	bl	800ba68 <TimerSetTimeout>
 800b810:	e023      	b.n	800b85a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800b812:	4b1a      	ldr	r3, [pc, #104]	@ (800b87c <UTIL_TIMER_Stop+0xdc>)
 800b814:	68db      	ldr	r3, [r3, #12]
 800b816:	4798      	blx	r3
            TimerListHead = NULL;
 800b818:	4b17      	ldr	r3, [pc, #92]	@ (800b878 <UTIL_TIMER_Stop+0xd8>)
 800b81a:	2200      	movs	r2, #0
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	e01c      	b.n	800b85a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800b820:	697a      	ldr	r2, [r7, #20]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	429a      	cmp	r2, r3
 800b826:	d110      	bne.n	800b84a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	695b      	ldr	r3, [r3, #20]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d006      	beq.n	800b83e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	695b      	ldr	r3, [r3, #20]
 800b834:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b836:	69bb      	ldr	r3, [r7, #24]
 800b838:	697a      	ldr	r2, [r7, #20]
 800b83a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800b83c:	e00d      	b.n	800b85a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800b83e:	2300      	movs	r3, #0
 800b840:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	697a      	ldr	r2, [r7, #20]
 800b846:	615a      	str	r2, [r3, #20]
            break;
 800b848:	e007      	b.n	800b85a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	695b      	ldr	r3, [r3, #20]
 800b852:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d1e2      	bne.n	800b820 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800b85a:	2300      	movs	r3, #0
 800b85c:	77fb      	strb	r3, [r7, #31]
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	f383 8810 	msr	PRIMASK, r3
}
 800b868:	e001      	b.n	800b86e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800b86a:	2301      	movs	r3, #1
 800b86c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800b86e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b870:	4618      	mov	r0, r3
 800b872:	3720      	adds	r7, #32
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	20000584 	.word	0x20000584
 800b87c:	0800c438 	.word	0x0800c438

0800b880 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b88a:	2300      	movs	r3, #0
 800b88c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d102      	bne.n	800b89a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b894:	2301      	movs	r3, #1
 800b896:	73fb      	strb	r3, [r7, #15]
 800b898:	e014      	b.n	800b8c4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b89a:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d0 <UTIL_TIMER_SetPeriod+0x50>)
 800b89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89e:	6838      	ldr	r0, [r7, #0]
 800b8a0:	4798      	blx	r3
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f000 f8c1 	bl	800ba30 <TimerExists>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d007      	beq.n	800b8c4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f7ff ff73 	bl	800b7a0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f7ff ff02 	bl	800b6c4 <UTIL_TIMER_Start>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800b8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	0800c438 	.word	0x0800c438

0800b8d4 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800b8d4:	b590      	push	{r4, r7, lr}
 800b8d6:	b089      	sub	sp, #36	@ 0x24
 800b8d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8da:	f3ef 8310 	mrs	r3, PRIMASK
 800b8de:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8e0:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b8e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b8e4:	b672      	cpsid	i
}
 800b8e6:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b8e8:	4b38      	ldr	r3, [pc, #224]	@ (800b9cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b8ea:	695b      	ldr	r3, [r3, #20]
 800b8ec:	4798      	blx	r3
 800b8ee:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b8f0:	4b36      	ldr	r3, [pc, #216]	@ (800b9cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b8f2:	691b      	ldr	r3, [r3, #16]
 800b8f4:	4798      	blx	r3
 800b8f6:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800b8f8:	693a      	ldr	r2, [r7, #16]
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	1ad3      	subs	r3, r2, r3
 800b8fe:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800b900:	4b33      	ldr	r3, [pc, #204]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d037      	beq.n	800b978 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800b908:	4b31      	ldr	r3, [pc, #196]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	429a      	cmp	r2, r3
 800b916:	d206      	bcs.n	800b926 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800b918:	69fb      	ldr	r3, [r7, #28]
 800b91a:	681a      	ldr	r2, [r3, #0]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	1ad2      	subs	r2, r2, r3
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	601a      	str	r2, [r3, #0]
 800b924:	e002      	b.n	800b92c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	2200      	movs	r2, #0
 800b92a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	695b      	ldr	r3, [r3, #20]
 800b930:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d1ea      	bne.n	800b90e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b938:	e01e      	b.n	800b978 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800b93a:	4b25      	ldr	r3, [pc, #148]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800b940:	4b23      	ldr	r3, [pc, #140]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	695b      	ldr	r3, [r3, #20]
 800b946:	4a22      	ldr	r2, [pc, #136]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b948:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	2200      	movs	r2, #0
 800b94e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800b950:	69fb      	ldr	r3, [r7, #28]
 800b952:	2200      	movs	r2, #0
 800b954:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	68db      	ldr	r3, [r3, #12]
 800b95a:	69fa      	ldr	r2, [r7, #28]
 800b95c:	6912      	ldr	r2, [r2, #16]
 800b95e:	4610      	mov	r0, r2
 800b960:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800b962:	69fb      	ldr	r3, [r7, #28]
 800b964:	7adb      	ldrb	r3, [r3, #11]
 800b966:	2b01      	cmp	r3, #1
 800b968:	d106      	bne.n	800b978 <UTIL_TIMER_IRQ_Handler+0xa4>
 800b96a:	69fb      	ldr	r3, [r7, #28]
 800b96c:	7a9b      	ldrb	r3, [r3, #10]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d102      	bne.n	800b978 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800b972:	69f8      	ldr	r0, [r7, #28]
 800b974:	f7ff fea6 	bl	800b6c4 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b978:	4b15      	ldr	r3, [pc, #84]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00d      	beq.n	800b99c <UTIL_TIMER_IRQ_Handler+0xc8>
 800b980:	4b13      	ldr	r3, [pc, #76]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d0d7      	beq.n	800b93a <UTIL_TIMER_IRQ_Handler+0x66>
 800b98a:	4b11      	ldr	r3, [pc, #68]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	681c      	ldr	r4, [r3, #0]
 800b990:	4b0e      	ldr	r3, [pc, #56]	@ (800b9cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b992:	699b      	ldr	r3, [r3, #24]
 800b994:	4798      	blx	r3
 800b996:	4603      	mov	r3, r0
 800b998:	429c      	cmp	r4, r3
 800b99a:	d3ce      	bcc.n	800b93a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b99c:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d009      	beq.n	800b9b8 <UTIL_TIMER_IRQ_Handler+0xe4>
 800b9a4:	4b0a      	ldr	r3, [pc, #40]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	7a1b      	ldrb	r3, [r3, #8]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d104      	bne.n	800b9b8 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800b9ae:	4b08      	ldr	r3, [pc, #32]	@ (800b9d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f000 f858 	bl	800ba68 <TimerSetTimeout>
 800b9b8:	69bb      	ldr	r3, [r7, #24]
 800b9ba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f383 8810 	msr	PRIMASK, r3
}
 800b9c2:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800b9c4:	bf00      	nop
 800b9c6:	3724      	adds	r7, #36	@ 0x24
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd90      	pop	{r4, r7, pc}
 800b9cc:	0800c438 	.word	0x0800c438
 800b9d0:	20000584 	.word	0x20000584

0800b9d4 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b082      	sub	sp, #8
 800b9d8:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b9da:	4b06      	ldr	r3, [pc, #24]	@ (800b9f4 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b9dc:	69db      	ldr	r3, [r3, #28]
 800b9de:	4798      	blx	r3
 800b9e0:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800b9e2:	4b04      	ldr	r3, [pc, #16]	@ (800b9f4 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b9e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	4798      	blx	r3
 800b9ea:	4603      	mov	r3, r0
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3708      	adds	r7, #8
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	0800c438 	.word	0x0800c438

0800b9f8 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800ba00:	4b0a      	ldr	r3, [pc, #40]	@ (800ba2c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba02:	69db      	ldr	r3, [r3, #28]
 800ba04:	4798      	blx	r3
 800ba06:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800ba08:	4b08      	ldr	r3, [pc, #32]	@ (800ba2c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	4798      	blx	r3
 800ba10:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800ba12:	4b06      	ldr	r3, [pc, #24]	@ (800ba2c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba16:	68f9      	ldr	r1, [r7, #12]
 800ba18:	68ba      	ldr	r2, [r7, #8]
 800ba1a:	1a8a      	subs	r2, r1, r2
 800ba1c:	4610      	mov	r0, r2
 800ba1e:	4798      	blx	r3
 800ba20:	4603      	mov	r3, r0
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
 800ba2a:	bf00      	nop
 800ba2c:	0800c438 	.word	0x0800c438

0800ba30 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800ba30:	b480      	push	{r7}
 800ba32:	b085      	sub	sp, #20
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800ba38:	4b0a      	ldr	r3, [pc, #40]	@ (800ba64 <TimerExists+0x34>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800ba3e:	e008      	b.n	800ba52 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800ba40:	68fa      	ldr	r2, [r7, #12]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d101      	bne.n	800ba4c <TimerExists+0x1c>
    {
      return true;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	e006      	b.n	800ba5a <TimerExists+0x2a>
    }
    cur = cur->Next;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	695b      	ldr	r3, [r3, #20]
 800ba50:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d1f3      	bne.n	800ba40 <TimerExists+0x10>
  }
  return false;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3714      	adds	r7, #20
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bc80      	pop	{r7}
 800ba62:	4770      	bx	lr
 800ba64:	20000584 	.word	0x20000584

0800ba68 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800ba68:	b590      	push	{r4, r7, lr}
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800ba70:	4b11      	ldr	r3, [pc, #68]	@ (800bab8 <TimerSetTimeout+0x50>)
 800ba72:	6a1b      	ldr	r3, [r3, #32]
 800ba74:	4798      	blx	r3
 800ba76:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681c      	ldr	r4, [r3, #0]
 800ba82:	4b0d      	ldr	r3, [pc, #52]	@ (800bab8 <TimerSetTimeout+0x50>)
 800ba84:	699b      	ldr	r3, [r3, #24]
 800ba86:	4798      	blx	r3
 800ba88:	4602      	mov	r2, r0
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	429c      	cmp	r4, r3
 800ba90:	d207      	bcs.n	800baa2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800ba92:	4b09      	ldr	r3, [pc, #36]	@ (800bab8 <TimerSetTimeout+0x50>)
 800ba94:	699b      	ldr	r3, [r3, #24]
 800ba96:	4798      	blx	r3
 800ba98:	4602      	mov	r2, r0
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	441a      	add	r2, r3
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800baa2:	4b05      	ldr	r3, [pc, #20]	@ (800bab8 <TimerSetTimeout+0x50>)
 800baa4:	689b      	ldr	r3, [r3, #8]
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	6812      	ldr	r2, [r2, #0]
 800baaa:	4610      	mov	r0, r2
 800baac:	4798      	blx	r3
}
 800baae:	bf00      	nop
 800bab0:	3714      	adds	r7, #20
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd90      	pop	{r4, r7, pc}
 800bab6:	bf00      	nop
 800bab8:	0800c438 	.word	0x0800c438

0800babc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800babc:	b480      	push	{r7}
 800babe:	b085      	sub	sp, #20
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800bac4:	4b14      	ldr	r3, [pc, #80]	@ (800bb18 <TimerInsertTimer+0x5c>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800baca:	4b13      	ldr	r3, [pc, #76]	@ (800bb18 <TimerInsertTimer+0x5c>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	695b      	ldr	r3, [r3, #20]
 800bad0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800bad2:	e012      	b.n	800bafa <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	429a      	cmp	r2, r3
 800bade:	d905      	bls.n	800baec <TimerInsertTimer+0x30>
    {
        cur = next;
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	695b      	ldr	r3, [r3, #20]
 800bae8:	60bb      	str	r3, [r7, #8]
 800baea:	e006      	b.n	800bafa <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	68ba      	ldr	r2, [r7, #8]
 800baf6:	615a      	str	r2, [r3, #20]
        return;
 800baf8:	e009      	b.n	800bb0e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	695b      	ldr	r3, [r3, #20]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d1e8      	bne.n	800bad4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	615a      	str	r2, [r3, #20]
}
 800bb0e:	3714      	adds	r7, #20
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bc80      	pop	{r7}
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	20000584 	.word	0x20000584

0800bb1c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800bb24:	4b0b      	ldr	r3, [pc, #44]	@ (800bb54 <TimerInsertNewHeadTimer+0x38>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d002      	beq.n	800bb36 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	2200      	movs	r2, #0
 800bb34:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	68fa      	ldr	r2, [r7, #12]
 800bb3a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800bb3c:	4a05      	ldr	r2, [pc, #20]	@ (800bb54 <TimerInsertNewHeadTimer+0x38>)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800bb42:	4b04      	ldr	r3, [pc, #16]	@ (800bb54 <TimerInsertNewHeadTimer+0x38>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4618      	mov	r0, r3
 800bb48:	f7ff ff8e 	bl	800ba68 <TimerSetTimeout>
}
 800bb4c:	bf00      	nop
 800bb4e:	3710      	adds	r7, #16
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	20000584 	.word	0x20000584

0800bb58 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800bb5c:	2218      	movs	r2, #24
 800bb5e:	2100      	movs	r1, #0
 800bb60:	4807      	ldr	r0, [pc, #28]	@ (800bb80 <UTIL_ADV_TRACE_Init+0x28>)
 800bb62:	f7ff f8e8 	bl	800ad36 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800bb66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb6a:	2100      	movs	r1, #0
 800bb6c:	4805      	ldr	r0, [pc, #20]	@ (800bb84 <UTIL_ADV_TRACE_Init+0x2c>)
 800bb6e:	f7ff f8e2 	bl	800ad36 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800bb72:	4b05      	ldr	r3, [pc, #20]	@ (800bb88 <UTIL_ADV_TRACE_Init+0x30>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4805      	ldr	r0, [pc, #20]	@ (800bb8c <UTIL_ADV_TRACE_Init+0x34>)
 800bb78:	4798      	blx	r3
 800bb7a:	4603      	mov	r3, r0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	bd80      	pop	{r7, pc}
 800bb80:	20000588 	.word	0x20000588
 800bb84:	200005a0 	.word	0x200005a0
 800bb88:	0800c478 	.word	0x0800c478
 800bb8c:	0800bdd5 	.word	0x0800bdd5

0800bb90 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800bb90:	b408      	push	{r3}
 800bb92:	b580      	push	{r7, lr}
 800bb94:	b08d      	sub	sp, #52	@ 0x34
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	60f8      	str	r0, [r7, #12]
 800bb9a:	60b9      	str	r1, [r7, #8]
 800bb9c:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800bba2:	2300      	movs	r3, #0
 800bba4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800bba6:	4b37      	ldr	r3, [pc, #220]	@ (800bc84 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bba8:	7a1b      	ldrb	r3, [r3, #8]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d902      	bls.n	800bbb8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800bbb2:	f06f 0304 	mvn.w	r3, #4
 800bbb6:	e05e      	b.n	800bc76 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800bbb8:	4b32      	ldr	r3, [pc, #200]	@ (800bc84 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbba:	68da      	ldr	r2, [r3, #12]
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	4013      	ands	r3, r2
 800bbc0:	68ba      	ldr	r2, [r7, #8]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d002      	beq.n	800bbcc <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800bbc6:	f06f 0305 	mvn.w	r3, #5
 800bbca:	e054      	b.n	800bc76 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800bbcc:	4b2d      	ldr	r3, [pc, #180]	@ (800bc84 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00a      	beq.n	800bbea <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d007      	beq.n	800bbea <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800bbda:	4b2a      	ldr	r3, [pc, #168]	@ (800bc84 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	f107 0116 	add.w	r1, r7, #22
 800bbe2:	f107 0218 	add.w	r2, r7, #24
 800bbe6:	4610      	mov	r0, r2
 800bbe8:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800bbea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800bbee:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800bbf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bbf4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bbf8:	4823      	ldr	r0, [pc, #140]	@ (800bc88 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800bbfa:	f7ff fa3d 	bl	800b078 <tiny_vsnprintf_like>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 800bc02:	f000 f9f1 	bl	800bfe8 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800bc06:	8afa      	ldrh	r2, [r7, #22]
 800bc08:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bc0a:	4413      	add	r3, r2
 800bc0c:	b29b      	uxth	r3, r3
 800bc0e:	f107 0214 	add.w	r2, r7, #20
 800bc12:	4611      	mov	r1, r2
 800bc14:	4618      	mov	r0, r3
 800bc16:	f000 f969 	bl	800beec <TRACE_AllocateBufer>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc20:	d025      	beq.n	800bc6e <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800bc22:	2300      	movs	r3, #0
 800bc24:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bc26:	e00e      	b.n	800bc46 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800bc28:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc2a:	8aba      	ldrh	r2, [r7, #20]
 800bc2c:	3330      	adds	r3, #48	@ 0x30
 800bc2e:	443b      	add	r3, r7
 800bc30:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800bc34:	4b15      	ldr	r3, [pc, #84]	@ (800bc8c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800bc36:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800bc38:	8abb      	ldrh	r3, [r7, #20]
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800bc40:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc42:	3301      	adds	r3, #1
 800bc44:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bc46:	8afb      	ldrh	r3, [r7, #22]
 800bc48:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d3ec      	bcc.n	800bc28 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800bc4e:	8abb      	ldrh	r3, [r7, #20]
 800bc50:	461a      	mov	r2, r3
 800bc52:	4b0e      	ldr	r3, [pc, #56]	@ (800bc8c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800bc54:	18d0      	adds	r0, r2, r3
 800bc56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bc5e:	f7ff fa0b 	bl	800b078 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800bc62:	f000 f9df 	bl	800c024 <TRACE_UnLock>

    return TRACE_Send();
 800bc66:	f000 f831 	bl	800bccc <TRACE_Send>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	e003      	b.n	800bc76 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800bc6e:	f000 f9d9 	bl	800c024 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800bc72:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3734      	adds	r7, #52	@ 0x34
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc80:	b001      	add	sp, #4
 800bc82:	4770      	bx	lr
 800bc84:	20000588 	.word	0x20000588
 800bc88:	200007a0 	.word	0x200007a0
 800bc8c:	200005a0 	.word	0x200005a0

0800bc90 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800bc98:	4a03      	ldr	r2, [pc, #12]	@ (800bca8 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6053      	str	r3, [r2, #4]
}
 800bc9e:	bf00      	nop
 800bca0:	370c      	adds	r7, #12
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bc80      	pop	{r7}
 800bca6:	4770      	bx	lr
 800bca8:	20000588 	.word	0x20000588

0800bcac <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b083      	sub	sp, #12
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800bcb6:	4a04      	ldr	r2, [pc, #16]	@ (800bcc8 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800bcb8:	79fb      	ldrb	r3, [r7, #7]
 800bcba:	7213      	strb	r3, [r2, #8]
}
 800bcbc:	bf00      	nop
 800bcbe:	370c      	adds	r7, #12
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bc80      	pop	{r7}
 800bcc4:	4770      	bx	lr
 800bcc6:	bf00      	nop
 800bcc8:	20000588 	.word	0x20000588

0800bccc <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b088      	sub	sp, #32
 800bcd0:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bcda:	f3ef 8310 	mrs	r3, PRIMASK
 800bcde:	613b      	str	r3, [r7, #16]
  return(result);
 800bce0:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bce2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bce4:	b672      	cpsid	i
}
 800bce6:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800bce8:	f000 f9ba 	bl	800c060 <TRACE_IsLocked>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d15d      	bne.n	800bdae <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800bcf2:	f000 f979 	bl	800bfe8 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800bcf6:	4b34      	ldr	r3, [pc, #208]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bcf8:	8a1a      	ldrh	r2, [r3, #16]
 800bcfa:	4b33      	ldr	r3, [pc, #204]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bcfc:	8a5b      	ldrh	r3, [r3, #18]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d04d      	beq.n	800bd9e <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800bd02:	4b31      	ldr	r3, [pc, #196]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd04:	789b      	ldrb	r3, [r3, #2]
 800bd06:	2b01      	cmp	r3, #1
 800bd08:	d117      	bne.n	800bd3a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800bd0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd0c:	881a      	ldrh	r2, [r3, #0]
 800bd0e:	4b2e      	ldr	r3, [pc, #184]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd10:	8a1b      	ldrh	r3, [r3, #16]
 800bd12:	1ad3      	subs	r3, r2, r3
 800bd14:	b29a      	uxth	r2, r3
 800bd16:	4b2c      	ldr	r3, [pc, #176]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd18:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800bd1a:	4b2b      	ldr	r3, [pc, #172]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd1c:	2202      	movs	r2, #2
 800bd1e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800bd20:	4b29      	ldr	r3, [pc, #164]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd22:	2200      	movs	r2, #0
 800bd24:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800bd26:	4b28      	ldr	r3, [pc, #160]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd28:	8a9b      	ldrh	r3, [r3, #20]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d105      	bne.n	800bd3a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800bd2e:	4b26      	ldr	r3, [pc, #152]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800bd34:	4b24      	ldr	r3, [pc, #144]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd36:	2200      	movs	r2, #0
 800bd38:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800bd3a:	4b23      	ldr	r3, [pc, #140]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd3c:	789b      	ldrb	r3, [r3, #2]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d115      	bne.n	800bd6e <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800bd42:	4b21      	ldr	r3, [pc, #132]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd44:	8a5a      	ldrh	r2, [r3, #18]
 800bd46:	4b20      	ldr	r3, [pc, #128]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd48:	8a1b      	ldrh	r3, [r3, #16]
 800bd4a:	429a      	cmp	r2, r3
 800bd4c:	d908      	bls.n	800bd60 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800bd4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd50:	8a5a      	ldrh	r2, [r3, #18]
 800bd52:	4b1d      	ldr	r3, [pc, #116]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd54:	8a1b      	ldrh	r3, [r3, #16]
 800bd56:	1ad3      	subs	r3, r2, r3
 800bd58:	b29a      	uxth	r2, r3
 800bd5a:	4b1b      	ldr	r3, [pc, #108]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd5c:	829a      	strh	r2, [r3, #20]
 800bd5e:	e006      	b.n	800bd6e <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800bd60:	4b19      	ldr	r3, [pc, #100]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd62:	8a1b      	ldrh	r3, [r3, #16]
 800bd64:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bd68:	b29a      	uxth	r2, r3
 800bd6a:	4b17      	ldr	r3, [pc, #92]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd6c:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800bd6e:	4b16      	ldr	r3, [pc, #88]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd70:	8a1b      	ldrh	r3, [r3, #16]
 800bd72:	461a      	mov	r2, r3
 800bd74:	4b15      	ldr	r3, [pc, #84]	@ (800bdcc <TRACE_Send+0x100>)
 800bd76:	4413      	add	r3, r2
 800bd78:	61bb      	str	r3, [r7, #24]
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f383 8810 	msr	PRIMASK, r3
}
 800bd84:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800bd86:	f7f4 fead 	bl	8000ae4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800bd8a:	4b11      	ldr	r3, [pc, #68]	@ (800bdd0 <TRACE_Send+0x104>)
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	4a0e      	ldr	r2, [pc, #56]	@ (800bdc8 <TRACE_Send+0xfc>)
 800bd90:	8a92      	ldrh	r2, [r2, #20]
 800bd92:	4611      	mov	r1, r2
 800bd94:	69b8      	ldr	r0, [r7, #24]
 800bd96:	4798      	blx	r3
 800bd98:	4603      	mov	r3, r0
 800bd9a:	77fb      	strb	r3, [r7, #31]
 800bd9c:	e00d      	b.n	800bdba <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800bd9e:	f000 f941 	bl	800c024 <TRACE_UnLock>
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	f383 8810 	msr	PRIMASK, r3
}
 800bdac:	e005      	b.n	800bdba <TRACE_Send+0xee>
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f383 8810 	msr	PRIMASK, r3
}
 800bdb8:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800bdba:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3720      	adds	r7, #32
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	20000588 	.word	0x20000588
 800bdcc:	200005a0 	.word	0x200005a0
 800bdd0:	0800c478 	.word	0x0800c478

0800bdd4 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b088      	sub	sp, #32
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800bddc:	2300      	movs	r3, #0
 800bdde:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bde0:	f3ef 8310 	mrs	r3, PRIMASK
 800bde4:	617b      	str	r3, [r7, #20]
  return(result);
 800bde6:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bde8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800bdea:	b672      	cpsid	i
}
 800bdec:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800bdee:	4b3c      	ldr	r3, [pc, #240]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800bdf0:	789b      	ldrb	r3, [r3, #2]
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d106      	bne.n	800be04 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800bdf6:	4b3a      	ldr	r3, [pc, #232]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800bdfc:	4b38      	ldr	r3, [pc, #224]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800bdfe:	2200      	movs	r2, #0
 800be00:	821a      	strh	r2, [r3, #16]
 800be02:	e00a      	b.n	800be1a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800be04:	4b36      	ldr	r3, [pc, #216]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be06:	8a1a      	ldrh	r2, [r3, #16]
 800be08:	4b35      	ldr	r3, [pc, #212]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be0a:	8a9b      	ldrh	r3, [r3, #20]
 800be0c:	4413      	add	r3, r2
 800be0e:	b29b      	uxth	r3, r3
 800be10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be14:	b29a      	uxth	r2, r3
 800be16:	4b32      	ldr	r3, [pc, #200]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be18:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800be1a:	4b31      	ldr	r3, [pc, #196]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be1c:	8a1a      	ldrh	r2, [r3, #16]
 800be1e:	4b30      	ldr	r3, [pc, #192]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be20:	8a5b      	ldrh	r3, [r3, #18]
 800be22:	429a      	cmp	r2, r3
 800be24:	d04d      	beq.n	800bec2 <TRACE_TxCpltCallback+0xee>
 800be26:	4b2e      	ldr	r3, [pc, #184]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be28:	8adb      	ldrh	r3, [r3, #22]
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	d149      	bne.n	800bec2 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800be2e:	4b2c      	ldr	r3, [pc, #176]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be30:	789b      	ldrb	r3, [r3, #2]
 800be32:	2b01      	cmp	r3, #1
 800be34:	d117      	bne.n	800be66 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800be36:	4b2a      	ldr	r3, [pc, #168]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be38:	881a      	ldrh	r2, [r3, #0]
 800be3a:	4b29      	ldr	r3, [pc, #164]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be3c:	8a1b      	ldrh	r3, [r3, #16]
 800be3e:	1ad3      	subs	r3, r2, r3
 800be40:	b29a      	uxth	r2, r3
 800be42:	4b27      	ldr	r3, [pc, #156]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be44:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800be46:	4b26      	ldr	r3, [pc, #152]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be48:	2202      	movs	r2, #2
 800be4a:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800be4c:	4b24      	ldr	r3, [pc, #144]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be4e:	2200      	movs	r2, #0
 800be50:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800be52:	4b23      	ldr	r3, [pc, #140]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be54:	8a9b      	ldrh	r3, [r3, #20]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d105      	bne.n	800be66 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800be5a:	4b21      	ldr	r3, [pc, #132]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be5c:	2200      	movs	r2, #0
 800be5e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800be60:	4b1f      	ldr	r3, [pc, #124]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be62:	2200      	movs	r2, #0
 800be64:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800be66:	4b1e      	ldr	r3, [pc, #120]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be68:	789b      	ldrb	r3, [r3, #2]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d115      	bne.n	800be9a <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800be6e:	4b1c      	ldr	r3, [pc, #112]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be70:	8a5a      	ldrh	r2, [r3, #18]
 800be72:	4b1b      	ldr	r3, [pc, #108]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be74:	8a1b      	ldrh	r3, [r3, #16]
 800be76:	429a      	cmp	r2, r3
 800be78:	d908      	bls.n	800be8c <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800be7a:	4b19      	ldr	r3, [pc, #100]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be7c:	8a5a      	ldrh	r2, [r3, #18]
 800be7e:	4b18      	ldr	r3, [pc, #96]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be80:	8a1b      	ldrh	r3, [r3, #16]
 800be82:	1ad3      	subs	r3, r2, r3
 800be84:	b29a      	uxth	r2, r3
 800be86:	4b16      	ldr	r3, [pc, #88]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be88:	829a      	strh	r2, [r3, #20]
 800be8a:	e006      	b.n	800be9a <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800be8c:	4b14      	ldr	r3, [pc, #80]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be8e:	8a1b      	ldrh	r3, [r3, #16]
 800be90:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800be94:	b29a      	uxth	r2, r3
 800be96:	4b12      	ldr	r3, [pc, #72]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be98:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800be9a:	4b11      	ldr	r3, [pc, #68]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800be9c:	8a1b      	ldrh	r3, [r3, #16]
 800be9e:	461a      	mov	r2, r3
 800bea0:	4b10      	ldr	r3, [pc, #64]	@ (800bee4 <TRACE_TxCpltCallback+0x110>)
 800bea2:	4413      	add	r3, r2
 800bea4:	61fb      	str	r3, [r7, #28]
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	f383 8810 	msr	PRIMASK, r3
}
 800beb0:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800beb2:	4b0d      	ldr	r3, [pc, #52]	@ (800bee8 <TRACE_TxCpltCallback+0x114>)
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	4a0a      	ldr	r2, [pc, #40]	@ (800bee0 <TRACE_TxCpltCallback+0x10c>)
 800beb8:	8a92      	ldrh	r2, [r2, #20]
 800beba:	4611      	mov	r1, r2
 800bebc:	69f8      	ldr	r0, [r7, #28]
 800bebe:	4798      	blx	r3
 800bec0:	e00a      	b.n	800bed8 <TRACE_TxCpltCallback+0x104>
 800bec2:	69bb      	ldr	r3, [r7, #24]
 800bec4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f383 8810 	msr	PRIMASK, r3
}
 800becc:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800bece:	f7f4 fe11 	bl	8000af4 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800bed2:	f000 f8a7 	bl	800c024 <TRACE_UnLock>
  }
}
 800bed6:	bf00      	nop
 800bed8:	bf00      	nop
 800beda:	3720      	adds	r7, #32
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	20000588 	.word	0x20000588
 800bee4:	200005a0 	.word	0x200005a0
 800bee8:	0800c478 	.word	0x0800c478

0800beec <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800beec:	b480      	push	{r7}
 800beee:	b087      	sub	sp, #28
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	4603      	mov	r3, r0
 800bef4:	6039      	str	r1, [r7, #0]
 800bef6:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800bef8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800befc:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800befe:	f3ef 8310 	mrs	r3, PRIMASK
 800bf02:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf04:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bf06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800bf08:	b672      	cpsid	i
}
 800bf0a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800bf0c:	4b35      	ldr	r3, [pc, #212]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf0e:	8a5a      	ldrh	r2, [r3, #18]
 800bf10:	4b34      	ldr	r3, [pc, #208]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf12:	8a1b      	ldrh	r3, [r3, #16]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d11b      	bne.n	800bf50 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800bf18:	4b32      	ldr	r3, [pc, #200]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf1a:	8a5b      	ldrh	r3, [r3, #18]
 800bf1c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bf20:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800bf22:	88fa      	ldrh	r2, [r7, #6]
 800bf24:	8afb      	ldrh	r3, [r7, #22]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d33a      	bcc.n	800bfa0 <TRACE_AllocateBufer+0xb4>
 800bf2a:	4b2e      	ldr	r3, [pc, #184]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf2c:	8a1b      	ldrh	r3, [r3, #16]
 800bf2e:	88fa      	ldrh	r2, [r7, #6]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d235      	bcs.n	800bfa0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800bf34:	4b2b      	ldr	r3, [pc, #172]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf36:	2201      	movs	r2, #1
 800bf38:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800bf3a:	4b2a      	ldr	r3, [pc, #168]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf3c:	8a5a      	ldrh	r2, [r3, #18]
 800bf3e:	4b29      	ldr	r3, [pc, #164]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf40:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800bf42:	4b28      	ldr	r3, [pc, #160]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf44:	8a1b      	ldrh	r3, [r3, #16]
 800bf46:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800bf48:	4b26      	ldr	r3, [pc, #152]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	825a      	strh	r2, [r3, #18]
 800bf4e:	e027      	b.n	800bfa0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800bf50:	4b24      	ldr	r3, [pc, #144]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf52:	8a5a      	ldrh	r2, [r3, #18]
 800bf54:	4b23      	ldr	r3, [pc, #140]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf56:	8a1b      	ldrh	r3, [r3, #16]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d91b      	bls.n	800bf94 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800bf5c:	4b21      	ldr	r3, [pc, #132]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf5e:	8a5b      	ldrh	r3, [r3, #18]
 800bf60:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bf64:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800bf66:	88fa      	ldrh	r2, [r7, #6]
 800bf68:	8afb      	ldrh	r3, [r7, #22]
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	d318      	bcc.n	800bfa0 <TRACE_AllocateBufer+0xb4>
 800bf6e:	4b1d      	ldr	r3, [pc, #116]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf70:	8a1b      	ldrh	r3, [r3, #16]
 800bf72:	88fa      	ldrh	r2, [r7, #6]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d213      	bcs.n	800bfa0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800bf78:	4b1a      	ldr	r3, [pc, #104]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800bf7e:	4b19      	ldr	r3, [pc, #100]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf80:	8a5a      	ldrh	r2, [r3, #18]
 800bf82:	4b18      	ldr	r3, [pc, #96]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf84:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800bf86:	4b17      	ldr	r3, [pc, #92]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf88:	8a1b      	ldrh	r3, [r3, #16]
 800bf8a:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800bf8c:	4b15      	ldr	r3, [pc, #84]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf8e:	2200      	movs	r2, #0
 800bf90:	825a      	strh	r2, [r3, #18]
 800bf92:	e005      	b.n	800bfa0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800bf94:	4b13      	ldr	r3, [pc, #76]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf96:	8a1a      	ldrh	r2, [r3, #16]
 800bf98:	4b12      	ldr	r3, [pc, #72]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bf9a:	8a5b      	ldrh	r3, [r3, #18]
 800bf9c:	1ad3      	subs	r3, r2, r3
 800bf9e:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800bfa0:	8afa      	ldrh	r2, [r7, #22]
 800bfa2:	88fb      	ldrh	r3, [r7, #6]
 800bfa4:	429a      	cmp	r2, r3
 800bfa6:	d90f      	bls.n	800bfc8 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800bfa8:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bfaa:	8a5a      	ldrh	r2, [r3, #18]
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800bfb0:	4b0c      	ldr	r3, [pc, #48]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bfb2:	8a5a      	ldrh	r2, [r3, #18]
 800bfb4:	88fb      	ldrh	r3, [r7, #6]
 800bfb6:	4413      	add	r3, r2
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfbe:	b29a      	uxth	r2, r3
 800bfc0:	4b08      	ldr	r3, [pc, #32]	@ (800bfe4 <TRACE_AllocateBufer+0xf8>)
 800bfc2:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	82bb      	strh	r3, [r7, #20]
 800bfc8:	693b      	ldr	r3, [r7, #16]
 800bfca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bfcc:	68bb      	ldr	r3, [r7, #8]
 800bfce:	f383 8810 	msr	PRIMASK, r3
}
 800bfd2:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800bfd4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	371c      	adds	r7, #28
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bc80      	pop	{r7}
 800bfe0:	4770      	bx	lr
 800bfe2:	bf00      	nop
 800bfe4:	20000588 	.word	0x20000588

0800bfe8 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bfee:	f3ef 8310 	mrs	r3, PRIMASK
 800bff2:	607b      	str	r3, [r7, #4]
  return(result);
 800bff4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bff6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800bff8:	b672      	cpsid	i
}
 800bffa:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800bffc:	4b08      	ldr	r3, [pc, #32]	@ (800c020 <TRACE_Lock+0x38>)
 800bffe:	8adb      	ldrh	r3, [r3, #22]
 800c000:	3301      	adds	r3, #1
 800c002:	b29a      	uxth	r2, r3
 800c004:	4b06      	ldr	r3, [pc, #24]	@ (800c020 <TRACE_Lock+0x38>)
 800c006:	82da      	strh	r2, [r3, #22]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	f383 8810 	msr	PRIMASK, r3
}
 800c012:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800c014:	bf00      	nop
 800c016:	3714      	adds	r7, #20
 800c018:	46bd      	mov	sp, r7
 800c01a:	bc80      	pop	{r7}
 800c01c:	4770      	bx	lr
 800c01e:	bf00      	nop
 800c020:	20000588 	.word	0x20000588

0800c024 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800c024:	b480      	push	{r7}
 800c026:	b085      	sub	sp, #20
 800c028:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c02a:	f3ef 8310 	mrs	r3, PRIMASK
 800c02e:	607b      	str	r3, [r7, #4]
  return(result);
 800c030:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800c032:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c034:	b672      	cpsid	i
}
 800c036:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800c038:	4b08      	ldr	r3, [pc, #32]	@ (800c05c <TRACE_UnLock+0x38>)
 800c03a:	8adb      	ldrh	r3, [r3, #22]
 800c03c:	3b01      	subs	r3, #1
 800c03e:	b29a      	uxth	r2, r3
 800c040:	4b06      	ldr	r3, [pc, #24]	@ (800c05c <TRACE_UnLock+0x38>)
 800c042:	82da      	strh	r2, [r3, #22]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	f383 8810 	msr	PRIMASK, r3
}
 800c04e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800c050:	bf00      	nop
 800c052:	3714      	adds	r7, #20
 800c054:	46bd      	mov	sp, r7
 800c056:	bc80      	pop	{r7}
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop
 800c05c:	20000588 	.word	0x20000588

0800c060 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800c060:	b480      	push	{r7}
 800c062:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800c064:	4b05      	ldr	r3, [pc, #20]	@ (800c07c <TRACE_IsLocked+0x1c>)
 800c066:	8adb      	ldrh	r3, [r3, #22]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	bf14      	ite	ne
 800c06c:	2301      	movne	r3, #1
 800c06e:	2300      	moveq	r3, #0
 800c070:	b2db      	uxtb	r3, r3
}
 800c072:	4618      	mov	r0, r3
 800c074:	46bd      	mov	sp, r7
 800c076:	bc80      	pop	{r7}
 800c078:	4770      	bx	lr
 800c07a:	bf00      	nop
 800c07c:	20000588 	.word	0x20000588

0800c080 <memset>:
 800c080:	4402      	add	r2, r0
 800c082:	4603      	mov	r3, r0
 800c084:	4293      	cmp	r3, r2
 800c086:	d100      	bne.n	800c08a <memset+0xa>
 800c088:	4770      	bx	lr
 800c08a:	f803 1b01 	strb.w	r1, [r3], #1
 800c08e:	e7f9      	b.n	800c084 <memset+0x4>

0800c090 <__libc_init_array>:
 800c090:	b570      	push	{r4, r5, r6, lr}
 800c092:	4d0d      	ldr	r5, [pc, #52]	@ (800c0c8 <__libc_init_array+0x38>)
 800c094:	4c0d      	ldr	r4, [pc, #52]	@ (800c0cc <__libc_init_array+0x3c>)
 800c096:	1b64      	subs	r4, r4, r5
 800c098:	10a4      	asrs	r4, r4, #2
 800c09a:	2600      	movs	r6, #0
 800c09c:	42a6      	cmp	r6, r4
 800c09e:	d109      	bne.n	800c0b4 <__libc_init_array+0x24>
 800c0a0:	4d0b      	ldr	r5, [pc, #44]	@ (800c0d0 <__libc_init_array+0x40>)
 800c0a2:	4c0c      	ldr	r4, [pc, #48]	@ (800c0d4 <__libc_init_array+0x44>)
 800c0a4:	f000 f826 	bl	800c0f4 <_init>
 800c0a8:	1b64      	subs	r4, r4, r5
 800c0aa:	10a4      	asrs	r4, r4, #2
 800c0ac:	2600      	movs	r6, #0
 800c0ae:	42a6      	cmp	r6, r4
 800c0b0:	d105      	bne.n	800c0be <__libc_init_array+0x2e>
 800c0b2:	bd70      	pop	{r4, r5, r6, pc}
 800c0b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0b8:	4798      	blx	r3
 800c0ba:	3601      	adds	r6, #1
 800c0bc:	e7ee      	b.n	800c09c <__libc_init_array+0xc>
 800c0be:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0c2:	4798      	blx	r3
 800c0c4:	3601      	adds	r6, #1
 800c0c6:	e7f2      	b.n	800c0ae <__libc_init_array+0x1e>
 800c0c8:	0800c608 	.word	0x0800c608
 800c0cc:	0800c608 	.word	0x0800c608
 800c0d0:	0800c608 	.word	0x0800c608
 800c0d4:	0800c60c 	.word	0x0800c60c

0800c0d8 <memcpy>:
 800c0d8:	440a      	add	r2, r1
 800c0da:	4291      	cmp	r1, r2
 800c0dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0e0:	d100      	bne.n	800c0e4 <memcpy+0xc>
 800c0e2:	4770      	bx	lr
 800c0e4:	b510      	push	{r4, lr}
 800c0e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0ee:	4291      	cmp	r1, r2
 800c0f0:	d1f9      	bne.n	800c0e6 <memcpy+0xe>
 800c0f2:	bd10      	pop	{r4, pc}

0800c0f4 <_init>:
 800c0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0f6:	bf00      	nop
 800c0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0fa:	bc08      	pop	{r3}
 800c0fc:	469e      	mov	lr, r3
 800c0fe:	4770      	bx	lr

0800c100 <_fini>:
 800c100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c102:	bf00      	nop
 800c104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c106:	bc08      	pop	{r3}
 800c108:	469e      	mov	lr, r3
 800c10a:	4770      	bx	lr
