setup maual diff	num:	
Diff114-line_no5	1175	
Diff-false-bit	610	
Diff229-bug66-conv	522	APP_CORE HIS_TOP 
Diff150-report22-conv	361	
Diff172-diff29-logic_optimization-data_const;diff-enno_const	308	
Diff124-diff20-reset_info01_07	243	
Diff156-bug40-conv	216	
Diff218-bug60-setup_port01	205	
Diff171-diff28-logic_optimization-data_const;Diff234-bug67-setup_port01	200	
Diff237-Diff48-UDP	197	
Diff213-diff45-logic_optimization	194	
Diff224-bug65-setup_blackbox01	148	
Diff174-diff30-black_box-version_difference	147	
Diff170-diff27-logic_optimization-data_const;diff-enno_const	135	
Diff171-diff28-logic_optimization-data_const;diff-enno_const	129	
Diff234-bug67-setup_port01	124	
Diff75-line_no3	105	
Diff115-bug27-version_difference	95	
Diff114-line_no05	88	
Diff122-bug30-conv	84	
Diff212-diff44-logic_optimization	81	
Diff171-diff28-logic_optimization-data_const	79	
Diff-false-bit;Diff-dc	67	
Diff117-bug28-ar	65	
Diff51-synth11-mux	61	
Diff150-report22-conv;Diff234-bug67-setup_port01	52	
Diff171-diff28-logic_optimization-data_const;Diff-false-bit	47	
Diff150-report22-conv;Diff171-diff28-logic_optimization-data_const;diff-enno_const	46	
Diff217-bug59-logic_optimization	45	
Diff-dc;Diff-false-bit	45	
Diff24-synth4-mux_and	39	
Diff172-diff29-logic_optimization;diff-enno_const	37	
Diff124-diff20-reset_inf001_15	34	
Diff-false_bit	33	
Diff106-line_no4	32	
Diff39-diff7-rst_inferred	29	
Diff124-diff20-reset_inf001_11	26	
Diff124-diff20-reset_inf001_13	26	
Diff178-report27-clocktiedtoconst	24	
Diff192-diff35-logic_optimization;diff-enno_const	23	
Diff232-diff47-conv;Diff171-diff28-logic_optimization-data_const	22	
Diff190-synth39-udp	18	
Diff170-diff27-logic_optimization-data_const	17	
Diff174-diff30-black_box-verison_difference;Diff154-diff24-setup_blackbox01	16	
Diff123-diff19-clock_info-05	13	
Diff212-diff44-logic_optimization;Diff-dc	13	
Diff124-diff20-reset_info01_04	12	
Diff143-bug35-conv	11	
Diff174-diff30-black_box-verison_difference	10	
Diff150-report22-conv;Diff229-bug66-conv	8	
Diff172-diff29-logic_optimization-data_const	8	
Diff-false-bit;Diff170-diff27-logic_optimization-data_const	7	
Diff133-synth28-conv	6	
Diff172-diff29-logic_optimization_const	6	
Diff-false-bit;Diff172-diff29-logic_optimization-data_const	6	
Diff124-Diff20-reset_inf001_06	5	
Diff192-diff35-logic_optimization	5	
Diff202-synth41-preserve_x	4	
Diff221-bug63-constraint_conflict	4	
Diff225-diff46-conv	4	
Diff248-diff35-logic_optimization-feedback	4	
Diff93-bug18-data_const	4	
Diff125-diff20-logic_optimization	3	
Diff24-synth4-mux_and;Diff51-synth11-mux	3	
Diff3-synth3-mux_and	3	
Diff124-diff20-reset_info01_05	2	
Diff170-diff27-logic_optimization-data_const;Diff-false-bit	2	
Diff174-diff30-black_box-verison_difference;Diff224-bug65-setup_blackbox01	2	
Diff187-diff34-setup_port01	2	
Diff213-diff45-logic_optimization;Diff95-synth19-data_const;Diff-sg_#honst	2	
Diff231-report31-conv$		
Diff232-diff47-conv	2	
Diff234-bug67-setup_port01;diff-enno_const	2	
Diff66-bug12-clock_inf005	2	
Diff124-diff20-reset_info01_06	1	
Diff124-Diff20-reset_info01-06	1	
Diff203-diff41-setup_port01	1	
Diff229-bug66-conv;Diff172-diff29-logic_optimization-data_const;diff-enno_const	1	
Diff-false-bit;Diff171-diff28-logic_optimization-data_const	1	
