

================================================================
== Vivado HLS Report for 'split_ip'
================================================================
* Date:           Tue Jan 07 22:24:13 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2089107|  2089107|  2087184|  2087184| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: direction_channel [1/1] 0.00ns
:1  %direction_channel = alloca i8, align 1

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:19  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:22  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:25  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:28  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:31  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:34  %img_1_data_stream_2_V = alloca i8, align 1

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
:37  %img_2_data_stream_0_V = alloca i8, align 1

ST_1: img_2_data_stream_1_V [1/1] 0.00ns
:40  %img_2_data_stream_1_V = alloca i8, align 1

ST_1: img_2_data_stream_2_V [1/1] 0.00ns
:43  %img_2_data_stream_2_V = alloca i8, align 1


 <State 2>: 5.38ns
ST_2: direction_read [1/1] 1.00ns
:0  %direction_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %direction)

ST_2: stg_22 [2/2] 4.38ns
:52  call fastcc void @split_ip_AXIvideo2Mat103(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8 %direction_read, i8* %direction_channel)


 <State 3>: 0.00ns
ST_3: stg_23 [1/2] 0.00ns
:52  call fastcc void @split_ip_AXIvideo2Mat103(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8 %direction_read, i8* %direction_channel)


 <State 4>: 0.00ns
ST_4: stg_24 [2/2] 0.00ns
:53  call fastcc void @split_ip_RGB2Gray(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 0.00ns
ST_5: stg_25 [1/2] 0.00ns
:53  call fastcc void @split_ip_RGB2Gray(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 6>: 0.00ns
ST_6: stg_26 [2/2] 0.00ns
:54  call fastcc void @split_ip_sobel(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* nocapture %direction_channel)


 <State 7>: 0.00ns
ST_7: stg_27 [1/2] 0.00ns
:54  call fastcc void @split_ip_sobel(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* nocapture %direction_channel)


 <State 8>: 0.00ns
ST_8: stg_28 [2/2] 0.00ns
:55  call fastcc void @split_ip_Mat2AXIvideo(i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 9>: 0.00ns
ST_9: stg_29 [1/2] 0.00ns
:55  call fastcc void @split_ip_Mat2AXIvideo(i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 10>: 0.00ns
ST_10: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1809) nounwind

ST_10: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7

ST_10: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !11

ST_10: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !15

ST_10: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !19

ST_10: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !23

ST_10: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !27

ST_10: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !31

ST_10: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !35

ST_10: stg_39 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !39

ST_10: stg_40 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !43

ST_10: stg_41 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !47

ST_10: stg_42 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !51

ST_10: stg_43 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !55

ST_10: stg_44 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !59

ST_10: stg_45 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %direction), !map !63

ST_10: stg_46 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @split_ip_str) nounwind

ST_10: empty [1/1] 0.00ns
:20  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_10: stg_48 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_12 [1/1] 0.00ns
:23  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_10: stg_50 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_13 [1/1] 0.00ns
:26  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_10: stg_52 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_14 [1/1] 0.00ns
:29  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_10: stg_54 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_15 [1/1] 0.00ns
:32  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_10: stg_56 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_16 [1/1] 0.00ns
:35  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_10: stg_58 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_17 [1/1] 0.00ns
:38  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V)

ST_10: stg_60 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_18 [1/1] 0.00ns
:41  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_1_V)

ST_10: stg_62 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_19 [1/1] 0.00ns
:44  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_2_V, i8* %img_2_data_stream_2_V)

ST_10: stg_64 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: stg_65 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_66 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_67 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1812, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_68 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecInterface(i8 %direction, [10 x i8]* @p_str1813, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: empty_20 [1/1] 0.00ns
:50  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @direction_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %direction_channel, i8* %direction_channel)

ST_10: stg_70 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecInterface(i8* %direction_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: stg_71 [1/1] 0.00ns
:56  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
