library ieee;
use ieee.std_logic_1164.all;
entity seqgen is
	port (reset,clock:in std_logic;y: out std_logic_vector(3 downto 0));
end entity seqgen;

architecture Beh of seqgen is
begin
	signal p: std_logic_vector (3 downto 0):="0001";
	x:process (clock,reset)
	begin
		if (reset ="1") then
			y<="0001";
		elsif (clock' event and clock='1') then
			y(3)<= p(0) and (p(3) xor (p(1) and p(2)));
			y(2)<= p(0) and (p(2) xor p(1));
			y(1)<= p(0) and (not (p(1)));
			y(0)<= '1';
		end if;
		
end Beh;