0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/mirap/Vivado/neoTRNG3/neoTRNG3.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd,1675086977,vhdl,,,,\design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized1\;\design_1_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized2\;\design_1_axi_gpio_0_0_pselect_f__parameterized1\;\design_1_neoTRNG_0_0_neoTRNG_cell__parameterized1\;\design_1_neoTRNG_0_0_neoTRNG_cell__parameterized3\;design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_27_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice_0;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_gpio_core;design_1_axi_gpio_0_0_pselect_f;design_1_axi_gpio_0_0_slave_attachment;design_1_neotrng_0_0;design_1_neotrng_0_0_neotrng;design_1_neotrng_0_0_neotrng_cell;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_50m_0;design_1_rst_ps7_0_50m_0_cdc_sync;design_1_rst_ps7_0_50m_0_cdc_sync_0;design_1_rst_ps7_0_50m_0_lpf;design_1_rst_ps7_0_50m_0_proc_sys_reset;design_1_rst_ps7_0_50m_0_sequence_psr;design_1_rst_ps7_0_50m_0_upcnt_n;design_1_wrapper;s00_couplers_imp_uyskka,,,,,,,,
C:/Users/mirap/Vivado/neoTRNG3/neoTRNG3.sim/sim_1/synth/func/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,,,,,,
