// Seed: 1411162958
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output tri1  id_6,
    output uwire id_7,
    output wor   id_8
    , id_10
);
  tri0 id_11;
  assign id_11 = id_4;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = id_1;
  wire id_9;
endmodule
