{
    "AST": {
        "orginal_code": "// module locked(inputA, inputB, out);\n// input [7:0] inputA;\n// input [7:0] inputB;\n// output [8:0] out;\n// assign out=inputA+inputB;\n// endmodule\n/*\n\n*/\n\nmodule locked(inputs, key, out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0]out;\nsarlock s(.inputs(inputs), .key(key), .lock_out(out[0]));\nsarlock s1(.inputs(inputs), .key(key), .lock_out(out[1]));\nendmodule\n\nmodule ckt(a,b,c);\ninput [3:0] a,b;\noutput [4:0] c;\nassign\tc = a + b;\nendmodule\n\nmodule sarlock (inputs, key, lock_out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput lock_out;\nwire [4:0]ckt_out; \nreg keyx = 8'b01101101;\nassign lock_out =ckt_out[0]^( (inputs == key) & (inputs != keyx));\nckt c(.a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out));\nendmodule\n\n",
        "gate_level_flattened": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] \\s.c.c;\nwire [4:0] \\s1.c.c;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(\\s.c.c [0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(\\s.c.c [1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(\\s.c.c [2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(\\s.c.c [3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(\\s.c.c [0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(\\s.c.c [4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(\\s1.c.c [0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(\\s1.c.c [1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(\\s1.c.c [2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(\\s1.c.c [3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(\\s1.c.c [0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(\\s1.c.c [4]) );\nendmodule\n",
        "Bench_format_flattened": "INPUT(inputs[0])\nINPUT(inputs[1])\nINPUT(inputs[2])\nINPUT(inputs[3])\nINPUT(inputs[4])\nINPUT(inputs[5])\nINPUT(inputs[6])\nINPUT(inputs[7])\nINPUT(key[0])\nINPUT(key[1])\nINPUT(key[2])\nINPUT(key[3])\nINPUT(key[4])\nINPUT(key[5])\nINPUT(key[6])\nINPUT(key[7])\nOUTPUT(out[0])\nOUTPUT(out[1])\n_000_ = NOT(inputs[3])\n_036_ = NOT(inputs[3])\n_003_ = AND(_001_,_002_)\n_006_ = AND(_004_,_005_)\n_007_ = AND(_003_,_006_)\n_010_ = AND(_008_,_009_)\n_012_ = AND(inputs[0],_000_)\n_013_ = AND(_011_,_012_)\n_017_ = AND(_015_,_016_)\n_020_ = AND(_018_,_019_)\n_021_ = AND(_017_,_020_)\n_022_ = AND(_014_,_021_)\n_024_ = AND(inputs[0],inputs[4])\n_039_ = AND(_037_,_038_)\n_042_ = AND(_040_,_041_)\n_043_ = AND(_039_,_042_)\n_046_ = AND(_044_,_045_)\n_048_ = AND(inputs[0],_036_)\n_049_ = AND(_047_,_048_)\n_053_ = AND(_051_,_052_)\n_056_ = AND(_054_,_055_)\n_057_ = AND(_053_,_056_)\n_058_ = AND(_050_,_057_)\n_060_ = AND(inputs[0],inputs[4])\n_014_ = NAND(_010_,_013_)\n_023_ = NAND(_007_,_022_)\n_025_ = NAND(inputs[1],inputs[5])\n_027_ = NAND(_024_,_026_)\n_028_ = NAND(_025_,_027_)\n_029_ = NAND(inputs[2],inputs[6])\n_031_ = NAND(_028_,_030_)\n_032_ = NAND(_029_,_031_)\n_033_ = NAND(inputs[3],inputs[7])\n_035_ = NAND(_032_,_034_)\n\\s.c.c [4] = NAND(_033_,_035_)\n_050_ = NAND(_046_,_049_)\n_059_ = NAND(_043_,_058_)\n_061_ = NAND(inputs[1],inputs[5])\n_063_ = NAND(_060_,_062_)\n_064_ = NAND(_061_,_063_)\n_065_ = NAND(inputs[2],inputs[6])\n_067_ = NAND(_064_,_066_)\n_068_ = NAND(_065_,_067_)\n_069_ = NAND(inputs[3],inputs[7])\n_071_ = NAND(_068_,_070_)\n\\s1.c.c [4] = NAND(_069_,_071_)\n_008_ = NOR(inputs[5],inputs[6])\n_009_ = NOR(inputs[4],inputs[7])\n_011_ = NOR(inputs[1],inputs[2])\n_044_ = NOR(inputs[5],inputs[6])\n_045_ = NOR(inputs[4],inputs[7])\n_047_ = NOR(inputs[1],inputs[2])\n_026_ = XOR(inputs[1],inputs[5])\n\\s.c.c [1] = XOR(_024_,_026_)\n_030_ = XOR(inputs[2],inputs[6])\n\\s.c.c [2] = XOR(_028_,_030_)\n_034_ = XOR(inputs[3],inputs[7])\n\\s.c.c [3] = XOR(_032_,_034_)\n\\s.c.c [0] = XOR(inputs[0],inputs[4])\n_062_ = XOR(inputs[1],inputs[5])\n\\s1.c.c [1] = XOR(_060_,_062_)\n_066_ = XOR(inputs[2],inputs[6])\n\\s1.c.c [2] = XOR(_064_,_066_)\n_070_ = XOR(inputs[3],inputs[7])\n\\s1.c.c [3] = XOR(_068_,_070_)\n\\s1.c.c [0] = XOR(inputs[0],inputs[4])\n_001_ = XNOR(inputs[0],key[0])\n_002_ = XNOR(inputs[7],key[7])\n_004_ = XNOR(inputs[1],key[1])\n_005_ = XNOR(inputs[3],key[3])\n_015_ = XNOR(inputs[5],key[5])\n_016_ = XNOR(inputs[2],key[2])\n_018_ = XNOR(inputs[6],key[6])\n_019_ = XNOR(inputs[4],key[4])\nout[0] = XNOR(\\s.c.c [0],_023_)\n_037_ = XNOR(inputs[0],key[0])\n_038_ = XNOR(inputs[7],key[7])\n_040_ = XNOR(inputs[1],key[1])\n_041_ = XNOR(inputs[3],key[3])\n_051_ = XNOR(inputs[5],key[5])\n_052_ = XNOR(inputs[2],key[2])\n_054_ = XNOR(inputs[6],key[6])\n_055_ = XNOR(inputs[4],key[4])\nout[1] = XNOR(\\s1.c.c [0],_059_)\n",
        "gate_level_not_flattened": "module ckt(a, b, c);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\ninput [3:0] a;\nwire [3:0] a;\ninput [3:0] b;\nwire [3:0] b;\noutput [4:0] c;\nwire [4:0] c;\nAND_g _12_ ( .A(a[0]), .B(b[0]), .Y(_00_) );\nNAND_g _13_ ( .A(a[1]), .B(b[1]), .Y(_01_) );\nXOR_g _14_ ( .A(a[1]), .B(b[1]), .Y(_02_) );\nNAND_g _15_ ( .A(_00_), .B(_02_), .Y(_03_) );\nXOR_g _16_ ( .A(_00_), .B(_02_), .Y(c[1]) );\nNAND_g _17_ ( .A(_01_), .B(_03_), .Y(_04_) );\nNAND_g _18_ ( .A(a[2]), .B(b[2]), .Y(_05_) );\nXOR_g _19_ ( .A(a[2]), .B(b[2]), .Y(_06_) );\nNAND_g _20_ ( .A(_04_), .B(_06_), .Y(_07_) );\nXOR_g _21_ ( .A(_04_), .B(_06_), .Y(c[2]) );\nNAND_g _22_ ( .A(_05_), .B(_07_), .Y(_08_) );\nNAND_g _23_ ( .A(a[3]), .B(b[3]), .Y(_09_) );\nXOR_g _24_ ( .A(a[3]), .B(b[3]), .Y(_10_) );\nNAND_g _25_ ( .A(_08_), .B(_10_), .Y(_11_) );\nXOR_g _26_ ( .A(_08_), .B(_10_), .Y(c[3]) );\nXOR_g _27_ ( .A(a[0]), .B(b[0]), .Y(c[0]) );\nNAND_g _28_ ( .A(_09_), .B(_11_), .Y(c[4]) );\nendmodule\nmodule locked(inputs, key, out);\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nsarlock s ( .inputs(inputs), .key(key), .lock_out(out[0]) );\nsarlock s1 ( .inputs(inputs), .key(key), .lock_out(out[1]) );\nendmodule\nmodule sarlock(inputs, key, lock_out);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\nwire _12_;\nwire _13_;\nwire _14_;\nwire _15_;\nwire _16_;\nwire _17_;\nwire _18_;\nwire _19_;\nwire _20_;\nwire _21_;\nwire _22_;\nwire _23_;\nwire [4:0] ckt_out;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput lock_out;\nwire lock_out;\nNOT_g _24_ ( .A(inputs[3]), .Y(_00_) );\nXNOR_g _25_ ( .A(inputs[0]), .B(key[0]), .Y(_01_) );\nXNOR_g _26_ ( .A(inputs[7]), .B(key[7]), .Y(_02_) );\nAND_g _27_ ( .A(_01_), .B(_02_), .Y(_03_) );\nXNOR_g _28_ ( .A(inputs[1]), .B(key[1]), .Y(_04_) );\nXNOR_g _29_ ( .A(inputs[3]), .B(key[3]), .Y(_05_) );\nAND_g _30_ ( .A(_04_), .B(_05_), .Y(_06_) );\nAND_g _31_ ( .A(_03_), .B(_06_), .Y(_07_) );\nNOR_g _32_ ( .A(inputs[5]), .B(inputs[6]), .Y(_08_) );\nNOR_g _33_ ( .A(inputs[4]), .B(inputs[7]), .Y(_09_) );\nAND_g _34_ ( .A(_08_), .B(_09_), .Y(_10_) );\nNOR_g _35_ ( .A(inputs[1]), .B(inputs[2]), .Y(_11_) );\nAND_g _36_ ( .A(inputs[0]), .B(_00_), .Y(_12_) );\nAND_g _37_ ( .A(_11_), .B(_12_), .Y(_13_) );\nNAND_g _38_ ( .A(_10_), .B(_13_), .Y(_14_) );\nXNOR_g _39_ ( .A(inputs[5]), .B(key[5]), .Y(_15_) );\nXNOR_g _40_ ( .A(inputs[2]), .B(key[2]), .Y(_16_) );\nAND_g _41_ ( .A(_15_), .B(_16_), .Y(_17_) );\nXNOR_g _42_ ( .A(inputs[6]), .B(key[6]), .Y(_18_) );\nXNOR_g _43_ ( .A(inputs[4]), .B(key[4]), .Y(_19_) );\nAND_g _44_ ( .A(_18_), .B(_19_), .Y(_20_) );\nAND_g _45_ ( .A(_17_), .B(_20_), .Y(_21_) );\nAND_g _46_ ( .A(_14_), .B(_21_), .Y(_22_) );\nNAND_g _47_ ( .A(_07_), .B(_22_), .Y(_23_) );\nXNOR_g _48_ ( .A(ckt_out[0]), .B(_23_), .Y(lock_out) );\nckt c ( .a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out) );\nendmodule\n",
        "top_module_name": "locked",
        "Total_number_of_modules": 3,
        "LL_gatelevel_verilog": ""
    },
    "modules": {
        "locked": {
            "Verilog": "module locked(inputs, key, out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0]out;\nsarlock s(.inputs(inputs), .key(key), .lock_out(out[0]));\nsarlock s1(.inputs(inputs), .key(key), .lock_out(out[1]));\nendmodule",
            "Synthesized_verilog": "module locked(inputs, key, out);\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nsarlock s ( .inputs(inputs), .key(key), .lock_out(out[0]) );\nsarlock s1 ( .inputs(inputs), .key(key), .lock_out(out[1]) );\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVQwcAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMDW1vZHVsZSNsb2NrZWSUfZSMBHR5cGWUjAZtb2R1bGWUc4wGb3V0WzBdlH2UKGgLjAZvdXRwdXSUjARwb3J0lIwDb3V0lHWMBm91dFsxXZR9lChoC2gPaBCMA291dJR1jAlpbnB1dHNbMF2UfZQoaAuMBWlucHV0lGgQjAZpbnB1dHOUdYwJaW5wdXRzWzFdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzJdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzNdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzRdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzVdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzZdlH2UKGgLaBdoEGgYdYwJaW5wdXRzWzddlH2UKGgLaBdoEGgYdYwGa2V5WzBdlH2UKGgLaBdoEIwDa2V5lHWMBmtleVsxXZR9lChoC2gXaBBoKXWMBmtleVsyXZR9lChoC2gXaBBoKXWMBmtleVszXZR9lChoC2gXaBBoKXWMBmtleVs0XZR9lChoC2gXaBBoKXWMBmtleVs1XZR9lChoC2gXaBBoKXWMBmtleVs2XZR9lChoC2gXaBBoKXWMBmtleVs3XZR9lChoC2gXaBBoKXWMCG1vZHVsZSNzlH2UKGgLaAyMC21vZHVsZV9uYW1llIwHc2FybG9ja5SMCWluaXRfbmFtZZSMAXOUdYwJbW9kdWxlI3MxlH2UKGgLaAxoOowHc2FybG9ja5RoPIwCczGUdXWMBF9hZGqUfZQoaAl9lChoFX2UaBl9lGgbfZRoHX2UaB99lGghfZRoI32UaCV9lGgnfZRoKn2UaCx9lGgufZRoMH2UaDJ9lGg0fZRoNn2UdWgNfZSMDW1vZHVsZSNsb2NrZWSUfZRzaBJ9lIwNbW9kdWxlI2xvY2tlZJR9lHNoFX2UKGg4fZRoPn2UdWgZfZQoaDh9lGg+fZR1aBt9lChoOH2UaD59lHVoHX2UKGg4fZRoPn2UdWgffZQoaDh9lGg+fZR1aCF9lChoOH2UaD59lHVoI32UKGg4fZRoPn2UdWglfZQoaDh9lGg+fZR1aCd9lChoOH2UaD59lHVoKn2UKGg4fZRoPn2UdWgsfZQoaDh9lGg+fZR1aC59lChoOH2UaD59lHVoMH2UKGg4fZRoPn2UdWgyfZQoaDh9lGg+fZR1aDR9lChoOH2UaD59lHVoNn2UKGg4fZRoPn2UdWg4fZSMBm91dFswXZR9lHNoPn2UjAZvdXRbMV2UfZRzdYwFX3N1Y2OUaEOMBV9wcmVklH2UKGgJfZQoaA1oV2gSaFp1aA19lGg4aI1zaBJ9lGg+aJBzaBV9lIwNbW9kdWxlI2xvY2tlZJRoRXNoGX2UjA1tb2R1bGUjbG9ja2VklGhGc2gbfZSMDW1vZHVsZSNsb2NrZWSUaEdzaB19lIwNbW9kdWxlI2xvY2tlZJRoSHNoH32UjA1tb2R1bGUjbG9ja2VklGhJc2ghfZSMDW1vZHVsZSNsb2NrZWSUaEpzaCN9lIwNbW9kdWxlI2xvY2tlZJRoS3NoJX2UjA1tb2R1bGUjbG9ja2VklGhMc2gnfZSMDW1vZHVsZSNsb2NrZWSUaE1zaCp9lIwNbW9kdWxlI2xvY2tlZJRoTnNoLH2UjA1tb2R1bGUjbG9ja2VklGhPc2gufZSMDW1vZHVsZSNsb2NrZWSUaFBzaDB9lIwNbW9kdWxlI2xvY2tlZJRoUXNoMn2UjA1tb2R1bGUjbG9ja2VklGhSc2g0fZSMDW1vZHVsZSNsb2NrZWSUaFNzaDZ9lIwNbW9kdWxlI2xvY2tlZJRoVHNoOH2UKIwJaW5wdXRzWzBdlGhcjAlpbnB1dHNbMV2UaF+MCWlucHV0c1syXZRoYowJaW5wdXRzWzNdlGhljAlpbnB1dHNbNF2UaGiMCWlucHV0c1s1XZRoa4wJaW5wdXRzWzZdlGhujAlpbnB1dHNbN12UaHGMBmtleVswXZRodIwGa2V5WzFdlGh3jAZrZXlbMl2UaHqMBmtleVszXZRofYwGa2V5WzRdlGiAjAZrZXlbNV2UaIOMBmtleVs2XZRohowGa2V5WzddlGiJdWg+fZQojAlpbnB1dHNbMF2UaF2MCWlucHV0c1sxXZRoYIwJaW5wdXRzWzJdlGhjjAlpbnB1dHNbM12UaGaMCWlucHV0c1s0XZRoaYwJaW5wdXRzWzVdlGhsjAlpbnB1dHNbNl2UaG+MCWlucHV0c1s3XZRocowGa2V5WzBdlGh1jAZrZXlbMV2UaHiMBmtleVsyXZRoe4wGa2V5WzNdlGh+jAZrZXlbNF2UaIGMBmtleVs1XZRohIwGa2V5WzZdlGiHjAZrZXlbN12UaIp1dXViLg==",
            "io": {
                "wires": {},
                "inputs": {
                    "inputs": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    },
                    "key": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    }
                },
                "outputs": {
                    "out": {
                        "bits": 2,
                        "startbit": 0,
                        "endbit": 1
                    }
                },
                "input_ports": "inputs,key,",
                "output_ports": "out,"
            },
            "gates": {},
            "links": {
                "s": {
                    "module_name": "sarlock",
                    "L": [
                        "inputs",
                        "key",
                        "lock_out"
                    ],
                    "R": [
                        "inputs",
                        "key",
                        "out[0]"
                    ]
                },
                "s1": {
                    "module_name": "sarlock",
                    "L": [
                        "inputs",
                        "key",
                        "lock_out"
                    ],
                    "R": [
                        "inputs",
                        "key",
                        "out[1]"
                    ]
                }
            }
        },
        "ckt": {
            "Verilog": "module ckt(a,b,c);\ninput [3:0] a,b;\noutput [4:0] c;\nassign c = a + b;\nendmodule",
            "Synthesized_verilog": "module ckt(a, b, c);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\ninput [3:0] a;\nwire [3:0] a;\ninput [3:0] b;\nwire [3:0] b;\noutput [4:0] c;\nwire [4:0] c;\nAND_g _12_ ( .A(a[0]), .B(b[0]), .Y(_00_) );\nNAND_g _13_ ( .A(a[1]), .B(b[1]), .Y(_01_) );\nXOR_g _14_ ( .A(a[1]), .B(b[1]), .Y(_02_) );\nNAND_g _15_ ( .A(_00_), .B(_02_), .Y(_03_) );\nXOR_g _16_ ( .A(_00_), .B(_02_), .Y(c[1]) );\nNAND_g _17_ ( .A(_01_), .B(_03_), .Y(_04_) );\nNAND_g _18_ ( .A(a[2]), .B(b[2]), .Y(_05_) );\nXOR_g _19_ ( .A(a[2]), .B(b[2]), .Y(_06_) );\nNAND_g _20_ ( .A(_04_), .B(_06_), .Y(_07_) );\nXOR_g _21_ ( .A(_04_), .B(_06_), .Y(c[2]) );\nNAND_g _22_ ( .A(_05_), .B(_07_), .Y(_08_) );\nNAND_g _23_ ( .A(a[3]), .B(b[3]), .Y(_09_) );\nXOR_g _24_ ( .A(a[3]), .B(b[3]), .Y(_10_) );\nNAND_g _25_ ( .A(_08_), .B(_10_), .Y(_11_) );\nXOR_g _26_ ( .A(_08_), .B(_10_), .Y(c[3]) );\nXOR_g _27_ ( .A(a[0]), .B(b[0]), .Y(c[0]) );\nNAND_g _28_ ( .A(_09_), .B(_11_), .Y(c[4]) );\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVaAkAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMDGdhdGVpbml0XzEyX5R9lCiMBHR5cGWUjARnYXRllIwFbG9naWOUjANBTkSUdYwEXzAwX5R9lChoC4wEd2lyZZSMBHBvcnSUjARfMDBflHWMBGJbMF2UfZQoaAuMBWlucHV0lGgSjAFilHWMBGFbMF2UfZQoaAtoFmgSjAFhlHWMDGdhdGVpbml0XzEzX5R9lChoC2gMaA2MBE5BTkSUdYwEXzAxX5R9lChoC2gRaBKMBF8wMV+UdYwEYlsxXZR9lChoC2gWaBJoF3WMBGFbMV2UfZQoaAtoFmgSaBp1jAxnYXRlaW5pdF8xNV+UfZQoaAtoDGgNaB11jARfMDNflH2UKGgLaBFoEowEXzAzX5R1jARfMDJflH2UKGgLaBFoEowEXzAyX5R1jAxnYXRlaW5pdF8xN1+UfZQoaAtoDGgNaB11jARfMDRflH2UKGgLaBFoEowEXzA0X5R1jAxnYXRlaW5pdF8xOF+UfZQoaAtoDGgNaB11jARfMDVflH2UKGgLaBFoEowEXzA1X5R1jARiWzJdlH2UKGgLaBZoEmgXdYwEYVsyXZR9lChoC2gWaBJoGnWMDGdhdGVpbml0XzIwX5R9lChoC2gMaA1oHXWMBF8wN1+UfZQoaAtoEWgSjARfMDdflHWMBF8wNl+UfZQoaAtoEWgSjARfMDZflHWMDGdhdGVpbml0XzIyX5R9lChoC2gMaA1oHXWMBF8wOF+UfZQoaAtoEWgSjARfMDhflHWMDGdhdGVpbml0XzIzX5R9lChoC2gMaA1oHXWMBF8wOV+UfZQoaAtoEWgSjARfMDlflHWMBGJbM12UfZQoaAtoFmgSaBd1jARhWzNdlH2UKGgLaBZoEmgadYwMZ2F0ZWluaXRfMjVflH2UKGgLaAxoDWgddYwEXzExX5R9lChoC2gRaBKMBF8xMV+UdYwEXzEwX5R9lChoC2gRaBKMBF8xMF+UdYwMZ2F0ZWluaXRfMjhflH2UKGgLaAxoDWgddYwEY1s0XZR9lGgLjAZvdXRwdXSUc4wMZ2F0ZWluaXRfMTRflH2UKGgLaAxoDYwDWE9SlHWMDGdhdGVpbml0XzE2X5R9lChoC2gMaA1oYHWMBGNbMV2UfZRoC2hdc4wMZ2F0ZWluaXRfMTlflH2UKGgLaAxoDWhgdYwMZ2F0ZWluaXRfMjFflH2UKGgLaAxoDWhgdYwEY1syXZR9lGgLaF1zjAxnYXRlaW5pdF8yNF+UfZQoaAtoDGgNaGB1jAxnYXRlaW5pdF8yNl+UfZQoaAtoDGgNaGB1jARjWzNdlH2UaAtoXXOMDGdhdGVpbml0XzI3X5R9lChoC2gMaA1oYHWMBGNbMF2UfZRoC2hdc4wKbW9kdWxlI2NrdJR9lGgLjAZtb2R1bGWUc3WMBF9hZGqUfZQoaAl9lGgPfZRzaA99lChoJX2UaGF9lHVoFH2UKGgJfZRocX2UdWgYfZQoaAl9lGhxfZR1aBt9lGgefZRzaB59lGgtfZRzaCF9lChoG32UaF59lHVoI32UKGgbfZRoXn2UdWglfZRoJ32Uc2gnfZRoLX2Uc2gqfZQoaCV9lGhhfZR1aC19lGgvfZRzaC99lChoO32UaGd9lHVoMn2UaDR9lHNoNH2UaEN9lHNoN32UKGgyfZRoZX2UdWg5fZQoaDJ9lGhlfZR1aDt9lGg9fZRzaD19lGhDfZRzaEB9lChoO32UaGd9lHVoQ32UaEV9lHNoRX2UKGhRfZRobX2UdWhIfZRoSn2Uc2hKfZRoWX2Uc2hNfZQoaEh9lGhrfZR1aE99lChoSH2UaGt9lHVoUX2UaFN9lHNoU32UaFl9lHNoVn2UKGhRfZRobX2UdWhZfZRoW32Uc2hbfZSMCm1vZHVsZSNja3SUfZRzaF59lIwEXzAyX5R9lHNoYX2UaGN9lHNoY32UjAptb2R1bGUjY2t0lH2Uc2hlfZSMBF8wNl+UfZRzaGd9lGhpfZRzaGl9lIwKbW9kdWxlI2NrdJR9lHNoa32UjARfMTBflH2Uc2htfZRob32Uc2hvfZSMCm1vZHVsZSNja3SUfZRzaHF9lGhzfZRzaHN9lIwKbW9kdWxlI2NrdJR9lHNodX2UKIwEYVswXZR9lIwEYVsxXZR9lIwEYVsyXZR9lIwEYVszXZR9lIwEYlswXZR9lIwEYlsxXZR9lIwEYlsyXZR9lIwEYlszXZR9lHV1jAVfc3VjY5RoeYwFX3ByZWSUfZQoaAl9lChoFGiAaBhog3VoD32UaAloe3NoFH2UjAptb2R1bGUjY2t0lGjuc2gYfZSMCm1vZHVsZSNja3SUaOZzaBt9lChoIWiKaCNojXVoHn2UaBtohnNoIX2UjAptb2R1bGUjY2t0lGjwc2gjfZSMCm1vZHVsZSNja3SUaOhzaCV9lChoKmiUjARfMDBflGh9dWgnfZRoJWiQc2gqfZRoXmjJc2gtfZQoaClokmggaIh1aC99lGgtaJdzaDJ9lChoN2igaDloo3VoNH2UaDJonHNoN32UjAptb2R1bGUjY2t0lGjyc2g5fZSMCm1vZHVsZSNja3SUaOpzaDt9lChoQGiqjARfMDRflGiZdWg9fZRoO2imc2hAfZRoZWjRc2hDfZQoaD9oqGg2aJ51aEV9lGhDaK1zaEh9lChoTWi2aE9ouXVoSn2UaEhosnNoTX2UjAptb2R1bGUjY2t0lGj0c2hPfZSMCm1vZHVsZSNja3SUaOxzaFF9lChoVmjAjARfMDhflGivdWhTfZRoUWi8c2hWfZRoa2jZc2hZfZQoaFVovmhMaLR1aFt9lGhZaMNzaF59lCiMBGJbMV2UaIuMBGFbMV2UaI51aGF9lChoLGiVaBNofnVoY32UaGFoy3NoZX2UKIwEYlsyXZRooYwEYVsyXZRopHVoZ32UKGhCaKtoMWiadWhpfZRoZ2jTc2hrfZQojARiWzNdlGi3jARhWzNdlGi6dWhtfZQoaFhowWhHaLB1aG99lGhtaNtzaHF9lCiMBGJbMF2UaIGMBGFbMF2UaIR1aHN9lGhxaOBzaHV9lCiMBGNbMF2UaOOMBGNbMV2UaM6MBGNbMl2UaNaMBGNbM12UaN6MBGNbNF2UaMZ1dXViLg==",
            "io": {
                "wires": {
                    "_07_": {
                        "bits": 1
                    },
                    "_04_": {
                        "bits": 1
                    },
                    "_01_": {
                        "bits": 1
                    },
                    "_00_": {
                        "bits": 1
                    },
                    "_02_": {
                        "bits": 1
                    },
                    "_10_": {
                        "bits": 1
                    },
                    "_11_": {
                        "bits": 1
                    },
                    "_05_": {
                        "bits": 1
                    },
                    "_09_": {
                        "bits": 1
                    },
                    "_03_": {
                        "bits": 1
                    },
                    "_06_": {
                        "bits": 1
                    },
                    "_08_": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "a": {
                        "bits": 4,
                        "startbit": 0,
                        "endbit": 3
                    },
                    "b": {
                        "bits": 4,
                        "startbit": 0,
                        "endbit": 3
                    }
                },
                "outputs": {
                    "c": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    }
                },
                "input_ports": "a,b,",
                "output_ports": "c,"
            },
            "gates": {
                "AND": [
                    {
                        "init_name": "gateinit_12_",
                        "inputs": [
                            "b[0]",
                            "a[0]"
                        ],
                        "outputs": "_00_"
                    }
                ],
                "NAND": [
                    {
                        "init_name": "gateinit_13_",
                        "inputs": [
                            "b[1]",
                            "a[1]"
                        ],
                        "outputs": "_01_"
                    },
                    {
                        "init_name": "gateinit_15_",
                        "inputs": [
                            "_02_",
                            "_00_"
                        ],
                        "outputs": "_03_"
                    },
                    {
                        "init_name": "gateinit_17_",
                        "inputs": [
                            "_03_",
                            "_01_"
                        ],
                        "outputs": "_04_"
                    },
                    {
                        "init_name": "gateinit_18_",
                        "inputs": [
                            "b[2]",
                            "a[2]"
                        ],
                        "outputs": "_05_"
                    },
                    {
                        "init_name": "gateinit_20_",
                        "inputs": [
                            "_06_",
                            "_04_"
                        ],
                        "outputs": "_07_"
                    },
                    {
                        "init_name": "gateinit_22_",
                        "inputs": [
                            "_07_",
                            "_05_"
                        ],
                        "outputs": "_08_"
                    },
                    {
                        "init_name": "gateinit_23_",
                        "inputs": [
                            "b[3]",
                            "a[3]"
                        ],
                        "outputs": "_09_"
                    },
                    {
                        "init_name": "gateinit_25_",
                        "inputs": [
                            "_10_",
                            "_08_"
                        ],
                        "outputs": "_11_"
                    },
                    {
                        "init_name": "gateinit_28_",
                        "inputs": [
                            "_11_",
                            "_09_"
                        ],
                        "outputs": "c[4]"
                    }
                ],
                "XOR": [
                    {
                        "init_name": "gateinit_14_",
                        "inputs": [
                            "b[1]",
                            "a[1]"
                        ],
                        "outputs": "_02_"
                    },
                    {
                        "init_name": "gateinit_16_",
                        "inputs": [
                            "_02_",
                            "_00_"
                        ],
                        "outputs": "c[1]"
                    },
                    {
                        "init_name": "gateinit_19_",
                        "inputs": [
                            "b[2]",
                            "a[2]"
                        ],
                        "outputs": "_06_"
                    },
                    {
                        "init_name": "gateinit_21_",
                        "inputs": [
                            "_06_",
                            "_04_"
                        ],
                        "outputs": "c[2]"
                    },
                    {
                        "init_name": "gateinit_24_",
                        "inputs": [
                            "b[3]",
                            "a[3]"
                        ],
                        "outputs": "_10_"
                    },
                    {
                        "init_name": "gateinit_26_",
                        "inputs": [
                            "_10_",
                            "_08_"
                        ],
                        "outputs": "c[3]"
                    },
                    {
                        "init_name": "gateinit_27_",
                        "inputs": [
                            "b[0]",
                            "a[0]"
                        ],
                        "outputs": "c[0]"
                    }
                ]
            },
            "links": {}
        },
        "sarlock": {
            "Verilog": "module sarlock (inputs, key, lock_out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput lock_out;\nwire [4:0]ckt_out;\nreg keyx = 8'b01101101;\nassign lock_out =ckt_out[0]^( (inputs == key) & (inputs != keyx));\nckt c(.a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out));\nendmodule",
            "Synthesized_verilog": "module sarlock(inputs, key, lock_out);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\nwire _12_;\nwire _13_;\nwire _14_;\nwire _15_;\nwire _16_;\nwire _17_;\nwire _18_;\nwire _19_;\nwire _20_;\nwire _21_;\nwire _22_;\nwire _23_;\nwire [4:0] ckt_out;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput lock_out;\nwire lock_out;\nNOT_g _24_ ( .A(inputs[3]), .Y(_00_) );\nXNOR_g _25_ ( .A(inputs[0]), .B(key[0]), .Y(_01_) );\nXNOR_g _26_ ( .A(inputs[7]), .B(key[7]), .Y(_02_) );\nAND_g _27_ ( .A(_01_), .B(_02_), .Y(_03_) );\nXNOR_g _28_ ( .A(inputs[1]), .B(key[1]), .Y(_04_) );\nXNOR_g _29_ ( .A(inputs[3]), .B(key[3]), .Y(_05_) );\nAND_g _30_ ( .A(_04_), .B(_05_), .Y(_06_) );\nAND_g _31_ ( .A(_03_), .B(_06_), .Y(_07_) );\nNOR_g _32_ ( .A(inputs[5]), .B(inputs[6]), .Y(_08_) );\nNOR_g _33_ ( .A(inputs[4]), .B(inputs[7]), .Y(_09_) );\nAND_g _34_ ( .A(_08_), .B(_09_), .Y(_10_) );\nNOR_g _35_ ( .A(inputs[1]), .B(inputs[2]), .Y(_11_) );\nAND_g _36_ ( .A(inputs[0]), .B(_00_), .Y(_12_) );\nAND_g _37_ ( .A(_11_), .B(_12_), .Y(_13_) );\nNAND_g _38_ ( .A(_10_), .B(_13_), .Y(_14_) );\nXNOR_g _39_ ( .A(inputs[5]), .B(key[5]), .Y(_15_) );\nXNOR_g _40_ ( .A(inputs[2]), .B(key[2]), .Y(_16_) );\nAND_g _41_ ( .A(_15_), .B(_16_), .Y(_17_) );\nXNOR_g _42_ ( .A(inputs[6]), .B(key[6]), .Y(_18_) );\nXNOR_g _43_ ( .A(inputs[4]), .B(key[4]), .Y(_19_) );\nAND_g _44_ ( .A(_18_), .B(_19_), .Y(_20_) );\nAND_g _45_ ( .A(_17_), .B(_20_), .Y(_21_) );\nAND_g _46_ ( .A(_14_), .B(_21_), .Y(_22_) );\nNAND_g _47_ ( .A(_07_), .B(_22_), .Y(_23_) );\nXNOR_g _48_ ( .A(ckt_out[0]), .B(_23_), .Y(lock_out) );\nckt c ( .a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out) );\nendmodule",
            "lockingdata": {
                "wires": [
                    "keywire25",
                    "keywire26",
                    "keywire27",
                    "keywire28",
                    "keywire29"
                ],
                "gates": [
                    "keygate_XOR_0",
                    "keygate_XOR_1",
                    "keygate_XOR_2",
                    "keygate_XNOR_3",
                    "keygate_XOR_4"
                ],
                "inputs": [
                    "lockingkeyinput0",
                    "lockingkeyinput1",
                    "lockingkeyinput2",
                    "lockingkeyinput3",
                    "lockingkeyinput4"
                ]
            },
            "DiGraph": "gASVfxUAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMDGdhdGVpbml0XzI0X5R9lCiMBHR5cGWUjARnYXRllIwFbG9naWOUjANOT1SUdYwEXzAwX5R9lChoC4wEd2lyZZSMBHBvcnSUjARfMDBflHWMCWlucHV0c1szXZR9lChoC4wFaW5wdXSUaBKMBmlucHV0c5R1jAxnYXRlaW5pdF8yNV+UfZQoaAtoDGgNjARYTk9SlHWMBF8wMV+UfZQoaAtoEWgSjARfMDFflHWMBmtleVswXZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbMF2UfZQoaAtoFmgSaBd1jAxnYXRlaW5pdF8yNl+UfZQoaAtoDGgNaBp1jARfMDJflH2UKGgLaBFoEowEXzAyX5R1jAZrZXlbN12UfZQoaAtoFmgSjANrZXmUdYwJaW5wdXRzWzddlH2UKGgLaBZoEowGaW5wdXRzlHWMDGdhdGVpbml0XzI4X5R9lChoC2gMaA1oGnWMBF8wNF+UfZQoaAtoEWgSjARfMDRflHWMBmtleVsxXZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbMV2UfZQoaAtoFmgSaBd1jAxnYXRlaW5pdF8yOV+UfZQoaAtoDGgNaBp1jARfMDVflH2UKGgLaBFoEowEXzA1X5R1jAZrZXlbM12UfZQoaAtoFmgSjANrZXmUdYwMZ2F0ZWluaXRfMzlflH2UKGgLaAxoDWgadYwEXzE1X5R9lChoC2gRaBKMBF8xNV+UdYwGa2V5WzVdlH2UKGgLaBZoEowDa2V5lHWMCWlucHV0c1s1XZR9lChoC2gWaBJoLXWMDGdhdGVpbml0XzQwX5R9lChoC2gMaA1oGnWMBF8xNl+UfZQoaAtoEWgSjARfMTZflHWMBmtleVsyXZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbMl2UfZQoaAtoFmgSaBd1jAxnYXRlaW5pdF80Ml+UfZQoaAtoDGgNaBp1jARfMThflH2UKGgLaBFoEowEXzE4X5R1jAZrZXlbNl2UfZQoaAtoFmgSjANrZXmUdYwJaW5wdXRzWzZdlH2UKGgLaBZoEmgtdYwMZ2F0ZWluaXRfNDNflH2UKGgLaAxoDWgadYwEXzE5X5R9lChoC2gRaBKMBF8xOV+UdYwGa2V5WzRdlH2UKGgLaBZoEowDa2V5lHWMCWlucHV0c1s0XZR9lChoC2gWaBJoLXWMDGdhdGVpbml0XzQ4X5R9lChoC2gMaA1oGnWMCGxvY2tfb3V0lH2UaAuMBm91dHB1dJRzjARfMjNflH2UKGgLaBFoEmhtdYwKY2t0X291dFswXZR9lChoC2gRaBKMB2NrdF9vdXSUdYwMZ2F0ZWluaXRfMjdflH2UKGgLaAxoDYwDQU5ElHWMBF8wM1+UfZQoaAtoEWgSjARfMDNflHWMDGdhdGVpbml0XzMwX5R9lChoC2gMaA1odHWMBF8wNl+UfZQoaAtoEWgSjARfMDZflHWMDGdhdGVpbml0XzMxX5R9lChoC2gMaA1odHWMBF8wN1+UfZQoaAtoEWgSjARfMDdflHWMDGdhdGVpbml0XzM0X5R9lChoC2gMaA1odHWMBF8xMF+UfZQoaAtoEWgSjARfMTBflHWMBF8wOV+UfZQoaAtoEWgSaId1jARfMDhflH2UKGgLaBFoEmiJdYwMZ2F0ZWluaXRfMzZflH2UKGgLaAxoDWh0dYwEXzEyX5R9lChoC2gRaBKMBF8xMl+UdYwMZ2F0ZWluaXRfMzdflH2UKGgLaAxoDWh0dYwEXzEzX5R9lChoC2gRaBKMBF8xM1+UdYwEXzExX5R9lChoC2gRaBJolXWMDGdhdGVpbml0XzQxX5R9lChoC2gMaA1odHWMBF8xN1+UfZQoaAtoEWgSjARfMTdflHWMDGdhdGVpbml0XzQ0X5R9lChoC2gMaA1odHWMBF8yMF+UfZQoaAtoEWgSjARfMjBflHWMDGdhdGVpbml0XzQ1X5R9lChoC2gMaA1odHWMBF8yMV+UfZQoaAtoEWgSjARfMjFflHWMDGdhdGVpbml0XzQ2X5R9lChoC2gMaA1odHWMBF8yMl+UfZQoaAtoEWgSjARfMjJflHWMBF8xNF+UfZQoaAtoEWgSaKt1jAxnYXRlaW5pdF8zMl+UfZQoaAtoDGgNjANOT1KUdYwMZ2F0ZWluaXRfMzNflH2UKGgLaAxoDWivdYwMZ2F0ZWluaXRfMzVflH2UKGgLaAxoDWivdYwMZ2F0ZWluaXRfMzhflH2UKGgLaAxoDYwETkFORJR1jAxnYXRlaW5pdF80N1+UfZQoaAtoDGgNaLZ1jA5tb2R1bGUjc2FybG9ja5R9lGgLjAZtb2R1bGWUc4wIbW9kdWxlI2OUfZQoaAtou4wLbW9kdWxlX25hbWWUjANja3SUjAlpbml0X25hbWWUjAFjlHWMCmNrdF9vdXRbMV2UfZQoaAtoEWgSaHF1jApja3Rfb3V0WzJdlH2UKGgLaBFoEmhxdYwKY2t0X291dFszXZR9lChoC2gRaBJocXWMCmNrdF9vdXRbNF2UfZQoaAtoEWgSaHF1jAlrZXl3aXJlMjWUfZSMDWtleWdhdGVfWE9SXzCUfZSMEGxvY2tpbmdrZXlpbnB1dDCUfZSMCWtleXdpcmUyNpR9lIwNa2V5Z2F0ZV9YT1JfMZR9lIwQbG9ja2luZ2tleWlucHV0MZR9lIwJa2V5d2lyZTI3lH2UjA1rZXlnYXRlX1hPUl8ylH2UjBBsb2NraW5na2V5aW5wdXQylH2UjAlrZXl3aXJlMjiUfZSMDmtleWdhdGVfWE5PUl8zlH2UjBBsb2NraW5na2V5aW5wdXQzlH2UjAlrZXl3aXJlMjmUfZSMDWtleWdhdGVfWE9SXzSUfZSMEGxvY2tpbmdrZXlpbnB1dDSUfZR1jARfYWRqlH2UKGgJfZRoD32Uc2gPfZRoi32Uc2gUfZQoaAl9lGg4fZRovH2UdWgYfZRo1n2Uc2gbfZRocn2Uc2gefZRoGH2Uc2ghfZQoaBh9lGiLfZRovH2UdWgjfZRo3H2Uc2glfZRocn2Uc2gofZRoI32Uc2grfZQoaCN9lGiwfZRovH2UdWgufZRoMH2Uc2gwfZRoeH2Uc2gzfZRoLn2Uc2g2fZQoaC59lGiyfZRovH2UdWg4fZRoyn2Uc2g6fZRoeH2Uc2g9fZRoOH2Uc2hAfZRoQn2Uc2hCfZRol32Uc2hFfZRoQH2Uc2hIfZQoaEB9lGitfZRovH2UdWhKfZRoTH2Uc2hMfZRol32Uc2hPfZRoSn2Uc2hSfZQoaEp9lGiyfZRovH2UdWhUfZRoVn2Uc2hWfZRonH2Uc2hZfZRoVH2Uc2hcfZQoaFR9lGitfZRovH2UdWhefZRoYH2Uc2hgfZRonH2Uc2hjfZRoXn2Uc2hmfZQoaF59lGiwfZRovH2UdWhofZRoan2Uc2hqfZSMDm1vZHVsZSNzYXJsb2NrlH2Uc2htfZRoaH2Uc2hvfZRoaH2Uc2hyfZRodX2Uc2h1fZRofX2Uc2h4fZRoen2Uc2h6fZRofX2Uc2h9fZRof32Uc2h/fZRot32Uc2iCfZRohH2Uc2iEfZRotH2Uc2iHfZRogn2Uc2iJfZRogn2Uc2iLfZRojX2Uc2iNfZRokH2Uc2iQfZRokn2Uc2iSfZRotH2Uc2iVfZRokH2Uc2iXfZRomX2Uc2iZfZRooX2Uc2icfZRo0H2Uc2iefZRooX2Uc2ihfZRoo32Uc2ijfZRopn2Uc2imfZRoqH2Uc2iofZRot32Uc2irfZRopn2Uc2itfZSMBF8wOF+UfZRzaLB9lIwEXzA5X5R9lHNosn2UjARfMTFflH2Uc2i0fZSMBF8xNF+UfZRzaLd9lIwEXzIzX5R9lHNouX2UKIwJaW5wdXRzWzBdlH2UjAlpbnB1dHNbMV2UfZSMCWlucHV0c1syXZR9lIwJaW5wdXRzWzNdlH2UjAlpbnB1dHNbNF2UfZSMCWlucHV0c1s1XZR9lIwJaW5wdXRzWzZdlH2UjAlpbnB1dHNbN12UfZSMBmtleVswXZR9lIwGa2V5WzFdlH2UjAZrZXlbMl2UfZSMBmtleVszXZR9lIwGa2V5WzRdlH2UjAZrZXlbNV2UfZSMBmtleVs2XZR9lIwGa2V5WzddlH2UaM59lGjUfZRo2n2UaOB9lGjmfZR1aLx9lCiMCmNrdF9vdXRbMF2UfZSMCmNrdF9vdXRbMV2UfZSMCmNrdF9vdXRbMl2UfZSMCmNrdF9vdXRbM12UfZSMCmNrdF9vdXRbNF2UfZR1aMJ9lGjEfZRoxn2UaMh9lGjKfZRozH2Uc2jMfZRo4n2Uc2jOfZRozH2Uc2jQfZRo0n2Uc2jSfZSMBF8yMF+UfZRzaNR9lGjSfZRzaNZ9lGjYfZRzaNh9lIwEXzAxX5R9lHNo2n2UaNh9lHNo3H2UaN59lHNo3n2UjARfMDJflH2Uc2jgfZRo3n2Uc2jifZRo5H2Uc2jkfZSMBF8wNV+UfZRzaOZ9lGjkfZRzdYwFX3N1Y2OUaOmMBV9wcmVklH2UKGgJfZRoFGjvc2gPfZRoCWjrc2gUfZSMDm1vZHVsZSNzYXJsb2NrlGqOAQAAc2gYfZQoaB5o92ghaPl1aBt9lGjYaswBAABzaB59lIwObW9kdWxlI3NhcmxvY2uUapgBAABzaCF9lIwObW9kdWxlI3NhcmxvY2uUaogBAABzaCN9lChoKGoBAQAAaCtqAwEAAHVoJX2UaN5q0wEAAHNoKH2UjA5tb2R1bGUjc2FybG9ja5RqpgEAAHNoK32UjA5tb2R1bGUjc2FybG9ja5RqlgEAAHNoLn2UKGgzagsBAABoNmoNAQAAdWgwfZRoLmoHAQAAc2gzfZSMDm1vZHVsZSNzYXJsb2NrlGqaAQAAc2g2fZSMDm1vZHVsZSNzYXJsb2NrlGqKAQAAc2g4fZQoaD1qFQEAAIwJaW5wdXRzWzNdlGjwdWg6fZRo5GraAQAAc2g9fZSMDm1vZHVsZSNzYXJsb2NrlGqeAQAAc2hAfZQoaEVqGwEAAGhIah0BAAB1aEJ9lGhAahcBAABzaEV9lIwObW9kdWxlI3NhcmxvY2uUaqIBAABzaEh9lIwObW9kdWxlI3NhcmxvY2uUapIBAABzaEp9lChoT2olAQAAaFJqJwEAAHVoTH2UaEpqIQEAAHNoT32UjA5tb2R1bGUjc2FybG9ja5RqnAEAAHNoUn2UjA5tb2R1bGUjc2FybG9ja5RqjAEAAHNoVH2UKGhZai8BAABoXGoxAQAAdWhWfZRoVGorAQAAc2hZfZSMDm1vZHVsZSNzYXJsb2NrlGqkAQAAc2hcfZSMDm1vZHVsZSNzYXJsb2NrlGqUAQAAc2hefZQoaGNqOQEAAGhmajsBAAB1aGB9lGheajUBAABzaGN9lIwObW9kdWxlI3NhcmxvY2uUaqABAABzaGZ9lIwObW9kdWxlI3NhcmxvY2uUapABAABzaGh9lChobWpEAQAAaG9qRgEAAHVoan2UaGhqPwEAAHNobX2UaLdqhQEAAHNob32UaLxqrgEAAHNocn2UKGgnaP9oHWj1dWh1fZRocmpIAQAAc2h4fZQoaDxqEwEAAGgyagkBAAB1aHp9lGh4akwBAABzaH19lChofGpOAQAAaHdqSgEAAHVof32UaH1qUAEAAHNogn2UKGiHalgBAABoiWpaAQAAdWiEfZRogmpUAQAAc2iHfZRosGp8AQAAc2iJfZRorWp5AQAAc2iLfZQoaBNo7YwJaW5wdXRzWzBdlGj6dWiNfZRoi2pcAQAAc2iQfZQoaI9qXgEAAGiVamQBAAB1aJJ9lGiQamABAABzaJV9lGiyan8BAABzaJd9lChoTmojAQAAaERqGQEAAHVomX2UaJdqZgEAAHNonH2UKGhiajcBAABoWGotAQAAdWiefZRo0mrFAQAAc2ihfZQoaKBqbAEAAGibamgBAAB1aKN9lGiham4BAABzaKZ9lChopWpwAQAAaKtqdgEAAHVoqH2UaKZqcgEAAHNoq32UaLRqggEAAHNorX2UKIwJaW5wdXRzWzZdlGoyAQAAjAlpbnB1dHNbNV2Uah4BAAB1aLB9lCiMCWlucHV0c1s3XZRqBAEAAIwJaW5wdXRzWzRdlGo8AQAAdWiyfZQojAlpbnB1dHNbMl2UaigBAACMCWlucHV0c1sxXZRqDgEAAHVotH2UKGiUamIBAABohmpWAQAAdWi3fZQoaKpqdAEAAGiBalIBAAB1aLl9lIwIbG9ja19vdXSUakIBAABzaLx9lCiMCWlucHV0c1swXZRo+4wJaW5wdXRzWzFdlGoPAQAAjAlpbnB1dHNbMl2UaikBAACMCWlucHV0c1szXZRo8YwJaW5wdXRzWzRdlGo9AQAAjAlpbnB1dHNbNV2Uah8BAACMCWlucHV0c1s2XZRqMwEAAIwJaW5wdXRzWzddlGoFAQAAdWjCfZRovGqwAQAAc2jEfZRovGqyAQAAc2jGfZRovGq0AQAAc2jIfZRovGq2AQAAc2jKfZRoOGoRAQAAc2jMfZQoaMpqvAEAAGjOasABAAB1aM59lIwObW9kdWxlI3NhcmxvY2uUaqcBAABzaNB9lGicamoBAABzaNJ9lCho0GrCAQAAaNRqxwEAAHVo1H2UjA5tb2R1bGUjc2FybG9ja5RqqAEAAHNo1n2UaBho83No2H2UKGjWaskBAABo2mrOAQAAdWjafZSMDm1vZHVsZSNzYXJsb2NrlGqpAQAAc2jcfZRoI2j9c2jefZQoaNxq0AEAAGjgatUBAAB1aOB9lIwObW9kdWxlI3NhcmxvY2uUaqoBAABzaOJ9lGjMar4BAABzaOR9lCho4mrXAQAAaOZq3AEAAHVo5n2UjA5tb2R1bGUjc2FybG9ja5RqqwEAAHN1jANhZGqUjBpuZXR3b3JreC5jbGFzc2VzLmNvcmV2aWV3c5SMDUFkamFjZW5jeVZpZXeUk5QpgZR9lIwGX2F0bGFzlGjpc2KMBW5vZGVzlIwcbmV0d29ya3guY2xhc3Nlcy5yZXBvcnR2aWV3c5SMCE5vZGVWaWV3lJOUKYGUfZSMBl9ub2Rlc5RoCHNijARzdWNjlGphAgAAKYGUfZRqZAIAAGjpc2KMBWVkZ2VzlGpmAgAAjAtPdXRFZGdlVmlld5STlCmBlH2UKIwGX2dyYXBolGgDjAhfYWRqZGljdJRo6XVidWIu",
            "io": {
                "wires": {
                    "ckt_out": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    },
                    "_20_": {
                        "bits": 1
                    },
                    "_04_": {
                        "bits": 1
                    },
                    "_07_": {
                        "bits": 1
                    },
                    "_14_": {
                        "bits": 1
                    },
                    "_11_": {
                        "bits": 1
                    },
                    "_18_": {
                        "bits": 1
                    },
                    "_19_": {
                        "bits": 1
                    },
                    "_21_": {
                        "bits": 1
                    },
                    "_06_": {
                        "bits": 1
                    },
                    "_08_": {
                        "bits": 1
                    },
                    "_22_": {
                        "bits": 1
                    },
                    "_23_": {
                        "bits": 1
                    },
                    "_01_": {
                        "bits": 1
                    },
                    "_00_": {
                        "bits": 1
                    },
                    "_02_": {
                        "bits": 1
                    },
                    "_10_": {
                        "bits": 1
                    },
                    "_16_": {
                        "bits": 1
                    },
                    "_05_": {
                        "bits": 1
                    },
                    "_15_": {
                        "bits": 1
                    },
                    "_09_": {
                        "bits": 1
                    },
                    "_12_": {
                        "bits": 1
                    },
                    "_13_": {
                        "bits": 1
                    },
                    "_17_": {
                        "bits": 1
                    },
                    "_03_": {
                        "bits": 1
                    },
                    "keywire25": {
                        "bits": 1
                    },
                    "keywire26": {
                        "bits": 1
                    },
                    "keywire27": {
                        "bits": 1
                    },
                    "keywire28": {
                        "bits": 1
                    },
                    "keywire29": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "inputs": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    },
                    "key": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    },
                    "lockingkeyinput0": {
                        "bits": 1
                    },
                    "lockingkeyinput1": {
                        "bits": 1
                    },
                    "lockingkeyinput2": {
                        "bits": 1
                    },
                    "lockingkeyinput3": {
                        "bits": 1
                    },
                    "lockingkeyinput4": {
                        "bits": 1
                    }
                },
                "outputs": {
                    "lock_out": {
                        "bits": 1
                    }
                },
                "input_ports": "inputs,key,lockingkeyinput0,lockingkeyinput1,lockingkeyinput2,lockingkeyinput3,lockingkeyinput4,",
                "output_ports": "lock_out,"
            },
            "gates": {
                "NOT": [
                    {
                        "init_name": "gateinit_24_",
                        "inputs": [
                            "inputs[3]"
                        ],
                        "outputs": "_00_"
                    }
                ],
                "XNOR": [
                    {
                        "init_name": "gateinit_25_",
                        "inputs": [
                            "key[0]",
                            "inputs[0]"
                        ],
                        "outputs": "_01_"
                    },
                    {
                        "init_name": "gateinit_26_",
                        "inputs": [
                            "key[7]",
                            "inputs[7]"
                        ],
                        "outputs": "_02_"
                    },
                    {
                        "init_name": "gateinit_28_",
                        "inputs": [
                            "key[1]",
                            "inputs[1]"
                        ],
                        "outputs": "_04_"
                    },
                    {
                        "init_name": "gateinit_29_",
                        "inputs": [
                            "key[3]",
                            "inputs[3]"
                        ],
                        "outputs": "_05_"
                    },
                    {
                        "init_name": "gateinit_39_",
                        "inputs": [
                            "key[5]",
                            "inputs[5]"
                        ],
                        "outputs": "_15_"
                    },
                    {
                        "init_name": "gateinit_40_",
                        "inputs": [
                            "key[2]",
                            "inputs[2]"
                        ],
                        "outputs": "_16_"
                    },
                    {
                        "init_name": "gateinit_42_",
                        "inputs": [
                            "key[6]",
                            "inputs[6]"
                        ],
                        "outputs": "_18_"
                    },
                    {
                        "init_name": "gateinit_43_",
                        "inputs": [
                            "key[4]",
                            "inputs[4]"
                        ],
                        "outputs": "_19_"
                    },
                    {
                        "init_name": "gateinit_48_",
                        "inputs": [
                            "_23_",
                            "ckt_out[0]"
                        ],
                        "outputs": "lock_out"
                    },
                    {
                        "init_name": "keygate_XNOR_3",
                        "inputs": [
                            "keywire28",
                            "lockingkeyinput3"
                        ],
                        "outputs": "_02_"
                    }
                ],
                "AND": [
                    {
                        "init_name": "gateinit_27_",
                        "inputs": [
                            "_02_",
                            "_01_"
                        ],
                        "outputs": "_03_"
                    },
                    {
                        "init_name": "gateinit_30_",
                        "inputs": [
                            "_05_",
                            "_04_"
                        ],
                        "outputs": "_06_"
                    },
                    {
                        "init_name": "gateinit_31_",
                        "inputs": [
                            "_06_",
                            "_03_"
                        ],
                        "outputs": "_07_"
                    },
                    {
                        "init_name": "gateinit_34_",
                        "inputs": [
                            "_09_",
                            "_08_"
                        ],
                        "outputs": "_10_"
                    },
                    {
                        "init_name": "gateinit_36_",
                        "inputs": [
                            "_00_",
                            "inputs[0]"
                        ],
                        "outputs": "_12_"
                    },
                    {
                        "init_name": "gateinit_37_",
                        "inputs": [
                            "_12_",
                            "_11_"
                        ],
                        "outputs": "_13_"
                    },
                    {
                        "init_name": "gateinit_41_",
                        "inputs": [
                            "_16_",
                            "_15_"
                        ],
                        "outputs": "_17_"
                    },
                    {
                        "init_name": "gateinit_44_",
                        "inputs": [
                            "_19_",
                            "_18_"
                        ],
                        "outputs": "_20_"
                    },
                    {
                        "init_name": "gateinit_45_",
                        "inputs": [
                            "_20_",
                            "_17_"
                        ],
                        "outputs": "_21_"
                    },
                    {
                        "init_name": "gateinit_46_",
                        "inputs": [
                            "_21_",
                            "_14_"
                        ],
                        "outputs": "_22_"
                    }
                ],
                "NOR": [
                    {
                        "init_name": "gateinit_32_",
                        "inputs": [
                            "inputs[6]",
                            "inputs[5]"
                        ],
                        "outputs": "_08_"
                    },
                    {
                        "init_name": "gateinit_33_",
                        "inputs": [
                            "inputs[7]",
                            "inputs[4]"
                        ],
                        "outputs": "_09_"
                    },
                    {
                        "init_name": "gateinit_35_",
                        "inputs": [
                            "inputs[2]",
                            "inputs[1]"
                        ],
                        "outputs": "_11_"
                    }
                ],
                "NAND": [
                    {
                        "init_name": "gateinit_38_",
                        "inputs": [
                            "_13_",
                            "_10_"
                        ],
                        "outputs": "_14_"
                    },
                    {
                        "init_name": "gateinit_47_",
                        "inputs": [
                            "_22_",
                            "_07_"
                        ],
                        "outputs": "_23_"
                    }
                ],
                "XOR": [
                    {
                        "init_name": "keygate_XOR_0",
                        "inputs": [
                            "keywire25",
                            "lockingkeyinput0"
                        ],
                        "outputs": "_05_"
                    },
                    {
                        "init_name": "keygate_XOR_1",
                        "inputs": [
                            "keywire26",
                            "lockingkeyinput1"
                        ],
                        "outputs": "_20_"
                    },
                    {
                        "init_name": "keygate_XOR_2",
                        "inputs": [
                            "keywire27",
                            "lockingkeyinput2"
                        ],
                        "outputs": "_01_"
                    },
                    {
                        "init_name": "keygate_XOR_4",
                        "inputs": [
                            "keywire29",
                            "lockingkeyinput4"
                        ],
                        "outputs": "_05_"
                    }
                ]
            },
            "links": {
                "c": {
                    "module_name": "ckt",
                    "L": [
                        "a",
                        "b",
                        "c"
                    ],
                    "R": [
                        "inputs[3:0]",
                        "inputs[7:4]",
                        "ckt_out"
                    ]
                }
            }
        }
    }
}