[
	{
		"original_line": "real a;", 
		"bug_line": "real a",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as subsequent declarations are incorrectly parsed as part of the same statement."
	},
	{
		"original_line": "real rnf;", 
		"bug_line": "real rnf",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "`include "constants.h"", 
		"bug_line": "include "constants.h"",
		"error_description": "Missing backtick (`) before 'include' directive. Verilog compiler directives require backticks, causing syntax error when omitted."
	},
	{
		"original_line": "electrical I_in ;", 
		"bug_line": "electrical I_in :",
		"error_description": "Replaced semicolon with colon, creating invalid token at declaration end"
	},
	{
		"original_line": "parameter real rout = 50 from (0:inf);", 
		"bug_line": "parameter real rout = 50 from (0,inf);",
		"error_description": "Replaced colon with comma in range expression (0:inf), violating VerilogA range syntax which requires colon separator between min:max values"
	},
	{
		"original_line": "I(Q_in) <+ white_noise(noise_current*noise_current, "up_cnvrt_q");", 
		"bug_line": "I(Q_in) <+ white_noise(noise_current*noise_current "up_cnvrt_q");",
		"error_description": "Missing comma between function arguments causes syntax error"
	},
	{
		"original_line": "shp     = determines how fast the phase shift occurs with increasing", 
		"bug_line": "shp     = determines how fast the phase shift occurs with increasing */",
		"error_description": "Prematurely terminated multi-line comment with '*/', causing subsequent comment lines to be interpreted as invalid VerilogA code."
	},
	{
		"original_line": "electrical Q_out;", 
		"bug_line": "electrical Q_out",
		"error_description": "Missing semicolon at the end of the discipline declaration for port Q_out. VerilogA requires semicolons to terminate port declarations."
	},
	{
		"original_line": "     theta = 0;", 
		"bug_line": "     theta = 0",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "cmp     = input power pt for phase point.[dBm]", 
		"bug_line": "cmp     = input power pt for phase point.[dBm] */",
		"error_description": "Added '*/' to prematurely terminate the block comment. This causes subsequent lines (18-23) to be uncommented and parsed as invalid VerilogA code, and leaves an unmatched '*/' token at the original end of the block comment."
	},
	{
		"original_line": "  I(Q_out) <+ (-2*rhoout*sin(theta) + V(Q_out))/rout;", 
		"bug_line": "  I(Q_out) <+ (-2*rhoout*sin(theta) + V(Q_out))/rout",
		"error_description": "Missing semicolon at the end of the statement causes syntax error as VerilogA requires semicolons to terminate analog block statements."
	},
	{
		"original_line": "gain    = available power gain in dB. ", 
		"bug_line": "gain    = available power gain in dB. `",
		"error_description": "Unterminated compiler directive: A backtick (`) without a valid directive name causes a syntax error as the preprocessor expects a directive like 'define' or 'include'."
	},
	{
		"original_line": "parameter real psinf = 2 from (pscp:inf);", 
		"bug_line": "parameter real psinf = 2 from (pscp;inf);",
		"error_description": "The colon in the range specification (pscp:inf) is replaced with a semicolon, creating invalid range syntax. VerilogA range declarations require colons to separate min:max values."
	},
	{
		"original_line": "/* PARAMETER DEFINITIONS:", 
		"bug_line": "/* PARAMETER DEFINITIONS",
		"error_description": "Missing colon ':' after 'DEFINITIONS' breaks the comment structure and leaves the subsequent lines uncommented, causing syntax errors in parameter declarations."
	},
	{
		"original_line": "inout I_out;", 
		"bug_line": "inout I_out",
		"error_description": "Missing semicolon at the end of the port declaration statement. VerilogA requires semicolons to terminate individual statements, and omitting it causes a syntax error when the compiler encounters the next token ('electrical')."
	},
	{
		"original_line": "  else if (V(Q_in) > 0) theta = `PI/2;", 
		"bug_line": "  else if (V(Q_in) > 0 theta = `PI/2;",
		"error_description": "Missing closing parenthesis for condition"
	},
	{
		"original_line": "gain    = available power gain in dB. ", 
		"bug_line": "gain    = available power gain in dB. */",
		"error_description": "Prematurely terminates the block comment with '*/', causing subsequent lines in the comment block to be uncommented and parsed as invalid Verilog code."
	},
	{
		"original_line": "inout I_out;", 
		"bug_line": "inoutt I_out;",
		"error_description": "Misspelled 'inout' keyword as 'inoutt', creating an unrecognized port declaration keyword."
	},
	{
		"original_line": "     rnf = pow(10,nf/10);", 
		"bug_line": "     rnf = pow(10,nf/10;",
		"error_description": "Missing closing parenthesis for the function call to pow, causing a syntax error due to unbalanced parentheses."
	},
	{
		"original_line": "parameter real rin = 50 from (0:inf);", 
		"bug_line": "parameter real rin = 50 from (0,inf);",
		"error_description": "VerilogA requires a colon (':') as the range separator. Using a comma (',') instead is invalid syntax for range boundaries."
	}
]