
---------- Begin Simulation Statistics ----------
final_tick                               13750940881413                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172436                       # Simulator instruction rate (inst/s)
host_mem_usage                               17162696                       # Number of bytes of host memory used
host_op_rate                                   283339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4508.86                       # Real time elapsed on the host
host_tick_rate                                7072361                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   777490148                       # Number of instructions simulated
sim_ops                                    1277536521                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031888                       # Number of seconds simulated
sim_ticks                                 31888285128                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1079812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2159138                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          245                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu0.num_fp_insts                            8                       # number of float instructions
system.cpu0.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       18     66.67%     66.67% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%     92.59% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      7.41%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2462751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4926081                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          211                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059499                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        10293                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1659984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3320916                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu3.num_int_insts                          15                       # number of integer instructions
system.cpu3.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                            9                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     33.33%     33.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     14.29%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.76%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.76%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  7     33.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1586928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3209662                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1506539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3092747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         92940525                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        65300561                       # number of cc regfile writes
system.switch_cpus0.committedInsts          218481851                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            346546185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.438300                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.438300                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        257362716                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       141097880                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  49508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         5550                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        21936102                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.620088                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96882676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          24235844                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26242163                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     72661619                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     24244273                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    346737156                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     72646832                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        15922                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    346661713                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         45269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       196003                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          6566                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       273656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1754                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         2523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        460113250                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            346651979                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.585792                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        269530561                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.619986                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             346656039                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       360179031                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      155933943                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.281543                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.281543                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         4089      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    169163888     48.80%     48.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       583837      0.17%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      8646418      2.49%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5765827      1.66%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      4036033      1.16%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24180240      6.97%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4032615      1.16%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2878341      0.83%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     29346354      8.47%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1149623      0.33%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27708171      7.99%     80.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     10400146      3.00%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44945476     12.96%     96.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     13836579      3.99%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     346677637                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      165672639                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    328680459                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    162997994                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    163074820                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5262683                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015180                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1165417     22.14%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         34065      0.65%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            4      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        35745      0.68%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       175629      3.34%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1405356     26.70%     53.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26915      0.51%     54.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      2418663     45.96%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          889      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     186263592                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    465650454                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    183653985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    183855000                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         346737156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        346677637                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       190915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         1883                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       246124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     95711075                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.622127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.009088                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29702475     31.03%     31.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2875571      3.00%     34.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5843185      6.11%     40.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7168667      7.49%     47.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8275283      8.65%     56.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10283422     10.74%     67.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      9103632      9.51%     76.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      8201059      8.57%     85.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14257781     14.90%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     95711075                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.620254                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4049582                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       824414                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     72661619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     24244273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      155747949                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                95760583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          2503600                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         1184531                       # number of cc regfile writes
system.switch_cpus1.committedInsts           69678514                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             76600875                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.374320                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.374320                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        127991196                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        57746133                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         1510                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          441980                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.935482                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            43036047                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8571421                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       16347012                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     21531700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts           58                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8582258                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts     76666464                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     34464626                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1556                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts     89582267                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        108586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12096657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          1777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     12237405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          575                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        105132737                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count             76632171                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.536573                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         56411414                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.800248                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent              76632985                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads        95855280                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        9873544                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.727633                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.727633                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11136108     12.43%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           14      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     21791656     24.33%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       430056      0.48%     37.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     13188420     14.72%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11538697     12.88%     64.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite           12      0.00%     64.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     22927435     25.59%     90.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      8571425      9.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      89583823                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       81324611                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    154828940                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     66317283                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     66385378                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9934088                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.110892                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         138160      1.39%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      1765143     17.77%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1451656     14.61%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2113168     21.27%     55.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite            0      0.00%     55.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3888490     39.14%     94.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       577471      5.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      18193300                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    130025985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10314888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     10347149                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded          76666464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued         89583823                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        65488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1717                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       115126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     95751474                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.935587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.053060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     75673050     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2161520      2.26%     81.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2135716      2.23%     83.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1755218      1.83%     85.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4461015      4.66%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3302275      3.45%     93.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2370145      2.48%     95.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1831368      1.91%     97.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2061167      2.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     95751474                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.935498                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       690770                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208936                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     21531700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8582258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       45353817                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                95760583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500644                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704611                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.383042                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.383042                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172523                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162813955                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  64902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118019                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338786                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.489434                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52560042                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292085                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        4139521                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437282                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305475                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520397                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50267957                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128813                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429910847                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       162200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174356                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       188061                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644021613                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429032242                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589641                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379741587                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.480259                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429795727                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379262057                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144662                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.610678                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.610678                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684642      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305051     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520720     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331384      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924581      0.21%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10980565      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369290      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430039667                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174418768                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348200288                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173715896                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380882                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450555                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386683     26.66%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3354      0.23%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            1      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          680      0.05%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91757      6.33%     33.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334253     23.04%     56.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438964     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194863     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386812                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    609027577                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524358                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431519842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430039667                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8384768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4867833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     95695681                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.493825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.798444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16118181     16.84%     16.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3084924      3.22%     20.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6414990      6.70%     26.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7203595      7.53%     34.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10484681     10.96%     45.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398372     12.96%     58.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10696835     11.18%     69.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9950440     10.40%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19343663     20.21%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     95695681                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.490780                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14641                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        47824                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111303068                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                95760583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        195934471                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        96307601                       # number of cc regfile writes
system.switch_cpus3.committedInsts          239329717                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            431253858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.400120                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.400120                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        140890471                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        80739659                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 113889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1072274                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44392119                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.804035                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           135015540                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          40811927                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        5945686                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     98801030                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43383583                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    481925507                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     94203613                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2941650                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    460037199                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          9124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       191558                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        964614                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       204563                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        16532                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       716123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       356151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        602433628                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            458290112                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567186                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        341691823                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.785791                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             459507383                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       636940047                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      287064144                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.499251                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.499251                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2508559      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    277569731     59.95%     60.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       913125      0.20%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1044676      0.23%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2881293      0.62%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        76991      0.02%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     16807402      3.63%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        59049      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7286200      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       585032      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     16671639      3.60%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38371      0.01%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     59096686     12.76%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     35024534      7.57%     90.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     36336281      7.85%     98.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6079286      1.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     462978855                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       98872616                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    192887005                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     92592381                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    104583845                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13064294                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028218                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3832963     29.34%     29.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        10364      0.08%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        229493      1.76%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       496524      3.80%     34.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        52321      0.40%     35.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       338681      2.59%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3121935     23.90%     61.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1086196      8.31%     70.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3407485     26.08%     96.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       488331      3.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     374661974                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    842457309                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    365697731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    428029601                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         481925504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        462978855                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     50671584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       675622                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     72894570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     95646694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.840511                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.703583                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13560221     14.18%     14.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2632976      2.75%     16.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4903981      5.13%     22.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6393626      6.68%     28.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8958659      9.37%     38.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11687219     12.22%     50.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14562940     15.23%     65.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     13867908     14.50%     80.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19079164     19.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     95646694                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.834754                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4972876                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2443393                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     98801030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43383583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      226666064                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                95760583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     87353842                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        87353844                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     87353842                       # number of overall hits
system.cpu0.dcache.overall_hits::total       87353844                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1541492                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1541497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1541492                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1541497                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  19467335844                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19467335844                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  19467335844                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19467335844                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88895334                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88895341                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     88895334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     88895341                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12628.891907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12628.850944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12628.891907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12628.850944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          858                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          286                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1078634                       # number of writebacks
system.cpu0.dcache.writebacks::total          1078634                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       461173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       461173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       461173                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       461173                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1080319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1080319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1080319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1080319                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15350450517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15350450517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15350450517                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15350450517                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012153                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 14209.183137                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14209.183137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 14209.183137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14209.183137                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1078634                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     63126335                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63126337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1539153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1539158                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  19419771456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19419771456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     64665488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     64665495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.714286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12617.180655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12617.139667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       461171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       461171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1077982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1077982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  15303669678                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15303669678                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14196.591110                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14196.591110                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24227507                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24227507                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     47564388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     47564388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     24229846                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24229846                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20335.351860                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20335.351860                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2337                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2337                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     46780839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46780839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20017.474968                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20017.474968                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.487384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           88434168                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1079146                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.948289                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   506.487385                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.009766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.989233                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998999                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        712241874                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       712241874                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     25408515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25408529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     25408515                       # number of overall hits
system.cpu0.icache.overall_hits::total       25408529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          228                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          228                       # number of overall misses
system.cpu0.icache.overall_misses::total          231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     46560060                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46560060                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     46560060                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46560060                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     25408743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25408760                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     25408743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25408760                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.176471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.176471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 204210.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 201558.701299                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 204210.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 201558.701299                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           52                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     34403229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34403229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     34403229                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34403229                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 195472.892045                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195472.892045                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 195472.892045                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195472.892045                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     25408515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25408529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     46560060                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46560060                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     25408743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25408760                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 204210.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 201558.701299                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     34403229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34403229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 195472.892045                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195472.892045                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          166.202703                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25408708                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         141948.089385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   163.202703                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.318755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.324615                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.349609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        203270259                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       203270259                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1078165                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       323949                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       799208                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1178                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1178                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq          1160                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp         1160                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1078166                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          358                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3239283                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3239641                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        11456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    138097920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           138109376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        44523                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2849472                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1125027                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000218                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.014756                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1124782     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 245      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1125027                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1437360534                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         175824                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1078454133                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          3.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1030748                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1030748                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1030748                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1030748                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        48394                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        48578                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        48394                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        48578                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     34285680                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  10764467091                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10798752771                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     34285680                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  10764467091                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10798752771                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1079142                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1079326                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1079142                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1079326                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.044845                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.045008                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.044845                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.045008                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst       194805                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 222433.919308                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 222297.187431                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst       194805                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 222433.919308                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 222297.187431                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        44523                       # number of writebacks
system.cpu0.l2cache.writebacks::total           44523                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        48394                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        48570                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        48394                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        48570                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     34227072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  10748351889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  10782578961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     34227072                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  10748351889                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  10782578961                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.044845                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.045000                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.044845                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.045000                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst       194472                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 222100.919308                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 222000.802162                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst       194472                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 222100.919308                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 222000.802162                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                44523                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       320602                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       320602                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       320602                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       320602                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       758032                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       758032                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       758032                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       758032                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1178                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1178                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1178                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1178                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          905                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          905                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          255                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          255                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     37457172                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     37457172                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1160                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1160                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.219828                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.219828                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 146890.870588                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 146890.870588                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          255                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          255                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     37372257                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     37372257                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.219828                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.219828                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146557.870588                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 146557.870588                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1029843                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1029843                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        48139                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48323                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     34285680                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10727009919                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10761295599                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1077982                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1078166                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044657                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.044820                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst       194805                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 222834.082947                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 222695.105830                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        48139                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48315                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34227072                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10710979632                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10745206704                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044657                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.044812                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst       194472                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 222501.082947                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 222398.979696                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4006.496332                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2159138                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           48619                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           44.409346                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.303294                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.102760                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.177641                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     7.796291                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3993.116345                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001295                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000025                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000043                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001903                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.974882                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.978149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1216                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1764                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        34594827                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       34594827                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31888274139                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-26729.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-26729.numOps                     0                       # Number of Ops committed
system.cpu0.thread-26729.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     19952232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19952233                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     20786162                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20786163                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1952782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1952789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6744532                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6744539                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 122833326674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 122833326674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 122833326674                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 122833326674                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     21905014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21905022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27530694                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27530702                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089148                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089148                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.244982                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244982                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 62901.709804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62901.484325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 18212.283176                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18212.264274                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     33494178                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1149283                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.143543                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2462751                       # number of writebacks
system.cpu1.dcache.writebacks::total          2462751                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1863672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1863672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1863672                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1863672                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        89110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        89110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2463272                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2463272                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   6021235737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6021235737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 385701355557                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 385701355557                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004068                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004068                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 67570.819627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67570.819627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 156580.903594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156580.903594                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2462751                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     11603185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11603186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1731496                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1731502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 113494025367                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 113494025367                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     13334681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13334688                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.129849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 65546.801937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65546.574804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1723990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1723990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         7506                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7506                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1082657259                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1082657259                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 144238.910072                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 144238.910072                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8349047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8349047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       221286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       221287                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   9339301307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9339301307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      8570333                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8570334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 42204.664131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42204.473408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       139682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        81604                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        81604                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4938578478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4938578478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009522                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009522                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 60518.828464                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60518.828464                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       833930                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       833930                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      4791750                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      4791750                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      5625680                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      5625680                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.851764                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.851764                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      2374162                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      2374162                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 379680119820                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 379680119820                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422022                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422022                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 159921.740732                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 159921.740732                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.875787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           23249426                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2463263                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.438467                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.062397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.813391                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000122                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999636                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        222708879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       222708879                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      6076662                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6076689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      6076662                       # number of overall hits
system.cpu1.icache.overall_hits::total        6076689                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5160834                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5160834                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5160834                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5160834                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      6076711                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6076740                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      6076711                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6076740                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 105323.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101192.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 105323.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101192.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5144517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5144517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5144517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5144517                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104990.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104990.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104990.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104990.142857                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      6076662                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6076689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5160834                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5160834                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      6076711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6076740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 105323.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101192.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5144517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5144517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 104990.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104990.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.994767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6076740                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         119151.764706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.994767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48613971                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48613971                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2381709                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      3206639                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       745759                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         81605                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        81605                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2381725                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7389293                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7389395                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    315264896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           315268160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1489647                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               95337408                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       3952977                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007306                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             3952766     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         3952977                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3280574142                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2460792744                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       969721                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         969721                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       969721                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        969721                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1493551                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1493609                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1493551                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1493609                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5111883                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 379033510410                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 379038622293                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5111883                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 379033510410                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 379038622293                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2463272                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2463330                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2463272                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2463330                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606328                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606337                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606328                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606337                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 104324.142857                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 253780.092150                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 253773.659835                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 104324.142857                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 253780.092150                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 253773.659835                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1489647                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1489647                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1493551                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1493600                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1493551                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1493600                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5095566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 378536163255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 378541258821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5095566                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 378536163255                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 378541258821                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606328                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606334                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606328                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606334                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103991.142857                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 253447.095717                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 253442.192569                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103991.142857                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 253447.095717                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 253442.192569                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1489647                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2089552                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2089552                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2089552                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2089552                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       373199                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       373199                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       373199                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       373199                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        37117                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        37117                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        44487                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        44488                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4696280019                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4696280019                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        81604                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        81605                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.545157                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.545163                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105565.221728                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 105562.848836                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        44487                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        44487                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4681465848                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4681465848                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545157                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.545150                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 105232.221728                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 105232.221728                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       932604                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       932604                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1449064                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1449121                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5111883                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 374337230391                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 374342342274                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2381668                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2381725                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608424                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608433                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104324.142857                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 258330.363870                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 258323.730230                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1449064                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1449113                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5095566                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 373854697407                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 373859792973                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608424                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608430                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 103991.142857                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 257997.367547                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 257992.160013                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4092.181603                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4926065                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1493743                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.297800                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.900264                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003381                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.013797                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.078599                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4091.185562                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000220                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000019                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998825                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999068                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          546                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3550                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80311039                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80311039                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31888274139                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30511.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30511.numOps                      0                       # Number of Ops committed
system.cpu1.thread30511.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42679838                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42679840                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42962951                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42962953                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7505112                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7505113                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7563431                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7563432                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  42880877811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  42880877811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  42880877811                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  42880877811                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184953                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526382                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526385                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149549                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149549                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149693                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5713.556015                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5713.555254                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5669.500761                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5669.500012                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        82762                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            217                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   381.391705                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529397                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529397                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4989395                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4989395                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4989395                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4989395                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515717                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515717                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529909                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529909                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  18775890261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18775890261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  22407980868                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  22407980868                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7463.434981                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7463.434981                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8857.228014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8857.228014                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529397                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42280085                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42280087                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7488376                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7488377                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39055137435                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39055137435                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5215.434887                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5215.434190                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4989391                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4989391                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498985                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498985                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  14955799230                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14955799230                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5984.749500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5984.749500                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3825740376                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3825740376                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 228593.473709                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 228593.473709                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3820091031                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3820091031                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 228310.484760                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 228310.484760                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       283113                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       283113                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58319                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58319                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341432                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341432                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.170807                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.170807                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3632090607                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3632090607                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041566                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041566                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 255925.211880                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 255925.211880                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.636737                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45492863                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529909                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.982016                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052598616                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001510                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.635226                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999288                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999291                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406740989                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406740989                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356555                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356576                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356555                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356576                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::total          215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     41518773                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     41518773                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     41518773                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     41518773                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356768                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356791                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356768                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356791                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 194923.816901                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 193110.572093                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 194923.816901                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 193110.572093                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     38539089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38539089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     38539089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38539089                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 202837.310526                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 202837.310526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 202837.310526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 202837.310526                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356555                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356576                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     41518773                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     41518773                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 194923.816901                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 193110.572093                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     38539089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38539089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 202837.310526                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 202837.310526                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          130.224803                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356768                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.833333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   128.224803                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.250439                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.254345                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854520                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854520                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513370                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        68437                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2504653                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513370                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589217                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589600                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323807808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43694                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2796416                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573795                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573577     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573795                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369390570                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         190142                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527378425                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482332                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482332                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47576                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47768                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47576                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47768                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     38408220                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11550227877                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11588636097                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     38408220                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11550227877                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11588636097                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529908                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530100                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529908                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530100                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018880                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018880                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 203218.095238                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 242774.253342                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 242602.497425                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 203218.095238                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 242774.253342                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 242602.497425                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43693                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43693                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47576                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47765                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47576                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47765                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     38345283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11534385069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11572730352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     38345283                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11534385069                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11572730352                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018879                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018879                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 202885.095238                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 242441.253342                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 242284.734680                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 202885.095238                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 242441.253342                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 242284.734680                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43693                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        52726                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        52726                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        52726                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        52726                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2476670                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2476670                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2476670                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2476670                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3802875984                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3802875984                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 249450.704100                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 249450.704100                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3797799399                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3797799399                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 249117.704100                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 249117.704100                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32523                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     38408220                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7747351893                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7785760113                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513369                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012865                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012940                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 203218.095238                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 239626.114039                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 239392.433447                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32520                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38345283                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7736585670                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7774930953                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012865                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012939                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 202885.095238                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 239293.114039                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 239081.517620                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3929.793096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059496                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47789                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.871560                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.526170                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.348088                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.136648                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    11.642378                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3915.139812                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000617                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000085                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000033                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002842                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.955845                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.959422                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2668                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999741                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999741                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31888274139                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30511.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30511.numOps                      0                       # Number of Ops committed
system.cpu2.thread30511.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    111898881                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       111898885                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    111899961                       # number of overall hits
system.cpu3.dcache.overall_hits::total      111899965                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3287080                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3287085                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3309224                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3309229                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  15946381323                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15946381323                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  15946381323                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15946381323                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            9                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    115185961                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    115185970                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            9                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    115209185                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    115209194                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.555556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028537                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028537                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.555556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028724                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028724                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4851.230065                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4851.222686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4818.767579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4818.760298                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1659803                       # number of writebacks
system.cpu3.dcache.writebacks::total          1659803                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1634144                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1634144                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1634144                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1634144                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1652936                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1652936                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1660318                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1660318                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7619740965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7619740965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7651949058                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7651949058                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014350                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014350                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014411                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014411                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4609.822138                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4609.822138                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4608.724990                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4608.724990                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1659803                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     73572419                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73572423                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2957738                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2957742                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14278929111                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14278929111                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     76530157                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     76530165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4827.651777                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4827.645248                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1627614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1627614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1330124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1330124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6078943638                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6078943638                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4570.208220                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4570.208220                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     38326462                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      38326462                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       329342                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       329343                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1667452212                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1667452212                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     38655804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38655805                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008520                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008520                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5062.980768                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5062.965395                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6530                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6530                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       322812                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       322812                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1540797327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1540797327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008351                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4773.048483                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4773.048483                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1080                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1080                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22144                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22144                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        23224                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        23224                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953496                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953496                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7382                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7382                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     32208093                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     32208093                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317861                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317861                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4363.057843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4363.057843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.967086                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          113560289                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1660315                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.396834                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.878403                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   504.088683                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.984548                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        923333867                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       923333867                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           24                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43595418                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43595442                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           24                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43595418                       # number of overall hits
system.cpu3.icache.overall_hits::total       43595442                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          694                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           697                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          694                       # number of overall misses
system.cpu3.icache.overall_misses::total          697                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     76590999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     76590999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     76590999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     76590999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           27                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43596112                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43596139                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           27                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43596112                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43596139                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 110361.670029                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 109886.655667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 110361.670029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 109886.655667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu3.icache.writebacks::total              164                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          623                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          623                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          623                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          623                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     65976291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     65976291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     65976291                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     65976291                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 105900.948636                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 105900.948636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 105900.948636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 105900.948636                       # average overall mshr miss latency
system.cpu3.icache.replacements                   164                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           24                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43595418                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43595442                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          694                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          697                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     76590999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     76590999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43596112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43596139                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 110361.670029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 109886.655667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          623                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     65976291                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     65976291                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 105900.948636                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 105900.948636                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          449.300507                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43596068                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              626                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         69642.281150                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   446.300508                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.871681                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.877540                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        348769738                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       348769738                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1338136                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       451797                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1208170                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        322805                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       322805                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1338136                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1408                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4980449                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4981857                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        50048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    212487552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           212537600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            8                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    512                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1660949                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006207                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.078542                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1650639     99.38%     99.38% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               10310      0.62%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1660949                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2211400386                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         624701                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1658652354                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          159                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1659395                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1659554                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          159                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1659395                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1659554                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          456                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          915                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1379                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          456                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          915                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1379                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     64941993                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    181117035                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    246059028                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     64941993                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    181117035                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    246059028                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          615                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1660310                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1660933                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          615                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1660310                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1660933                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.741463                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000551                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000830                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.741463                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000551                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000830                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 142416.651316                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 197942.114754                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 178432.942712                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 142416.651316                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 197942.114754                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 178432.942712                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          451                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          915                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1366                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          451                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          915                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1366                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     64174761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    180812340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    244987101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     64174761                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    180812340                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    244987101                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.733333                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000551                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000822                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.733333                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000551                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000822                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 142294.370288                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 197609.114754                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 179346.340410                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 142294.370288                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 197609.114754                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 179346.340410                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       451797                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       451797                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       451797                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       451797                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1202987                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1202987                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1202987                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1202987                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       322425                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       322425                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          379                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          380                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     92673567                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     92673567                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       322804                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       322805                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001174                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001177                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 244521.284960                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 243877.807895                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          379                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          379                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     92547360                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     92547360                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001174                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001174                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 244188.284960                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 244188.284960                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          159                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1336970                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1337129                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          456                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          536                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          999                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     64941993                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     88443468                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    153385461                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          615                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1337506                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1338128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.741463                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000401                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000747                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 142416.651316                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 165006.470149                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total       153539                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          536                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          987                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     64174761                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     88264980                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    152439741                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.733333                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000401                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000738                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 142294.370288                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 164673.470149                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 154447.559271                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1195.051933                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3315720                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2413.187773                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   447.457262                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   739.594672                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.109242                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.180565                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.291761                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1269                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        53052974                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       53052974                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31888274139                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1530945                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2223711                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        441048                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            418972                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              60368                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             60368                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1530961                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       141434                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4476638                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4759837                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5942784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    190913856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                202784384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1506538                       # Total snoops (count)
system.l3bus.snoopTraffic                    69604224                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3129273                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3129273    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3129273                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1604728691                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            32347620                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           994753504                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               3.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31811823                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              909756                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         3671                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         1450                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                5121                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         3671                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         1450                       # number of overall hits
system.l3cache.overall_hits::total               5121                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        44723                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1493551                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        46126                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          451                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          915                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1586208                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        44723                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1493551                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        46126                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          451                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          915                       # number of overall misses
system.l3cache.overall_misses::total          1586208                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     33499126                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  10501430684                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      4899762                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 372476472540                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     37578714                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11321461366                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     62366904                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    177140016                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 394614849112                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     33499126                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  10501430684                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      4899762                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 372476472540                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     37578714                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11321461366                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     62366904                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    177140016                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 394614849112                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        48394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1493551                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47576                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          451                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          915                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1591329                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        48394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1493551                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47576                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          451                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          915                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1591329                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.924143                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.969522                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996782                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.924143                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.969522                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996782                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 190335.943182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 234810.515484                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 99995.142857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 249389.858492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 198829.174603                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 245446.415601                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 138285.818182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 193595.645902                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 248778.753551                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 190335.943182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 234810.515484                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 99995.142857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 249389.858492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 198829.174603                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 245446.415601                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 138285.818182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 193595.645902                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 248778.753551                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1087566                       # number of writebacks
system.l3cache.writebacks::total              1087566                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        44723                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1493551                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        46126                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          451                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          915                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1586180                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        44723                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1493551                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        46126                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          451                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          915                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1586180                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     32326966                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10203575504                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      4573422                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 362529529440                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     36319974                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  11014262206                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     59363244                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    171046116                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 384050996872                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     32326966                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10203575504                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      4573422                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 362529529440                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     36319974                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  11014262206                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     59363244                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    171046116                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 384050996872                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.924143                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.969522                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996764                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.924143                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.969522                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996764                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 183675.943182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 228150.515484                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93335.142857                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 242729.929838                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 192169.174603                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 238786.415601                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 131625.818182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 186935.645902                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 242123.212291                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 183675.943182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 228150.515484                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93335.142857                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 242729.929838                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 192169.174603                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 238786.415601                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 131625.818182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 186935.645902                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 242123.212291                       # average overall mshr miss latency
system.l3cache.replacements                   1506538                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1136145                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1136145                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1136145                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1136145                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       441048                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       441048                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       441048                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       441048                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data          118                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         1083                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1201                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          137                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        44487                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        14162                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          379                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          59167                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     34687276                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4503631163                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3721201689                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     91023219                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   8350543347                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          255                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        44487                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15245                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          379                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        60368                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.537255                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.928960                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.980105                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 253191.795620                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 101234.768876                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 262759.616509                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 240166.804749                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 141135.148765                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          137                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        44487                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        14162                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          379                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        59165                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33774856                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4207347743                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3626882769                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     88499079                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7956504447                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.537255                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.928960                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.980072                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 246531.795620                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 94574.768876                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 256099.616509                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 233506.804749                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 134479.919665                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3553                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          367                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3920                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        44586                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1449064                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31964                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          536                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1527041                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     33499126                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10466743408                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      4899762                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 367972841377                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     37578714                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7600259677                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     62366904                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     86116797                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 386264305765                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        48139                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1449064                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          451                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          536                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1530961                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.926193                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.988649                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.997440                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 190335.943182                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 234754.035078                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 99995.142857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 253938.294911                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 198829.174603                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 237775.612470                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 138285.818182                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 160665.666045                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 252949.531653                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        44586                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1449064                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31964                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          536                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1527015                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     32326966                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10169800648                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      4573422                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 358322181697                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     36319974                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7387379437                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     59363244                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     82547037                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 376094492425                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.926193                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.988649                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997423                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 183675.943182                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 228094.035078                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93335.142857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 247278.368448                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 192169.174603                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 231115.612470                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 131625.818182                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 154005.666045                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 246293.908328                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64569.482433                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1582314                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1577193                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.003247                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719093031143                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64569.482433                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.985252                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.985252                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65534                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          570                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5659                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        46453                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        12852                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             52273561                       # Number of tag accesses
system.l3cache.tags.data_accesses            52273561                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1087566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     44723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1493551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     46126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023893766                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2187034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1042703                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1586180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1087566                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1586180                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1087566                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      11.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      69.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1586180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1087566                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   84574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   97835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  117822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  135295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  120287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  114255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 111712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 100153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  84905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  69036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  54825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  21736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  58309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  74239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  90294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 104244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 105124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  56066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  48553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  41422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  34885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  29169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  24102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  19912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  14052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   8668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   6579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   5871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   4646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   5281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  6255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  6285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  6089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  5897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        67935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.348259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.087400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    271.096913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        67934    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.142250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            67654     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      0.16%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               101515520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             69604224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3183.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2182.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31888188558                       # Total gap between requests
system.mem_ctrls.avgGap                      11926.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2862272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     95586240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2952064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        58560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     69599936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 353233.168694589694                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89759357.974591672421                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 98343.325375198270                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2997534662.535647869110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 379324.255018621858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 92575188.290946841240                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 905159.994779886096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1836411.075883804355                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2182617714.330667972565                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        44723                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1493551                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        46126                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          915                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1087566                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25708698                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   8524959727                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      2737670                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 306331587876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     29222235                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   9281969971                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     42464144                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    136742134                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2193088602136                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    146072.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    190616.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     55870.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    205102.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    154615.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    201230.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     94155.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    149444.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2016510.82                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           916500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8061                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    21202                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  57228                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           18                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2862272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     95586240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2952064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        58560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     101516288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     69604224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     69604224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        44723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1493535                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        46126                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          915                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1586192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1087566                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1087566                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        14049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        10035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       353233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89759358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        98343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2997534663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       379324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     92575188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       905160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1836411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3183497877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       353233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        98343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       379324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       905160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1756131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2182752184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2182752184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2182752184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        14049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        10035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       353233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89759358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        98343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2997534663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       379324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     92575188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       905160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1836411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5366250061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1586164                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1087499                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        49467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        49885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        49896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        50684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        49468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        49717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        49556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        48644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        49387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        49692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        50000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        49221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        48838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        49081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        49086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        48879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        49691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        49455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        49496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        50463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        49357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        48810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        49133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        49937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        50463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        49888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        49367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        50095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        49441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        49483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        49899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        49685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        33595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        34349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        33998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        34559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        33397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        34301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        34237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        34501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        34155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        34087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        35036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        34289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        33384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        33892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        34339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        34465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        34090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        33784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        34612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        33931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        33636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        33997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        33668                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            296630211767                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5285098448                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       324375392455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               187011.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          204503.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1228520                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             528606                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           48.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       916521                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.695908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.141622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.919760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       495717     54.09%     54.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       236664     25.82%     79.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        69080      7.54%     87.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28063      3.06%     90.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17796      1.94%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12476      1.36%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9055      0.99%     94.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7260      0.79%     95.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        40410      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       916521                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             101514496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           69599936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3183.441681                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2182.617714                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   27.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2858448483.071994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3800204270.016016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6671908280.755173                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4087356883.008006                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11368408808.802050                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26893837128.412979                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 152429819.673596                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  55832593673.740639                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1750.881035                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67599                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2872100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29016106540                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1527025                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1087566                       # Transaction distribution
system.membus.trans_dist::CleanEvict           418972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59167                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59167                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1527041                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4678939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4678939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4678939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    171120512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    171120512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               171120512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1586209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1586209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1586209                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2478528662                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2903461050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       21958949                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     14452366                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         5407                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4647310                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4646970                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992684                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2308029                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2308095                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2307034                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         1061                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       191304                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         4998                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     95682262                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.621844                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.682580                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     38498447     40.24%     40.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9442694      9.87%     50.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1760151      1.84%     51.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3509321      3.67%     55.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2294705      2.40%     58.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1408282      1.47%     59.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       625732      0.65%     60.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2062836      2.16%     62.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36080094     37.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     95682262                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    218481851                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     346546185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96843243                       # Number of memory references committed
system.switch_cpus0.commit.loads             72613396                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          21929284                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         162979520                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          246359883                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2306762                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3421      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    169087381     48.79%     48.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       583563      0.17%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8645162      2.49%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5764962      1.66%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4035685      1.16%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24179448      6.98%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4031252      1.16%     62.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2878144      0.83%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     29345630      8.47%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1148294      0.33%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     27685134      7.99%     80.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     10395933      3.00%     83.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44928262     12.96%     96.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     13833914      3.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    346546185                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36080094                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4578013                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44582803                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38011689                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      8532001                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          6566                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4642580                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     346830299                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2057                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           72646832                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           24235844                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                28987                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  511                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        29193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             218781329                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           21958949                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      9262033                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             95674907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          13950                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         25408743                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     95711075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.625438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.606783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        39821057     41.61%     41.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3567082      3.73%     45.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3406402      3.56%     48.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6592416      6.89%     55.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2245006      2.35%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2269529      2.37%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1804465      1.89%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2357957      2.46%     64.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        33647161     35.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     95711075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.229311                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.284670                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           25408743                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   12                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7981309                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          48204                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1754                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         14423                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31888285128                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          6566                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8636475                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       27240661                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         42427419                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     17399951                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     346793154                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       512113                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5133525                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8944875                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         60035                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    362485337                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          866606911                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       360368144                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        257436462                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    362208750                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          276507                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         44823401                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               406339657                       # The number of ROB reads
system.switch_cpus0.rob.writes              693504011                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        218481851                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          346546185                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         443070                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       443055                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1511                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       154880                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         154877                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998063                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts        65740                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         1510                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     95742174                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.800075                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.161239                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     78829555     82.34%     82.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4891936      5.11%     87.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2059570      2.15%     89.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1292611      1.35%     90.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       860128      0.90%     91.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       406733      0.42%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       362424      0.38%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       250491      0.26%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6788726      7.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     95742174                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     69678514                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      76600875                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           30060113                       # Number of memory references committed
system.switch_cpus1.commit.loads             21489769                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            441908                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          66310300                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           34598836                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     11132902     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     21789463     28.45%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       430056      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     13188341     17.22%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      5751852      7.51%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     15737917     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      8570344     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     76600875                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6788726                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1225280                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     84748262                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles          7129662                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2646457                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          1777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       153802                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts      76678080                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           21528460                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8571421                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                22858                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  497                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         6813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              69822627                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             443070                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       154884                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             95742883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           3556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines          6076711                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     95751474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.801613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.198870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        82969980     86.65%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1          685966      0.72%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          542652      0.57%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3          738205      0.77%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1376848      1.44%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1732245      1.81%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1074573      1.12%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          894385      0.93%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8         5736620      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     95751474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.004627                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.729137                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            6076711                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2568071                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          41898                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          575                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         11901                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       1147318                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31888285128                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          1777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2379133                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       29068408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles          8585721                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55716399                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts      76670732                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       5992724                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      46030229                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       7383000                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands     68830985                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          232981980                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups        70020500                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        128023514                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps     68770993                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps           59902                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         13971587                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               165620063                       # The number of ROB reads
system.switch_cpus1.rob.writes              153342631                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         69678514                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           76600875                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876603                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683544                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117268                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251604                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251410                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998108                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14382                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7801                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7583                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          218                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123464                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117203                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     94698196                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.468253                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.470204                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     17379784     18.35%     18.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350688     20.43%     38.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104185      0.11%     38.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702997     10.25%     49.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154714      0.16%     49.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       341049      0.36%     49.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21789      0.02%     49.69% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131292      9.64%     59.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511698     40.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     94698196                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404662                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133346                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511698                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6890633                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     34093125                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803530                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13734036                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174356                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144553                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434231582                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264299                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292085                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       154725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258431249                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876603                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273375                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             95366535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348842                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356768                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     95695681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.599494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.595879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        25372194     26.51%     26.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9187248      9.60%     36.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791204      0.83%     36.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985294      8.34%     45.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709733      1.79%     47.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996468      1.04%     48.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          945766      0.99%     49.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731934      1.81%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975840     49.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     95695681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.311993                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.698723                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356768                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153948                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032608                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888986                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           217                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31888285128                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174356                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13367007                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        4559776                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1052                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48019596                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29573893                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900356                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13644                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12310530                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         63398                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11872127                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508898158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814053                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687406                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806405                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8656096                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69013280                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               485703122                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515565                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       50381868                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31354783                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1016988                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21434323                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21018067                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.057993                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        7959767                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2767157                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2582012                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       185145                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116416                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     50671607                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       950057                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     88847275                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.853878                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.285049                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15490330     17.43%     17.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6986915      7.86%     25.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4881232      5.49%     30.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9734355     10.96%     41.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3093083      3.48%     45.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2163003      2.43%     47.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3282450      3.69%     51.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3307889      3.72%     55.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     39908018     44.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     88847275                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    239329717                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     431253858                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          126523106                       # Number of memory references committed
system.switch_cpus3.commit.loads             87867302                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          42380776                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          89772404                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          378858299                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6640142                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2310104      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    257193510     59.64%     60.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       904066      0.21%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       978602      0.23%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2814626      0.65%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        76983      0.02%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     16451566      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        59049      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7104883      1.65%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       570254      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16236124      3.76%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        30985      0.01%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     54237249     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     32667454      7.57%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     33630053      7.80%     98.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      5988350      1.39%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    431253858                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     39908018                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5717653                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     14679091                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68451714                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5833619                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        964614                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     20425340                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        67464                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     500139856                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       407218                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           94404169                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           40811927                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               622672                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               104227                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       958926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             282952762                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           50381868                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     31559846                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             93656223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2063090                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         43596112                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     95646694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.355296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.948983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11278879     11.79%     11.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4021365      4.20%     16.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6342100      6.63%     22.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4167028      4.36%     26.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11549380     12.08%     39.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3130940      3.27%     42.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8167651      8.54%     50.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3763261      3.93%     54.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        43226090     45.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     95646694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.526123                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.954794                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43596112                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   59                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750940881413                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           17578498                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       10933716                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         5586                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        16532                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4727767                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        57864                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31888285128                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        964614                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8579192                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6376577                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         71335538                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8390758                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     493990870                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        35695                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2254549                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1760149                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2936676                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    499844941                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1301299430                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       690804249                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        151255303                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    435777854                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        64067003                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         22075645                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               530864722                       # The number of ROB reads
system.switch_cpus3.rob.writes              970658840                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        239329717                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          431253858                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
