{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756884107227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756884107227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 03 17:21:47 2025 " "Processing started: Wed Sep 03 17:21:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756884107227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756884107227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756884107227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756884107474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756884107475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_1/add_sub.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_1/add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756884112267 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_segment_decoder_local " "Found entity 2: seven_segment_decoder_local" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756884112267 ""} { "Info" "ISGN_ENTITY_NAME" "3 multi_digit_display_local " "Found entity 3: multi_digit_display_local" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756884112267 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_sub " "Found entity 4: add_sub" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756884112267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756884112267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub " "Elaborating entity \"add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756884112281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:u_add " "Elaborating entity \"adder\" for hierarchy \"adder:u_add\"" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "u_add" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756884112300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_digit_display_local multi_digit_display_local:u_disp " "Elaborating entity \"multi_digit_display_local\" for hierarchy \"multi_digit_display_local:u_disp\"" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "u_disp" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756884112303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder_local multi_digit_display_local:u_disp\|seven_segment_decoder_local:gen_digits\[0\].u_dec " "Elaborating entity \"seven_segment_decoder_local\" for hierarchy \"multi_digit_display_local:u_disp\|seven_segment_decoder_local:gen_digits\[0\].u_dec\"" {  } { { "../../modelsim_projects/Assignment_1/add_sub.sv" "gen_digits\[0\].u_dec" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/add_sub.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756884112306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756884112622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756884112837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756884112837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756884112859 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756884112859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756884112859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756884112859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756884112866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 03 17:21:52 2025 " "Processing ended: Wed Sep 03 17:21:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756884112866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756884112866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756884112866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756884112866 ""}
