//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.02 (64-bit)
//Created Time: Thu Aug 21 10:04:02 2025

`timescale 100 ps/100 ps
module Integer_Division_Top(
	clk,
	rstn,
	dividend,
	divisor,
	remainder,
	quotient
);
input clk;
input rstn;
input [31:0] dividend;
input [15:0] divisor;
output [15:0] remainder;
output [31:0] quotient;
wire GND;
wire VCC;
wire clk;
wire [31:0] dividend;
wire [15:0] divisor;
wire [31:0] quotient;
wire [15:0] remainder;
wire rstn;
wire \integer_division_inst/integer_division_has_rem_inst/n74_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n75_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n76_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n78_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n79_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n80_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n83_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n142_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n143_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n144_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n145_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n146_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n147_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n148_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n149_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n150_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n151_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n152_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n153_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n154_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n73_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n140_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3825_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3827_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3829_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3830_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3831_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3832_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3840_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3845_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3849_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3851_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3852_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3905_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3906_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3911_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3915_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3917_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3918_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n78_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n89_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n100_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n101_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n145_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n145_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n149_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n149_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n152_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3823_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3824_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3825_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3826_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3827_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3828_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3829_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3830_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3831_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3832_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3833_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3834_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3835_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3836_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3837_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3838_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3839_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3840_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3841_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3843_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3844_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3845_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3846_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3847_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3849_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3851_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3905_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3905_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3906_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3906_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3907_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3907_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3908_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3908_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3909_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3909_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3910_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3910_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3911_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3911_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3912_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3913_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3914_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3915_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3915_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3916_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3917_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3918_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3918_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3825_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3825_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3826_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3831_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3831_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3831_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3840_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3840_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3840_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3904_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3905_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3907_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3912_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3912_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3913_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3914_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3915_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_16 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_17 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_18 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_19 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_20 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_21 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3822_22 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3826_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3850_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n88_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n148_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3824_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3917_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n99_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3906_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3909_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3913_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3919_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n92_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n96_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3832_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3842_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3848_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3916_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3914_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3913_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3912_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3910_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3909_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3908_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3907_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3853_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3850_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3848_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3847_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3846_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3844_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3843_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3842_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3841_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3839_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3838_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3837_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3836_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3835_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3834_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3833_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3828_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3826_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3824_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3823_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n143_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3521_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3521_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3520_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3520_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3519_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3519_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3518_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3518_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3517_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3517_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3516_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3516_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3515_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3515_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3514_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3514_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3513_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3513_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3512_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3512_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3511_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3511_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3510_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3510_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3509_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3509_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3508_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3508_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3507_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3507_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3506_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3506_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/n6_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_dividend ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_divisor ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign0 ;
wire [17:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[0] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[0] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] ;
wire [1:1] \integer_division_inst/integer_division_has_rem_inst/sign ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[1] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[1] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] ;
wire [2:2] \integer_division_inst/integer_division_has_rem_inst/sign_0 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[2] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[2] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] ;
wire [3:3] \integer_division_inst/integer_division_has_rem_inst/sign_1 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[3] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[3] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] ;
wire [4:4] \integer_division_inst/integer_division_has_rem_inst/sign_2 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[4] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[4] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] ;
wire [5:5] \integer_division_inst/integer_division_has_rem_inst/sign_3 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[5] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[5] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] ;
wire [6:6] \integer_division_inst/integer_division_has_rem_inst/sign_4 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[6] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[6] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/sign_5 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[7] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[7] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] ;
wire [8:8] \integer_division_inst/integer_division_has_rem_inst/sign_6 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[8] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[8] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] ;
wire [9:9] \integer_division_inst/integer_division_has_rem_inst/sign_7 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[9] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[9] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] ;
wire [10:10] \integer_division_inst/integer_division_has_rem_inst/sign_8 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[10] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[10] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] ;
wire [11:11] \integer_division_inst/integer_division_has_rem_inst/sign_9 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[11] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[11] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] ;
wire [12:12] \integer_division_inst/integer_division_has_rem_inst/sign_10 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[12] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[12] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] ;
wire [13:13] \integer_division_inst/integer_division_has_rem_inst/sign_11 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[13] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[13] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] ;
wire [14:14] \integer_division_inst/integer_division_has_rem_inst/sign_12 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[14] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[14] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] ;
wire [15:15] \integer_division_inst/integer_division_has_rem_inst/sign_13 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[15] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[15] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] ;
wire [16:16] \integer_division_inst/integer_division_has_rem_inst/sign_14 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[16] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[16] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] ;
wire [17:17] \integer_division_inst/integer_division_has_rem_inst/sign_15 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[17] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[17] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] ;
wire [18:18] \integer_division_inst/integer_division_has_rem_inst/sign_16 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[18] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[18] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] ;
wire [19:19] \integer_division_inst/integer_division_has_rem_inst/sign_17 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[19] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[19] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] ;
wire [20:20] \integer_division_inst/integer_division_has_rem_inst/sign_18 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[20] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[20] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] ;
wire [21:21] \integer_division_inst/integer_division_has_rem_inst/sign_19 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[21] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[21] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] ;
wire [22:22] \integer_division_inst/integer_division_has_rem_inst/sign_20 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[22] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[22] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] ;
wire [23:23] \integer_division_inst/integer_division_has_rem_inst/sign_21 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[23] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[23] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] ;
wire [24:24] \integer_division_inst/integer_division_has_rem_inst/sign_22 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[24] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[24] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] ;
wire [25:25] \integer_division_inst/integer_division_has_rem_inst/sign_23 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[25] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[25] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] ;
wire [26:26] \integer_division_inst/integer_division_has_rem_inst/sign_24 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[26] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[26] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] ;
wire [27:27] \integer_division_inst/integer_division_has_rem_inst/sign_25 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[27] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[27] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] ;
wire [28:28] \integer_division_inst/integer_division_has_rem_inst/sign_26 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[28] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[28] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] ;
wire [29:29] \integer_division_inst/integer_division_has_rem_inst/sign_27 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[29] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[29] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] ;
wire [30:30] \integer_division_inst/integer_division_has_rem_inst/sign_28 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[31] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_29 ;
wire [31:1] \integer_division_inst/integer_division_has_rem_inst/reg_a[31] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[31] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/sign_29 ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] ;
wire [0:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[31]_0 ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] ;
wire [32:32] \integer_division_inst/integer_division_has_rem_inst/sign_30 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[32] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[32] ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_17 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_16 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_0_COUT ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_0_COUT ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/n74_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n74_6 ),
	.I2(dividend[31]),
	.I3(dividend[30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n75_s0  (
	.I0(dividend[28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I2(dividend[31]),
	.I3(dividend[29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n75_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n75_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n76_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I1(dividend[31]),
	.I2(dividend[28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n76_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n76_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n77_s0  (
	.I0(dividend[31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n77_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I3(dividend[27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s0 .INIT=16'h0DF2;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n78_s0  (
	.I0(dividend[31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n78_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I3(dividend[26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n78_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n78_s0 .INIT=16'h0DF2;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n79_s0  (
	.I0(dividend[31]),
	.I1(dividend[24]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I3(dividend[25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n79_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n79_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n80_s0  (
	.I0(dividend[24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n80_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n80_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I2(dividend[31]),
	.I3(dividend[23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n82_s0  (
	.I0(dividend[31]),
	.I1(dividend[21]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n82_4 ),
	.I3(dividend[22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n82_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n83_s0  (
	.I0(dividend[21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n82_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n83_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n83_s0 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n84_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n84_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n84_5 ),
	.I2(dividend[20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s0 .INIT=8'h1E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n85_s0  (
	.I0(dividend[31]),
	.I1(dividend[18]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n84_4 ),
	.I3(dividend[19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n85_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n85_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n86_s0  (
	.I0(dividend[18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n84_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n86_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n86_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n87_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.I2(dividend[31]),
	.I3(dividend[17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n87_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n88_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n88_6 ),
	.I2(dividend[31]),
	.I3(dividend[16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n88_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n88_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n89_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n89_4 ),
	.I2(dividend[31]),
	.I3(dividend[15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n89_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n89_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n90_s0  (
	.I0(dividend[13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(dividend[31]),
	.I3(dividend[14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n90_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n90_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n91_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(dividend[31]),
	.I2(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n91_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n91_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n92_s0  (
	.I0(dividend[31]),
	.I1(dividend[11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n92_6 ),
	.I3(dividend[12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n92_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n92_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n93_s0  (
	.I0(dividend[11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n92_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n93_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n93_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n94_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n94_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n94_5 ),
	.I2(dividend[31]),
	.I3(dividend[10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n95_s0  (
	.I0(dividend[8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n94_5 ),
	.I2(dividend[31]),
	.I3(dividend[9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n95_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n95_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n97_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n97_5 ),
	.I2(dividend[7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s0 .INIT=8'h1E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n98_s0  (
	.I0(dividend[31]),
	.I1(dividend[5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n97_4 ),
	.I3(dividend[6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n98_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n98_s0 .INIT=16'h07F8;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n100_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(dividend[31]),
	.I2(dividend[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n100_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n100_s0 .INIT=8'hB4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n101_s0  (
	.I0(dividend[3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n101_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n101_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n101_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n102_s0  (
	.I0(dividend[1]),
	.I1(dividend[0]),
	.I2(dividend[31]),
	.I3(dividend[2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n102_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n102_s0 .INIT=16'h1FE0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n103_s0  (
	.I0(dividend[31]),
	.I1(dividend[0]),
	.I2(dividend[1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n103_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n103_s0 .INIT=8'h78;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n141_s0  (
	.I0(divisor[13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I2(divisor[15]),
	.I3(divisor[14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n142_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I1(divisor[15]),
	.I2(divisor[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n142_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n142_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n143_s0  (
	.I0(divisor[11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n143_6 ),
	.I2(divisor[15]),
	.I3(divisor[12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n143_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n143_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n144_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n143_6 ),
	.I1(divisor[15]),
	.I2(divisor[11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n144_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n144_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n145_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n145_5 ),
	.I2(divisor[15]),
	.I3(divisor[10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n145_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n145_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n146_s0  (
	.I0(divisor[8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I2(divisor[15]),
	.I3(divisor[9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n146_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n146_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n147_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I1(divisor[15]),
	.I2(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n147_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n147_s0 .INIT=8'hB4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n148_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n148_6 ),
	.I1(divisor[15]),
	.I2(divisor[7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n148_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n148_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n149_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n149_5 ),
	.I2(divisor[15]),
	.I3(divisor[6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n149_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n149_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n150_s0  (
	.I0(divisor[4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I2(divisor[15]),
	.I3(divisor[5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n150_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n150_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n151_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I1(divisor[15]),
	.I2(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n151_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n151_s0 .INIT=8'hB4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n152_s0  (
	.I0(divisor[3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n152_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n152_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n152_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n153_s0  (
	.I0(divisor[1]),
	.I1(divisor[0]),
	.I2(divisor[15]),
	.I3(divisor[2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n153_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n153_s0 .INIT=16'h1FE0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n154_s0  (
	.I0(divisor[15]),
	.I1(divisor[0]),
	.I2(divisor[1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n154_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n154_s0 .INIT=8'h78;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n73_s1  (
	.I0(dividend[30]),
	.I1(dividend[31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n74_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n73_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n73_s1 .INIT=16'h4000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n140_s1  (
	.I0(divisor[14]),
	.I1(divisor[13]),
	.I2(divisor[15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n140_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n140_s1 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3825_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3825_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3825_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3825_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3827_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3827_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3827_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3827_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3829_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3829_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3829_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3829_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3830_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3830_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3830_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3830_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3831_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3831_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3831_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3832_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3832_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3832_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3832_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3840_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3840_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3840_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3845_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3845_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3845_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3845_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3849_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3849_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3849_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3849_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3851_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3851_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3851_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3851_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3852_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3852_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3852_s2 .INIT=16'h0708;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3904_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3904_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3905_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3905_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3905_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3905_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3905_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3906_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3906_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3906_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3906_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3906_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3911_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3911_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3911_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3911_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3911_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3915_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3915_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3915_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3915_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3917_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3917_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3917_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3917_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3917_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3918_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3918_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3918_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3918_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3918_s2 .INIT=16'h0708;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n74_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n74_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s1 .INIT=8'h80;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n74_s2  (
	.I0(dividend[29]),
	.I1(dividend[28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s2 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n77_s1  (
	.I0(dividend[26]),
	.I1(dividend[25]),
	.I2(dividend[24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s1 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n77_s2  (
	.I0(dividend[23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s2 .INIT=16'hBF00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n78_s1  (
	.I0(dividend[25]),
	.I1(dividend[24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n78_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n78_s1 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n81_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s1 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s2  (
	.I0(dividend[22]),
	.I1(dividend[21]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n81_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s2 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n82_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_9 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n82_s1 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n84_s1  (
	.I0(dividend[17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s1 .INIT=16'hBF00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n84_s2  (
	.I0(dividend[18]),
	.I1(dividend[19]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s2 .INIT=8'hE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n87_s1  (
	.I0(dividend[16]),
	.I1(dividend[15]),
	.I2(dividend[14]),
	.I3(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n87_s1 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n89_s1  (
	.I0(dividend[14]),
	.I1(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n89_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n89_s1 .INIT=4'h1;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n94_s1  (
	.I0(dividend[9]),
	.I1(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s1 .INIT=4'h1;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n94_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s2 .INIT=4'h8;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(dividend[4]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s1 .INIT=8'hD0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s2  (
	.I0(dividend[5]),
	.I1(dividend[6]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s2 .INIT=8'hE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n100_s1  (
	.I0(dividend[3]),
	.I1(dividend[2]),
	.I2(dividend[1]),
	.I3(dividend[0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n100_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n100_s1 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n101_s1  (
	.I0(dividend[2]),
	.I1(dividend[1]),
	.I2(dividend[0]),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n101_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n101_s1 .INIT=16'hFE00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n141_s1  (
	.I0(divisor[12]),
	.I1(divisor[11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n141_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s1 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n145_s1  (
	.I0(divisor[7]),
	.I1(divisor[6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n149_5 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n145_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n145_s1 .INIT=16'h1000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n145_s2  (
	.I0(divisor[9]),
	.I1(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n145_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n145_s2 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n149_s1  (
	.I0(divisor[3]),
	.I1(divisor[2]),
	.I2(divisor[1]),
	.I3(divisor[0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n149_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n149_s1 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n149_s2  (
	.I0(divisor[5]),
	.I1(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n149_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n149_s2 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n152_s1  (
	.I0(divisor[2]),
	.I1(divisor[1]),
	.I2(divisor[0]),
	.I3(divisor[15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n152_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n152_s1 .INIT=16'hFE00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3822_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s3 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_12 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s4 .INIT=16'h4000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3822_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s5 .INIT=4'h8;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3823_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_12 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3823_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3823_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3824_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3824_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3824_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3824_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3825_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_11 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3825_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3825_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3825_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3825_s3 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3826_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3825_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3826_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3826_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3826_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3827_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [24]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3826_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3827_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3827_s3 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3828_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3826_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3828_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3828_s3 .INIT=16'hBF00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3829_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3826_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3829_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3829_s3 .INIT=4'h8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3830_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3830_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3830_s3 .INIT=4'h8;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3831_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3831_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3831_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3831_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3831_s3 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3832_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [19]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3832_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3832_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3832_s3 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3833_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3832_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3833_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3833_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3834_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3832_11 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3834_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3834_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3835_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_11 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3835_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3835_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3836_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3836_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3836_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3837_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3837_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3837_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3838_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3838_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3838_s3 .INIT=16'hEF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3839_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3839_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3839_s3 .INIT=16'h4FB0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3840_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3849_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3840_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3840_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3840_s3 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3841_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3840_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3845_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3841_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3841_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3843_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3845_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3843_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3843_s3 .INIT=16'hEF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3844_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3845_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3844_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3844_s3 .INIT=16'h4FB0;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3845_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3849_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3845_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3845_s3 .INIT=4'h8;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3846_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3848_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3846_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3846_s3 .INIT=16'h001F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3847_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3848_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3847_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3847_s3 .INIT=16'hF807;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3849_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [2]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3849_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3849_s3 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3851_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3851_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3851_s3 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3904_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3904_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3904_12 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s3 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3904_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3506_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [15]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s4 .INIT=8'hAC;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3905_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3904_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3905_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3905_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3905_s3 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3905_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3507_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3905_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3905_s4 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3906_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3904_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3906_12 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3906_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3906_s3 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3906_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3508_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3906_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3906_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3907_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3509_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3907_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3907_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3907_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3907_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3907_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3907_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3908_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3510_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3908_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3908_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3908_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3904_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3908_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3908_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3909_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3511_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3909_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3909_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3909_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3909_12 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3909_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3909_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3910_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3512_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3910_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3910_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3910_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3911_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3910_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3910_s4 .INIT=16'hF700;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3911_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3904_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3911_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3911_s3 .INIT=4'h8;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3911_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3513_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3911_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3911_s4 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3912_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3912_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3912_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3912_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3912_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3913_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3913_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3913_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3913_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3913_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3914_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3915_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3914_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3914_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3914_s3 .INIT=16'h4FB0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3915_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3918_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3918_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3917_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3915_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3915_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3915_s3 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3915_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3517_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3915_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3915_s4 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3916_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3917_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3917_11 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3915_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3916_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3916_s3 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3917_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3519_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3917_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3917_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3918_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3521_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3918_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3918_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3918_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3520_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3918_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3918_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n74_s3  (
	.I0(dividend[27]),
	.I1(dividend[23]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s3 .INIT=8'h10;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s3  (
	.I0(dividend[7]),
	.I1(dividend[6]),
	.I2(dividend[5]),
	.I3(dividend[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s3 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n81_s4  (
	.I0(dividend[10]),
	.I1(dividend[9]),
	.I2(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s4 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n81_s5  (
	.I0(dividend[12]),
	.I1(dividend[11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s5 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s6  (
	.I0(dividend[20]),
	.I1(dividend[19]),
	.I2(dividend[18]),
	.I3(dividend[17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s6 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3831_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3831_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s6 .INIT=16'h4000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [28]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3825_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3825_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s7 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s8  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_16 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_17 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_18 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s8 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s9  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_19 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_20 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3822_21 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_22 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s9 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3825_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [25]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3825_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3825_s4 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3825_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3825_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3825_s5 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3826_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3831_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3826_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3826_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3826_s4 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3831_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3831_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3831_s4 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3831_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [20]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3831_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3831_s5 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3831_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3831_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3831_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3840_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3840_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3840_s4 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3840_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3840_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3840_s5 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3840_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3840_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3840_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3904_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3914_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3913_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3912_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s5 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3904_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3910_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3911_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3909_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s6 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3904_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3907_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3908_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3905_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3906_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3904_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3904_s7 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3905_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3907_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3908_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3906_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3905_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3905_s5 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3907_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3910_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3911_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3909_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3908_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3907_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3907_s5 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3912_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3914_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3915_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3913_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3912_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3912_s4 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3912_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3514_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3912_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3912_s5 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3913_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3515_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3913_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3913_s5 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3914_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3516_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3914_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3914_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3915_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3518_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3915_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3915_s5 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s10  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s10 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s11  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [25]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_16 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s11 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s12  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [29]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_17 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s12 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s13  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [21]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_18 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s13 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s14  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_19 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s14 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s15  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_20 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s15 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s16  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_21 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s16 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3822_s17  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3822_22 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3822_s17 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3826_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3826_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3826_s5 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n141_s3  (
	.I0(divisor[10]),
	.I1(divisor[9]),
	.I2(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s3 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3850_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3850_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3850_s4 .INIT=16'hFE00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n88_s2  (
	.I0(dividend[15]),
	.I1(dividend[14]),
	.I2(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n88_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n88_s2 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n148_s2  (
	.I0(divisor[6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I2(divisor[5]),
	.I3(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n148_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n148_s2 .INIT=16'h0004;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3824_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3825_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3824_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3824_s5 .INIT=16'h0004;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3917_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3520_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3918_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3917_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3917_s5 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n99_s1  (
	.I0(dividend[5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(dividend[4]),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n99_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n99_s1 .INIT=16'h59AA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3906_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3509_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3908_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3906_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3906_s6 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3909_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3512_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3911_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3909_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3909_s6 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3913_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3516_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3915_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3913_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3913_s6 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3919_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3521_2 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3919_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3919_s3 .INIT=16'h5044;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n92_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_7 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n92_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n92_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n96_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(dividend[31]),
	.I3(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n96_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n96_s1 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3832_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3831_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3832_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3832_s5 .INIT=16'h0004;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3842_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3840_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3849_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3840_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3822_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3842_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3842_s4 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3848_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3849_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3848_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3848_s4 .INIT=16'h0DD0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3916_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3916_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3916_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3916_s4 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3914_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3914_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3914_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3914_s5 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3913_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3913_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3913_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3913_s7 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3912_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3912_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3912_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3912_s6 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3910_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3910_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3910_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3910_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3910_s5 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3909_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3909_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3909_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3909_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3909_s7 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3908_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3908_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3908_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3908_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3908_s5 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3907_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3907_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3907_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3907_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3907_s6 .INIT=16'h0770;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3853_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3853_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3853_s3 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3850_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3850_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3850_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3850_s5 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3848_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3848_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3848_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3848_s5 .INIT=16'h0770;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3847_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3847_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3847_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3847_s4 .INIT=8'h07;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3846_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3846_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3846_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3846_s4 .INIT=16'h7007;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3844_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3844_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3844_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3844_s4 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3843_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3843_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3843_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3843_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3842_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3842_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3842_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3842_s5 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3841_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3841_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3841_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3841_s4 .INIT=16'h0770;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3839_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3839_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3839_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3839_s4 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3838_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3838_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3838_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3838_s4 .INIT=16'h0770;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3837_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3837_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3837_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3837_s4 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3836_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3836_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3836_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3836_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3835_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3835_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3835_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3835_s4 .INIT=16'h0770;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3834_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3834_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3834_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3834_s4 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3833_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3833_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3833_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3833_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3828_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3828_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3828_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3828_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3826_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3826_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3826_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3826_s6 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3824_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3824_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3824_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3824_s6 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3823_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3822_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3822_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3823_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3823_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3823_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n143_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I1(divisor[10]),
	.I2(divisor[9]),
	.I3(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n143_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n143_s2 .INIT=16'h0002;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n74_4 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n75_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n76_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n77_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n78_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n79_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n80_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n81_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n82_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n83_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n84_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n85_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n86_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n87_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n88_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n89_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n90_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n91_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n92_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n93_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n94_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n95_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n96_5 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n97_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n98_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n99_5 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n100_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n101_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n102_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n103_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0  (
	.D(dividend[0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n140_5 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n141_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n142_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n143_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n144_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n145_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n146_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n147_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n148_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n149_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n150_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n151_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n152_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n153_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n154_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0  (
	.D(divisor[0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/sign0_1_s0  (
	.D(dividend[31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign0 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/sign0_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/sign0_0_s0  (
	.D(divisor[15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign0 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/sign0_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3822_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3823_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3824_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3825_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3826_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3827_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3828_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3829_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3830_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3831_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3832_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3833_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3834_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3835_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3836_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3837_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3838_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3839_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3840_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3841_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3842_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3843_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3844_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3845_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3846_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3847_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3848_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3849_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3850_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3851_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3852_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3853_9 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3904_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3905_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3906_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3907_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3908_11 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3909_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3910_11 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3911_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3912_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3913_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3914_11 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3915_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3916_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3917_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3918_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3919_9 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n73_5 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3521_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3521_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3521_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3521_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3520_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3521_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3520_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3520_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3520_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3519_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3520_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3519_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3519_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3519_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3518_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3519_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3518_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3518_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3518_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3517_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3518_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3517_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3517_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3517_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3516_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3517_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3516_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3516_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3516_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3515_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3516_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3515_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3515_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3515_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3514_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3515_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3514_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3514_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3514_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3513_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3514_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3513_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3513_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3513_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3512_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3513_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3512_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3512_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3512_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3511_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3512_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3511_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3511_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3511_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3510_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3511_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3510_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3510_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3510_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3509_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3510_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3509_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3509_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3509_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3508_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3509_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3508_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3508_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3508_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3507_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3508_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3507_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3507_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3507_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3506_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3507_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3506_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3506_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3506_s .ALU_MODE=0;
INV \integer_division_inst/integer_division_has_rem_inst/n6_s2  (
	.I(rstn),
	.O(\integer_division_inst/integer_division_has_rem_inst/n6_6 )
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s5 .INIT=16'h0100;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_s6 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s5 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_s5 .INIT=16'h0BF4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s5 .INIT=4'h9;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_17 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_17 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_17 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s6 .INIT=16'h10EF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s7 .INIT=16'h0100;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s6 .INIT=16'h000D;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s6 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s6 .INIT=16'h4000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s7 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s7 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_16 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_s6 .INIT=16'hFEFF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s8  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_17 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s8 .INIT=16'h0100;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_s6 .INIT=16'h10EF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_16 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s7 .INIT=8'h65;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_15 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_16 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign0 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign0 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_32_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_32_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_31_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_31_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_30_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_30_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_29_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_29_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_28_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_28_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_27_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_27_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_26_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_26_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_25_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_25_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_s2 .INIT=8'h53;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(GND),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s .ALU_MODE=1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_0 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_1 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_2 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_3 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_4 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_5 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_6 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_7 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_8 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_9 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_10 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_11 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_12 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_13 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_14 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_15 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_16 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_17 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_18 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_19 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_20 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign[22]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign[22]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_21 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign[23]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign[23]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_22 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign[24]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign[24]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_23 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign[25]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign[25]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_24 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign[26]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign[26]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_25 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign[27]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign[27]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_26 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign[28]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign[28]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_27 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_29 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_28 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign_31_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign_31_s .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_15_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_15_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_14_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_14_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_13_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_13_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_12_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_12_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_11_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_11_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_10_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_10_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_9_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_9_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_8_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_8_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_7_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_7_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_6_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_6_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_5_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_5_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_4_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_4_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_3_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_3_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_2_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_2_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_1_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_0_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31]_0_s .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_a[31]_0_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/reg_a[31]_0 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_a[31]_0_s0 .INIT=8'h53;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_29 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n37_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n36_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n35_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n34_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n33_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n32_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n31_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n30_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n14_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n13_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n12_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n11_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n10_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n9_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n8_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n7_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n6_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n5_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_29 [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n103_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n102_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n101_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n100_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n99_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n98_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n97_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n96_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n95_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n94_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n93_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n92_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n91_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n90_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n89_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n88_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n87_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n86_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n85_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n84_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n83_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n82_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n81_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n80_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n79_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n78_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n77_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n76_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n75_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n74_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n73_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n72_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/n71_s .ALU_MODE=1;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[32] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_30 [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign1_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[32] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/sign1_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[31]_0 [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a_o_30 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_31_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_30_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_29_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_28_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_27_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_26_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_25_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_24_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[32] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].gen_delay[0].delay_inst/reg_b_o_0_s0 .INIT=1'b0;
endmodule
