<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="Doxygen 1.8.7">
    <meta name="author" content="meyer@c3e.cs.tu-bs.de">
    <title>SoCRocket: scireg_ns::scireg_region_if Class Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css">
    <link href="style-doxygen.css" rel="stylesheet" type="text/css" />
    <link href="bootstrap.min.css" rel="stylesheet" type="text/css">
    <link href="bootstrap-theme.min.css" rel="stylesheet" type="text/css">
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="highlight.pack.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="doxygen2bootstrap.js"></script>
    <link href="style.css" rel="stylesheet" type="text/css"/>
  </head>
  <body class="mainpage">
    <div class="container">
      <header class="jumbotron masthead">
        <div class="inner">
          <h1>
            <img alt="Logo" src="socrocket-logo.png"/>
            SoCRocket
          </h1>
          <p>Transaction-Level Modeling Framework for Space Applications</p>
        </div>
      </header>
    </div>
  <div class="container" id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.7 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacescireg__ns.html">scireg_ns</a></li><li class="navelem"><a class="el" href="classscireg__ns_1_1scireg__region__if.html">scireg_region_if</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classscireg__ns_1_1scireg__region__if-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">scireg_ns::scireg_region_if Class Reference<div class="ingroups"><a class="el" href="group__common.html">Common</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;scireg.h&gt;</code></p>
<div class="dynheader">
Inheritance diagram for scireg_ns::scireg_region_if:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classscireg__ns_1_1scireg__region__if__inherit__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
<div class="dynheader">
Collaboration diagram for scireg_ns::scireg_region_if:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classscireg__ns_1_1scireg__region__if__coll__graph.svg" width="206" height="270"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac16a8921e02fcba18c67d5155ac4852f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#ac16a8921e02fcba18c67d5155ac4852f">scireg_region_if</a> ()</td></tr>
<tr class="separator:ac16a8921e02fcba18c67d5155ac4852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62f22801d57a3c5bd1d14c2bca80f9c"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#aa62f22801d57a3c5bd1d14c2bca80f9c">~scireg_region_if</a> ()</td></tr>
<tr class="separator:aa62f22801d57a3c5bd1d14c2bca80f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a644c94cb6ab41a195144e0fe083a86"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a9a644c94cb6ab41a195144e0fe083a86">scireg_get_region_type</a> (<a class="el" href="group__common.html#ga9d6c97a699d86e1011dea66bfafab2dd">scireg_region_type</a> &amp;t) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a9a644c94cb6ab41a195144e0fe083a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the region_type of this region:  <a href="#a9a644c94cb6ab41a195144e0fe083a86">More...</a><br /></td></tr>
<tr class="separator:a9a644c94cb6ab41a195144e0fe083a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf24bbea38c102dd11ce784f44099faf"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#adf24bbea38c102dd11ce784f44099faf">scireg_read</a> (<a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;v, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> size, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>=0) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:adf24bbea38c102dd11ce784f44099faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a vector of "size" bytes at given offset in this region:  <a href="#adf24bbea38c102dd11ce784f44099faf">More...</a><br /></td></tr>
<tr class="separator:adf24bbea38c102dd11ce784f44099faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6bc44d122a10e33fad9c7aa3897e99"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#ada6bc44d122a10e33fad9c7aa3897e99">scireg_write</a> (<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;v, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> size, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>=0)</td></tr>
<tr class="memdesc:ada6bc44d122a10e33fad9c7aa3897e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a vector of "size" bytes at given offset in this region:  <a href="#ada6bc44d122a10e33fad9c7aa3897e99">More...</a><br /></td></tr>
<tr class="separator:ada6bc44d122a10e33fad9c7aa3897e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc84a03d2500a869ffff002d714189a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a8cc84a03d2500a869ffff002d714189a">scireg_get_bit_attributes</a> (<a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;v, <a class="el" href="group__common.html#ga53c958a48ed0c78fe31c811ee8f0aac1">scireg_bit_attributes_type</a> t, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> size, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>=0) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a8cc84a03d2500a869ffff002d714189a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get bit attributes of type "t" into "v". "size" represents number of bytes returned, offset can be used to constrain the range.  <a href="#a8cc84a03d2500a869ffff002d714189a">More...</a><br /></td></tr>
<tr class="separator:a8cc84a03d2500a869ffff002d714189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d788a03e197b8e664d0b554596c96a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a19d788a03e197b8e664d0b554596c96a">scireg_get_string_attribute</a> (<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="classchar.html">char</a> *&amp;<a class="el" href="satcan_8c.html#a1ac96063dd8d639a297e0b06a32180fe">s</a>, <a class="el" href="group__common.html#gaf345768a01eaed2d40f73f041c06b0f3">scireg_string_attribute_type</a> t) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a19d788a03e197b8e664d0b554596c96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get string attributes of type "t" associated with this region. The returned string is assigned to "s".  <a href="#a19d788a03e197b8e664d0b554596c96a">More...</a><br /></td></tr>
<tr class="separator:a19d788a03e197b8e664d0b554596c96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb4005db262abdc798f8ed63b571372"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a3fb4005db262abdc798f8ed63b571372">scireg_get_bit_width</a> () <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a3fb4005db262abdc798f8ed63b571372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get bit width and byte width of this region.  <a href="#a3fb4005db262abdc798f8ed63b571372">More...</a><br /></td></tr>
<tr class="separator:a3fb4005db262abdc798f8ed63b571372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8391a20eecf1620006d778fae7f9ad7e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a8391a20eecf1620006d778fae7f9ad7e">scireg_get_byte_width</a> () <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="separator:a8391a20eecf1620006d778fae7f9ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f2046c739f901cfd971218c9551f37"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a82f2046c739f901cfd971218c9551f37">scireg_get_low_pos</a> () <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a82f2046c739f901cfd971218c9551f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this region is a register field, these functions return low bit and high bit positions:  <a href="#a82f2046c739f901cfd971218c9551f37">More...</a><br /></td></tr>
<tr class="separator:a82f2046c739f901cfd971218c9551f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cb00cb4e6cac15f545699ead0cfc59"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a42cb00cb4e6cac15f545699ead0cfc59">scireg_get_high_pos</a> () <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="separator:a42cb00cb4e6cac15f545699ead0cfc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622ee3a04c956d8139c06684af7cefdc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a622ee3a04c956d8139c06684af7cefdc">scireg_get_child_regions</a> (std::vector&lt; <a class="el" href="structscireg__ns_1_1scireg__mapped__region.html">scireg_mapped_region</a> &gt; &amp;mapped_regions, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> size=<a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>(-1), <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>=0) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="separator:a622ee3a04c956d8139c06684af7cefdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accacf632bd74727625d6256e4d8982f8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#accacf632bd74727625d6256e4d8982f8">scireg_get_parent_regions</a> (std::vector&lt; <a class="el" href="classscireg__ns_1_1scireg__region__if.html">scireg_region_if</a> * &gt; &amp;v) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:accacf632bd74727625d6256e4d8982f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parent regions of this region.  <a href="#accacf632bd74727625d6256e4d8982f8">More...</a><br /></td></tr>
<tr class="separator:accacf632bd74727625d6256e4d8982f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab257e92a5312c91e6bc4f2b2931370b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#aab257e92a5312c91e6bc4f2b2931370b">scireg_add_callback</a> (<a class="el" href="classscireg__ns_1_1scireg__callback.html">scireg_callback</a> &amp;cb)</td></tr>
<tr class="memdesc:aab257e92a5312c91e6bc4f2b2931370b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add/Delete Callback objects associated with this region.  <a href="#aab257e92a5312c91e6bc4f2b2931370b">More...</a><br /></td></tr>
<tr class="separator:aab257e92a5312c91e6bc4f2b2931370b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31433b521fe314ef5e744ad6cf81b651"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a31433b521fe314ef5e744ad6cf81b651">scireg_remove_callback</a> (<a class="el" href="classscireg__ns_1_1scireg__callback.html">scireg_callback</a> &amp;cb)</td></tr>
<tr class="separator:a31433b521fe314ef5e744ad6cf81b651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf7614f60935abb5ef3f60befd2c7be"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a0bf7614f60935abb5ef3f60befd2c7be">scireg_get_target_sockets</a> (std::vector&lt; sc_core::sc_object * &gt; &amp;v) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a0bf7614f60935abb5ef3f60befd2c7be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SC TLM2 Target socket associated with this region.  <a href="#a0bf7614f60935abb5ef3f60befd2c7be">More...</a><br /></td></tr>
<tr class="separator:a0bf7614f60935abb5ef3f60befd2c7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf8404f58108f56f0c5e991850e8d09"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#abcf8404f58108f56f0c5e991850e8d09">scireg_get_parent_modules</a> (std::vector&lt; sc_core::sc_module * &gt; &amp;v) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:abcf8404f58108f56f0c5e991850e8d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parent SystemC modules associated with this region.  <a href="#abcf8404f58108f56f0c5e991850e8d09">More...</a><br /></td></tr>
<tr class="separator:abcf8404f58108f56f0c5e991850e8d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1d195a10399754840c7bf0a27723be"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#a0e1d195a10399754840c7bf0a27723be">scireg_get_value_info</a> (std::vector&lt; <a class="el" href="structscireg__ns_1_1scireg__value__info.html">scireg_value_info</a> &gt; &amp;v) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:a0e1d195a10399754840c7bf0a27723be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a vector of value_info objects for this region.  <a href="#a0e1d195a10399754840c7bf0a27723be">More...</a><br /></td></tr>
<tr class="separator:a0e1d195a10399754840c7bf0a27723be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcf07aab2de3446dc7e2b11f8b98c02"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classscireg__ns_1_1scireg__region__if.html#aafcf07aab2de3446dc7e2b11f8b98c02">scireg_get_dmi_granted</a> (<a class="el" href="classbool.html">bool</a> &amp;granted, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> size, <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>=0) <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> </td></tr>
<tr class="memdesc:aafcf07aab2de3446dc7e2b11f8b98c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Query to see if DMI access has been granted to this region. "size" and offset can be used to constrain the range.  <a href="#aafcf07aab2de3446dc7e2b11f8b98c02">More...</a><br /></td></tr>
<tr class="separator:aafcf07aab2de3446dc7e2b11f8b98c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac16a8921e02fcba18c67d5155ac4852f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">scireg_ns::scireg_region_if::scireg_region_if </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="group__common.html#ga68aa9e0f80d212a0e2a95087868790d4">scireg_ns::scireg_tool_registry::add_region()</a>.</p>

<p>Referenced by <a class="el" href="classsc__register__example_1_1sc__register__base.html#a145195629dcb8a59ff7e195d7b8b794e">sc_register_example::sc_register_base::scireg_get_child_regions()</a>, and <a class="el" href="classsc__register__example_1_1sc__register__bank.html#a1a91daf3556c1cc32c4d3a774cbfbebb">sc_register_example::sc_register_bank&lt; ADDR_TYPE, DATA_TYPE &gt;::scireg_get_child_regions()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classscireg__ns_1_1scireg__region__if_ac16a8921e02fcba18c67d5155ac4852f_cgraph.svg" width="100%" height="300"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa62f22801d57a3c5bd1d14c2bca80f9c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual scireg_ns::scireg_region_if::~scireg_region_if </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="group__common.html#ga56f5842b8103f326c416b576e329ae07">scireg_ns::scireg_tool_registry::remove_region()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classscireg__ns_1_1scireg__region__if_aa62f22801d57a3c5bd1d14c2bca80f9c_cgraph.svg" width="100%" height="300"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aab257e92a5312c91e6bc4f2b2931370b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_add_callback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classscireg__ns_1_1scireg__callback.html">scireg_callback</a> &amp;&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add/Delete Callback objects associated with this region. </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__b.html#a95f532519495132c36636be8c5fc2b0c">sc_register_example::sc_register_b&lt; T &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a95f532519495132c36636be8c5fc2b0c">sc_register_example::sc_register_b&lt; unsigned long long &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a95f532519495132c36636be8c5fc2b0c">sc_register_example::sc_register_b&lt; unsigned int &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a95f532519495132c36636be8c5fc2b0c">sc_register_example::sc_register_b&lt; unsigned short &gt;</a>, and <a class="el" href="classsc__register__example_1_1sc__register__b.html#a95f532519495132c36636be8c5fc2b0c">sc_register_example::sc_register_b&lt; unsigned char &gt;</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a8cc84a03d2500a869ffff002d714189a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_bit_attributes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__common.html#ga53c958a48ed0c78fe31c811ee8f0aac1">scireg_bit_attributes_type</a>&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get bit attributes of type "t" into "v". "size" represents number of bytes returned, offset can be used to constrain the range. </p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a3fb4005db262abdc798f8ed63b571372"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> scireg_ns::scireg_region_if::scireg_get_bit_width </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get bit width and byte width of this region. </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__b.html#aa4d0f66fb8f4d29bb5f07512a3ba2154">sc_register_example::sc_register_b&lt; T &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#aa4d0f66fb8f4d29bb5f07512a3ba2154">sc_register_example::sc_register_b&lt; unsigned long long &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#aa4d0f66fb8f4d29bb5f07512a3ba2154">sc_register_example::sc_register_b&lt; unsigned int &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#aa4d0f66fb8f4d29bb5f07512a3ba2154">sc_register_example::sc_register_b&lt; unsigned short &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#aa4d0f66fb8f4d29bb5f07512a3ba2154">sc_register_example::sc_register_b&lt; unsigned char &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__field__base.html#aaf16cf04730fff3163b2e432b5395b6c">sc_register_example::sc_register_field_base</a>, and <a class="el" href="classBaseMemory.html#aecab0c2a0b341cc974617c427751f105">BaseMemory</a>.</p>

<p>Referenced by <a class="el" href="classscireg__ns_1_1scireg__region__if.html#a8391a20eecf1620006d778fae7f9ad7e">scireg_get_byte_width()</a>.</p>

</div>
</div>
<a class="anchor" id="a8391a20eecf1620006d778fae7f9ad7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> scireg_ns::scireg_region_if::scireg_get_byte_width </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__bank__base.html#a1392a0b5742837a7ed7903390959f321">sc_register_example::sc_register_bank_base</a>.</p>

<p>References <a class="el" href="classscireg__ns_1_1scireg__region__if.html#a3fb4005db262abdc798f8ed63b571372">scireg_get_bit_width()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classscireg__ns_1_1scireg__region__if_a8391a20eecf1620006d778fae7f9ad7e_cgraph.svg" width="398" height="56"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="a622ee3a04c956d8139c06684af7cefdc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_child_regions </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structscireg__ns_1_1scireg__mapped__region.html">scireg_mapped_region</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>mapped_regions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>(-1)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get child regions mapped into this region, by returning a mapped region object representing each mapping. The size and offset parameters can be used to constrain the range of the search </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__bank.html#a1a91daf3556c1cc32c4d3a774cbfbebb">sc_register_example::sc_register_bank&lt; ADDR_TYPE, DATA_TYPE &gt;</a>, and <a class="el" href="classsc__register__example_1_1sc__register__base.html#a145195629dcb8a59ff7e195d7b8b794e">sc_register_example::sc_register_base</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="aafcf07aab2de3446dc7e2b11f8b98c02"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_dmi_granted </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>granted</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Query to see if DMI access has been granted to this region. "size" and offset can be used to constrain the range. </p>

<p>Reimplemented in <a class="el" href="classBaseMemory.html#aa0d09dbb1d05c97e116a1846331a9ecd">BaseMemory</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a42cb00cb4e6cac15f545699ead0cfc59"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> scireg_ns::scireg_region_if::scireg_get_high_pos </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__field__base.html#a3d31308e7481d74b0d66d824dab97648">sc_register_example::sc_register_field_base</a>, and <a class="el" href="classBaseMemory.html#aacc3689e4f5ff269ec3360fd0c6dbc2d">BaseMemory</a>.</p>

</div>
</div>
<a class="anchor" id="a82f2046c739f901cfd971218c9551f37"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a> scireg_ns::scireg_region_if::scireg_get_low_pos </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this region is a register field, these functions return low bit and high bit positions: </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__field__base.html#a84263522b15369b1bfa847decb6392a5">sc_register_example::sc_register_field_base</a>, and <a class="el" href="classBaseMemory.html#a44bea2fdb0e7559971e8b66c8912d8d3">BaseMemory</a>.</p>

</div>
</div>
<a class="anchor" id="abcf8404f58108f56f0c5e991850e8d09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_parent_modules </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; sc_core::sc_module * &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get parent SystemC modules associated with this region. </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__bank__base.html#a373fee365c898028ecfe3e04095f005d">sc_register_example::sc_register_bank_base</a>, and <a class="el" href="classsc__register__example_1_1sc__register__base.html#a3a788222a219ec2f52849dfe169b44e9">sc_register_example::sc_register_base</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="accacf632bd74727625d6256e4d8982f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_parent_regions </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classscireg__ns_1_1scireg__region__if.html">scireg_region_if</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get parent regions of this region. </p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a9a644c94cb6ab41a195144e0fe083a86"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_region_type </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__common.html#ga9d6c97a699d86e1011dea66bfafab2dd">scireg_region_type</a> &amp;&#160;</td>
          <td class="paramname"><em>t</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the region_type of this region: </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__bank__base.html#af18586a5d0656c5eb232a3112a3a2909">sc_register_example::sc_register_bank_base</a>, <a class="el" href="classsc__register__example_1_1sc__register__base.html#aeddc043bd41f142e18c5d26163ce0c0f">sc_register_example::sc_register_base</a>, <a class="el" href="classsc__register__example_1_1sc__register__field__base.html#a90e774fc99ee07ced6dc762f93dd4381">sc_register_example::sc_register_field_base</a>, and <a class="el" href="classBaseMemory.html#a8ed7df48134f78b716a74305e4152499">BaseMemory</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a19d788a03e197b8e664d0b554596c96a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_string_attribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="classchar.html">char</a> *&amp;&#160;</td>
          <td class="paramname"><em>s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__common.html#gaf345768a01eaed2d40f73f041c06b0f3">scireg_string_attribute_type</a>&#160;</td>
          <td class="paramname"><em>t</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get string attributes of type "t" associated with this region. The returned string is assigned to "s". </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__bank__base.html#a3e099462fe049ba80fe63a408e6d4628">sc_register_example::sc_register_bank_base</a>, <a class="el" href="classsc__register__example_1_1sc__register__base.html#aafb764cb26dad7d0956cd3c284af360f">sc_register_example::sc_register_base</a>, and <a class="el" href="classsc__register__example_1_1sc__register__field__base.html#a03311b33f4d4b5764c86e083b789015a">sc_register_example::sc_register_field_base</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a0bf7614f60935abb5ef3f60befd2c7be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_target_sockets </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; sc_core::sc_object * &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get SC TLM2 Target socket associated with this region. </p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a0e1d195a10399754840c7bf0a27723be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_get_value_info </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structscireg__ns_1_1scireg__value__info.html">scireg_value_info</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a vector of value_info objects for this region. </p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="adf24bbea38c102dd11ce784f44099faf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read a vector of "size" bytes at given offset in this region: </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__b.html#a6518182c30c2f79324f7034cc9391ee2">sc_register_example::sc_register_b&lt; T &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a6518182c30c2f79324f7034cc9391ee2">sc_register_example::sc_register_b&lt; unsigned long long &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a6518182c30c2f79324f7034cc9391ee2">sc_register_example::sc_register_b&lt; unsigned int &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a6518182c30c2f79324f7034cc9391ee2">sc_register_example::sc_register_b&lt; unsigned short &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a6518182c30c2f79324f7034cc9391ee2">sc_register_example::sc_register_b&lt; unsigned char &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__field__b.html#a88975399176d0b0b67530101dbc27ff4">sc_register_example::sc_register_field_b&lt; T &gt;</a>, and <a class="el" href="classBaseMemory.html#a00605541431ee7632da6186209813e29">BaseMemory</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="a31433b521fe314ef5e744ad6cf81b651"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_remove_callback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classscireg__ns_1_1scireg__callback.html">scireg_callback</a> &amp;&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__b.html#a88993e59c6bab411ae7fc0b7eaf2d110">sc_register_example::sc_register_b&lt; T &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a88993e59c6bab411ae7fc0b7eaf2d110">sc_register_example::sc_register_b&lt; unsigned long long &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a88993e59c6bab411ae7fc0b7eaf2d110">sc_register_example::sc_register_b&lt; unsigned int &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#a88993e59c6bab411ae7fc0b7eaf2d110">sc_register_example::sc_register_b&lt; unsigned short &gt;</a>, and <a class="el" href="classsc__register__example_1_1sc__register__b.html#a88993e59c6bab411ae7fc0b7eaf2d110">sc_register_example::sc_register_b&lt; unsigned char &gt;</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<a class="anchor" id="ada6bc44d122a10e33fad9c7aa3897e99"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__common.html#ga23a3486b1909ef4615c547b3bdfc4cba">scireg_response</a> scireg_ns::scireg_region_if::scireg_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="namespacescireg__ns.html#a60041616970f141acf784ef76327fe02">vector_byte</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="grfpu__test_8c.html#a29940ae63ec06c9998bba873e25407ad">sc_dt::uint64</a>&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a vector of "size" bytes at given offset in this region: </p>

<p>Reimplemented in <a class="el" href="classsc__register__example_1_1sc__register__b.html#af29949ec029bb60747702a2be40ffa80">sc_register_example::sc_register_b&lt; T &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#af29949ec029bb60747702a2be40ffa80">sc_register_example::sc_register_b&lt; unsigned long long &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#af29949ec029bb60747702a2be40ffa80">sc_register_example::sc_register_b&lt; unsigned int &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#af29949ec029bb60747702a2be40ffa80">sc_register_example::sc_register_b&lt; unsigned short &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__b.html#af29949ec029bb60747702a2be40ffa80">sc_register_example::sc_register_b&lt; unsigned char &gt;</a>, <a class="el" href="classsc__register__example_1_1sc__register__field__b.html#a3fc9c31fbf354c066a7ea92ef54edd24">sc_register_example::sc_register_field_b&lt; T &gt;</a>, and <a class="el" href="classBaseMemory.html#ac1a8a96d736d9baccef51595da3f821f">BaseMemory</a>.</p>

<p>References <a class="el" href="group__common.html#gga23a3486b1909ef4615c547b3bdfc4cbaa2c6cf7f7a1ecba6412de62cd300ad49f">scireg_ns::SCIREG_UNSUPPORTED</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>core/common/<a class="el" href="scireg_8h.html">scireg.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<footer>
  <div class="container">
    <div class="inner">
      <p>
        &nbsp; &copy; 
         <a href="http://www.tu-braunschweig.de/c3e">c3e - TU-Braunschweig</a>. 2012.
        All rights reserved. | <a href="impress.html">Impress</a> |
        Generated on Fri Nov 28 2014 15:12:36 for SoCRocket by &#160;<a href="http://www.doxygen.org/index.html">Doxygen 1.8.7</a>
      </p>
    </div>
  </div>
</footer>
</body>
</html>
