

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 13:23:21 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       prime_neighbours
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (icmp)
	3  / (!icmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!flag_0_1)
	6  / (flag_0_1)
5 --> 
	6  / true
6 --> 
	7  / (!flag_0_1 & !tmp_7)
	8  / (flag_0_1 & !flag_1_2) | (tmp_7 & !flag_1_2)
	9  / (flag_0_1 & flag_1_2) | (tmp_7 & flag_1_2)
7 --> 
	5  / (tmp_3)
	6  / (!tmp_3)
8 --> 
	9  / true
9 --> 
	10  / (!flag_1_2 & !tmp_6)
10 --> 
	8  / (tmp_11)
	9  / (!tmp_11)
* FSM state operations: 

 <State 1>: 5.07ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !6

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_001) nounwind, !map !12

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !16

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_1: input_000_read [1/1] 1.00ns
:5  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %output_001, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_20 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_21 [1/1] 1.00ns
:10  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %input_000_read) nounwind

ST_1: stg_22 [1/1] 1.00ns
:11  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_001, i32 %input_000_read) nounwind

ST_1: tmp [1/1] 0.00ns
:12  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_000_read, i32 1, i32 31)

ST_1: icmp [1/1] 2.50ns
:13  %icmp = icmp slt i31 %tmp, 1

ST_1: stg_25 [1/1] 1.57ns
:14  br i1 %icmp, label %1, label %._crit_edge


 <State 2>: 1.57ns
ST_2: stg_26 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_2: stg_27 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_001, i32 2) nounwind

ST_2: stg_28 [1/1] 1.57ns
:2  br label %._crit_edge


 <State 3>: 4.09ns
ST_3: output_000_promoted7 [1/1] 0.00ns
._crit_edge:0  %output_000_promoted7 = phi i32 [ -1, %1 ], [ %input_000_read, %0 ]

ST_3: output_001_promoted5 [1/1] 0.00ns
._crit_edge:1  %output_001_promoted5 = phi i32 [ 2, %1 ], [ %input_000_read, %0 ]

ST_3: flag_0 [1/1] 0.00ns
._crit_edge:2  %flag_0 = phi i1 [ true, %1 ], [ false, %0 ]

ST_3: tmp_1 [1/1] 2.52ns
._crit_edge:3  %tmp_1 = icmp eq i32 %input_000_read, 2

ST_3: stg_33 [1/1] 1.57ns
._crit_edge:4  br i1 %tmp_1, label %2, label %._crit_edge2

ST_3: stg_34 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_3: stg_35 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_001, i32 3) nounwind

ST_3: stg_36 [1/1] 1.57ns
:2  br label %._crit_edge2

ST_3: tmp_2 [1/1] 2.52ns
._crit_edge2:3  %tmp_2 = icmp eq i32 %input_000_read, 2147483647


 <State 4>: 2.94ns
ST_4: output_000_promoted [1/1] 0.00ns
._crit_edge2:0  %output_000_promoted = phi i32 [ -1, %2 ], [ %output_000_promoted7, %._crit_edge ]

ST_4: output_001_promoted4 [1/1] 0.00ns
._crit_edge2:1  %output_001_promoted4 = phi i32 [ 3, %2 ], [ %output_001_promoted5, %._crit_edge ]

ST_4: flag_0_1 [1/1] 0.00ns
._crit_edge2:2  %flag_0_1 = phi i1 [ true, %2 ], [ %flag_0, %._crit_edge ]

ST_4: stg_41 [1/1] 1.57ns
._crit_edge2:4  br i1 %tmp_2, label %3, label %._crit_edge3

ST_4: stg_42 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_001, i32 -1) nounwind

ST_4: stg_43 [1/1] 1.57ns
:1  br label %._crit_edge3

ST_4: output_001_promoted [1/1] 0.00ns
._crit_edge3:0  %output_001_promoted = phi i32 [ -1, %3 ], [ %output_001_promoted4, %._crit_edge2 ]

ST_4: flag_1_2 [1/1] 0.00ns
._crit_edge3:1  %flag_1_2 = phi i1 [ true, %3 ], [ %flag_0_1, %._crit_edge2 ]

ST_4: retval_2_cast [1/1] 1.37ns
._crit_edge3:2  %retval_2_cast = select i1 %flag_1_2, i32 -1, i32 0

ST_4: stg_47 [1/1] 1.57ns
._crit_edge3:3  br i1 %flag_0_1, label %.loopexit.preheader, label %.critedge


 <State 5>: 6.25ns
ST_5: tmp_12 [1/1] 0.00ns
.critedge:0  %tmp_12 = phi i32 [ %output_000_promoted, %._crit_edge3 ], [ %tmp_4, %5 ]

ST_5: tmp_4 [1/1] 2.44ns
.critedge:1  %tmp_4 = add nsw i32 %tmp_12, -1

ST_5: tmp_17 [1/1] 0.00ns
.critedge:2  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_4, i32 31)

ST_5: p_neg [1/1] 2.44ns
.critedge:3  %p_neg = sub i32 1, %tmp_12

ST_5: p_lshr [1/1] 0.00ns
.critedge:4  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

ST_5: tmp_13 [1/1] 0.00ns
.critedge:5  %tmp_13 = zext i31 %p_lshr to i32

ST_5: p_neg_t [1/1] 2.44ns
.critedge:6  %p_neg_t = sub i32 0, %tmp_13

ST_5: p_lshr_f [1/1] 0.00ns
.critedge:7  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_4, i32 1, i32 31)

ST_5: tmp_14 [1/1] 0.00ns
.critedge:8  %tmp_14 = zext i31 %p_lshr_f to i32

ST_5: tmp_5 [1/1] 1.37ns
.critedge:9  %tmp_5 = select i1 %tmp_17, i32 %p_neg_t, i32 %tmp_14

ST_5: stg_58 [1/1] 1.57ns
.critedge:10  br label %4


 <State 6>: 5.41ns
ST_6: i [1/1] 0.00ns
:0  %i = phi i32 [ 2, %.critedge ], [ %i_2, %6 ]

ST_6: tmp_7 [1/1] 2.52ns
:1  %tmp_7 = icmp sgt i32 %i, %tmp_5

ST_6: stg_61 [1/1] 0.00ns
:2  br i1 %tmp_7, label %.loopexit.preheader.loopexit, label %5

ST_6: tmp_s [36/36] 5.41ns
:0  %tmp_s = srem i32 %tmp_4, %i

ST_6: stg_63 [1/1] 1.00ns
.loopexit.preheader.loopexit:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %tmp_4) nounwind

ST_6: stg_64 [1/1] 0.00ns
.loopexit.preheader.loopexit:1  br label %.loopexit.preheader

ST_6: stg_65 [1/1] 1.57ns
.loopexit.preheader:0  br i1 %flag_1_2, label %.critedge1, label %.critedge2


 <State 7>: 7.93ns
ST_7: tmp_s [1/36] 5.41ns
:0  %tmp_s = srem i32 %tmp_4, %i

ST_7: tmp_3 [1/1] 2.52ns
:1  %tmp_3 = icmp eq i32 %tmp_s, 0

ST_7: stg_68 [1/1] 0.00ns
:2  br i1 %tmp_3, label %.critedge, label %6

ST_7: i_2 [1/1] 2.44ns
:0  %i_2 = add nsw i32 %i, 1

ST_7: stg_70 [1/1] 0.00ns
:1  br label %4


 <State 8>: 5.18ns
ST_8: tmp_15 [1/1] 0.00ns
.critedge2:0  %tmp_15 = phi i32 [ %output_001_promoted, %.loopexit.preheader ], [ %tmp_8, %8 ]

ST_8: tmp_8 [1/1] 2.44ns
.critedge2:1  %tmp_8 = add nsw i32 %tmp_15, 1

ST_8: tmp_18 [1/1] 0.00ns
.critedge2:2  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_8, i32 31)

ST_8: p_neg3_cast [1/1] 0.00ns
.critedge2:3  %p_neg3_cast = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_15, i32 1, i32 31)

ST_8: p_lshr4 [1/1] 1.37ns
.critedge2:4  %p_lshr4 = xor i31 %p_neg3_cast, -1

ST_8: p_lshr4_cast [1/1] 0.00ns
.critedge2:5  %p_lshr4_cast = zext i31 %p_lshr4 to i32

ST_8: p_neg_t5 [1/1] 2.44ns
.critedge2:6  %p_neg_t5 = sub i32 0, %p_lshr4_cast

ST_8: p_lshr_f6 [1/1] 0.00ns
.critedge2:7  %p_lshr_f6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_8, i32 1, i32 31)

ST_8: tmp_16 [1/1] 0.00ns
.critedge2:8  %tmp_16 = zext i31 %p_lshr_f6 to i32

ST_8: tmp_9 [1/1] 1.37ns
.critedge2:9  %tmp_9 = select i1 %tmp_18, i32 %p_neg_t5, i32 %tmp_16

ST_8: stg_81 [1/1] 1.57ns
.critedge2:10  br label %7


 <State 9>: 5.41ns
ST_9: i_1 [1/1] 0.00ns
:0  %i_1 = phi i32 [ 2, %.critedge2 ], [ %i_3, %9 ]

ST_9: tmp_6 [1/1] 2.52ns
:1  %tmp_6 = icmp sgt i32 %i_1, %tmp_9

ST_9: stg_84 [1/1] 0.00ns
:2  br i1 %tmp_6, label %.critedge1.loopexit, label %8

ST_9: tmp_10 [36/36] 5.41ns
:0  %tmp_10 = srem i32 %tmp_8, %i_1

ST_9: stg_86 [1/1] 1.00ns
.critedge1.loopexit:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_001, i32 %tmp_8) nounwind

ST_9: stg_87 [1/1] 0.00ns
.critedge1.loopexit:1  br label %.critedge1

ST_9: stg_88 [1/1] 0.00ns
.critedge1:0  ret i32 %retval_2_cast


 <State 10>: 7.93ns
ST_10: tmp_10 [1/36] 5.41ns
:0  %tmp_10 = srem i32 %tmp_8, %i_1

ST_10: tmp_11 [1/1] 2.52ns
:1  %tmp_11 = icmp eq i32 %tmp_10, 0

ST_10: stg_91 [1/1] 0.00ns
:2  br i1 %tmp_11, label %.critedge2, label %9

ST_10: i_3 [1/1] 2.44ns
:0  %i_3 = add nsw i32 %i_1, 1

ST_10: stg_93 [1/1] 0.00ns
:1  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
