<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Cordic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="cordic_v4_0.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cordic_v4_0.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cordic_v4_0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="cordic_v4_0.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="cordic_v4_0.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="cordic_v4_0.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="cordic_v4_0.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="coregen.rsp"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fixedpointToInteger_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sin_generator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sin_generator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sin_generator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sin_generator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sin_generator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sin_generator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sin_generator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sin_generator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sin_generator_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sin_generator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sin_generator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sin_generator_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sin_generator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sin_gen_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sin_gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_sin_gen_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sin_gen_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1369657520" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746803" xil_pn:start_ts="1369657520">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666705" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1369666705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370256524" xil_pn:in_ck="-9128418668409472317" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1370256524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fixedpointToInteger.vhd"/>
      <outfile xil_pn:name="sin_generator.vhd"/>
      <outfile xil_pn:name="tb_sin_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1370254370" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3757025005202311992" xil_pn:start_ts="1370254370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370254370" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="211146926500494064" xil_pn:start_ts="1370254370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666705" xil_pn:in_ck="-5972749265180822908" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7074493289484210573" xil_pn:start_ts="1369666705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic_v4_0.ngc"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1370256268" xil_pn:in_ck="-7075582495780675693" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1370256268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
      <outfile xil_pn:name="fixedpointToInteger.vhd"/>
      <outfile xil_pn:name="sin_generator.vhd"/>
      <outfile xil_pn:name="tb_sin_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1370256269" xil_pn:in_ck="-7075582495780675693" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6507635124059495933" xil_pn:start_ts="1370256268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sin_gen_beh.prj"/>
      <outfile xil_pn:name="tb_sin_gen_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1370256269" xil_pn:in_ck="-6256087908449161530" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4018582978884845786" xil_pn:start_ts="1370256269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sin_gen_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3029040010916139275" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:in_ck="-5972749265180822908" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7074493289484210573" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic_v4_0.ngc"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4172402588211580355" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369666657" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2493117171853146007" xil_pn:start_ts="1369666657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369667606" xil_pn:in_ck="-945936178277571957" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6648376853367100429" xil_pn:start_ts="1369667592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sin_generator.lso"/>
      <outfile xil_pn:name="sin_generator.ngc"/>
      <outfile xil_pn:name="sin_generator.ngr"/>
      <outfile xil_pn:name="sin_generator.prj"/>
      <outfile xil_pn:name="sin_generator.stx"/>
      <outfile xil_pn:name="sin_generator.syr"/>
      <outfile xil_pn:name="sin_generator.xst"/>
      <outfile xil_pn:name="sin_generator_stx_beh.prj"/>
      <outfile xil_pn:name="sin_generator_vhdl.prj"/>
      <outfile xil_pn:name="sin_generator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1369666676" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9189797929032977048" xil_pn:start_ts="1369666675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369667612" xil_pn:in_ck="7190024515648981416" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3109474036366457877" xil_pn:start_ts="1369667606">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sin_generator.bld"/>
      <outfile xil_pn:name="sin_generator_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
