Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_conv1d_behav xil_defaultlib.tb_conv1d xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/conv1d.v" Line 1. Module conv1d_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/conv1d.v" Line 1. Module conv1d_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package dsp_macro_v1_0_3.dsp_macro_v1_0_3_viv_comp
Compiling package dsp_macro_v1_0_3.dsp_macro_v1_0_3_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(mreg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dsp_macro_v1_0_3.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_3.dsp_macro_v1_0_3_viv [\dsp_macro_v1_0_3_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_3.dsp_macro_v1_0_3 [\dsp_macro_v1_0_3(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.conv1d_default
Compiling module xil_defaultlib.tb_conv1d
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_conv1d_behav
