TimeQuest Timing Analyzer report for spacewire
Fri Jun  2 18:35:51 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLK'
 27. Slow 1200mV 0C Model Hold: 'CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'CLK'
 40. Fast 1200mV 0C Model Hold: 'CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; spacewire                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 5      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.86 MHz ; 211.86 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -3.720 ; -536.021           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.343 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -272.000                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                              ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.720 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.285      ;
; -3.720 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.285      ;
; -3.719 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.284      ;
; -3.602 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.533      ;
; -3.602 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.533      ;
; -3.601 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.532      ;
; -3.599 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.518      ;
; -3.581 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.146      ;
; -3.581 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.146      ;
; -3.580 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.145      ;
; -3.555 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.428     ; 4.122      ;
; -3.473 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.404      ;
; -3.473 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.404      ;
; -3.472 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.403      ;
; -3.470 ; spwstream:inst1|r.txfifo_rvalid                          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.388      ;
; -3.466 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.397      ;
; -3.466 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.397      ;
; -3.466 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.397      ;
; -3.466 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.397      ;
; -3.465 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.396      ;
; -3.465 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.396      ;
; -3.442 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.007      ;
; -3.442 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.007      ;
; -3.442 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.373      ;
; -3.442 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.373      ;
; -3.441 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.430     ; 4.006      ;
; -3.441 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.372      ;
; -3.416 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.983      ;
; -3.379 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.105     ; 4.269      ;
; -3.379 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.943      ;
; -3.379 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.943      ;
; -3.378 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.942      ;
; -3.365 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.311      ; 4.671      ;
; -3.361 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.292      ;
; -3.361 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.292      ;
; -3.360 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started      ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.311      ; 4.666      ;
; -3.360 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.291      ;
; -3.338 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.905      ;
; -3.324 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.888      ;
; -3.324 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.888      ;
; -3.323 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.887      ;
; -3.319 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.883      ;
; -3.319 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.883      ;
; -3.318 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.882      ;
; -3.312 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.243      ;
; -3.312 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.243      ;
; -3.311 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.238      ;
; -3.307 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.238      ;
; -3.306 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.237      ;
; -3.296 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.215      ;
; -3.295 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.200      ;
; -3.295 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.214      ;
; -3.292 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.197      ;
; -3.292 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.197      ;
; -3.287 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[0]       ; CLK          ; CLK         ; 1.000        ; -0.427     ; 3.855      ;
; -3.287 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[1]       ; CLK          ; CLK         ; 1.000        ; -0.427     ; 3.855      ;
; -3.287 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[2]       ; CLK          ; CLK         ; 1.000        ; -0.427     ; 3.855      ;
; -3.277 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.844      ;
; -3.264 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; 0.261      ; 4.520      ;
; -3.240 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.105     ; 4.130      ;
; -3.228 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.286      ; 4.509      ;
; -3.222 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.155      ;
; -3.217 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.286      ; 4.498      ;
; -3.214 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.429     ; 3.780      ;
; -3.207 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.138      ;
; -3.207 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.138      ;
; -3.206 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.137      ;
; -3.206 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.137      ;
; -3.206 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.137      ;
; -3.205 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.136      ;
; -3.204 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[3]        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.122      ;
; -3.203 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[5]        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.121      ;
; -3.203 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[6]        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.121      ;
; -3.201 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.311      ; 4.507      ;
; -3.199 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.766      ;
; -3.196 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.129      ;
; -3.194 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.315      ; 4.504      ;
; -3.192 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.315      ; 4.502      ;
; -3.192 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Ready      ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.110      ;
; -3.191 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.755      ;
; -3.189 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.107      ;
; -3.188 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.752      ;
; -3.188 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.431     ; 3.752      ;
; -3.183 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]      ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.110      ;
; -3.178 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started      ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]      ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.105      ;
; -3.159 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.429     ; 3.725      ;
; -3.157 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.062      ;
; -3.157 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.076      ;
; -3.156 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.075      ;
; -3.154 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.059      ;
; -3.154 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.059      ;
; -3.154 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.429     ; 3.720      ;
; -3.147 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.080      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
; -3.142 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.075      ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; spwstream:inst1|r.txpacket                                                             ; spwstream:inst1|r.txpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; spwstream:inst|r.txpacket                                                              ; spwstream:inst|r.txpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.577      ;
; 0.357 ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|r.rxpacket                                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|r.rxeep                                                                ; spwstream:inst1|r.rxeep                                                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|r.txdiscard                                                            ; spwstream:inst1|r.txdiscard                                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|r.txdiscard                                                             ; spwstream:inst|r.txdiscard                                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|r.rxeep                                                                 ; spwstream:inst|r.rxeep                                                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spwstream:inst|r.rxpacket                                                              ; spwstream:inst|r.rxpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[7]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[5]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[2]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[0]                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_do                                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.601      ;
; 0.393 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbit    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                     ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.613      ;
; 0.402 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.622      ;
; 0.418 ; spwstream:inst1|spwrecv:recv_inst|r.rxchar                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.637      ;
; 0.437 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.656      ;
; 0.440 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.659      ;
; 0.442 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[4]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.661      ;
; 0.443 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[3]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.662      ;
; 0.446 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.665      ;
; 0.446 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.665      ;
; 0.448 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.667      ;
; 0.451 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.670      ;
; 0.452 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.671      ;
; 0.452 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.671      ;
; 0.455 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.674      ;
; 0.459 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.678      ;
; 0.460 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.679      ;
; 0.460 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.679      ;
; 0.463 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.682      ;
; 0.475 ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.695      ;
; 0.481 ; spwstream:inst|r.txfifo_raddr[5]                                                       ; spwstream:inst|r.txfifo_raddr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.065      ;
; 0.482 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.701      ;
; 0.487 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.464      ; 1.108      ;
; 0.487 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.464      ; 1.108      ;
; 0.496 ; spwstream:inst|r.txfifo_raddr[10]                                                      ; spwstream:inst|r.txfifo_raddr[10]                                                      ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.729      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxeep                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txdiscard                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_rvalid                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.errcred            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Run        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Started    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timerdone          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.xmit_fct_in        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bit_seen           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.control            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.erresc             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.errpar             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.escaped            ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SpWR_linkstart ; CLK        ; 3.432 ; 3.940 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; 3.414 ; 3.835 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SpWR_linkstart ; CLK        ; -2.465 ; -2.933 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; -1.988 ; -2.406 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 7.850 ; 7.930 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 5.953 ; 5.968 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 5.952 ; 5.970 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 6.135 ; 6.095 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 7.134 ; 7.126 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 6.294 ; 6.284 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 5.870 ; 5.915 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 5.860 ; 5.859 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 5.882 ; 5.885 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 5.776 ; 5.792 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 7.630 ; 7.708 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 5.757 ; 5.770 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 5.756 ; 5.773 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 5.931 ; 5.893 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 6.888 ; 6.881 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 6.084 ; 6.074 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 5.677 ; 5.719 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 5.667 ; 5.666 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 5.689 ; 5.691 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 5.587 ; 5.601 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 233.92 MHz ; 233.92 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.275 ; -453.639          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.298 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -272.000                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                               ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.275 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.887      ;
; -3.273 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.885      ;
; -3.272 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.884      ;
; -3.157 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.769      ;
; -3.155 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.767      ;
; -3.154 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.766      ;
; -3.144 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.083      ;
; -3.142 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.081      ;
; -3.141 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.080      ;
; -3.109 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.723      ;
; -3.108 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.035      ;
; -3.033 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.972      ;
; -3.031 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.970      ;
; -3.030 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.969      ;
; -3.028 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.640      ;
; -3.027 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.966      ;
; -3.026 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.638      ;
; -3.026 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.965      ;
; -3.025 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.637      ;
; -3.025 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.964      ;
; -3.024 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.963      ;
; -3.024 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.963      ;
; -3.023 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.962      ;
; -3.015 ; spwstream:inst1|r.txfifo_rvalid                          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.941      ;
; -3.009 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.948      ;
; -3.007 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.946      ;
; -3.006 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.945      ;
; -2.991 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.605      ;
; -2.978 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.095     ; 3.878      ;
; -2.962 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.574      ;
; -2.960 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.572      ;
; -2.959 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.571      ;
; -2.956 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.894      ;
; -2.954 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.892      ;
; -2.953 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.891      ;
; -2.916 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.528      ;
; -2.914 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.526      ;
; -2.914 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.526      ;
; -2.913 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.525      ;
; -2.912 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.524      ;
; -2.911 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.382     ; 3.524      ;
; -2.911 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.523      ;
; -2.908 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.281      ; 4.184      ;
; -2.903 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started      ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.281      ; 4.179      ;
; -2.900 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.839      ;
; -2.898 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.837      ;
; -2.897 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.836      ;
; -2.894 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.833      ;
; -2.892 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.831      ;
; -2.891 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.830      ;
; -2.882 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.809      ;
; -2.881 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.808      ;
; -2.863 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.779      ;
; -2.862 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.476      ;
; -2.860 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.095     ; 3.760      ;
; -2.859 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.775      ;
; -2.859 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.775      ;
; -2.847 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; 0.232      ; 4.074      ;
; -2.828 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[0]       ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.442      ;
; -2.828 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[1]       ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.442      ;
; -2.828 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[2]       ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.442      ;
; -2.817 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.758      ;
; -2.816 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.256      ; 4.067      ;
; -2.806 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.256      ; 4.057      ;
; -2.800 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.739      ;
; -2.799 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.738      ;
; -2.798 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.737      ;
; -2.797 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.736      ;
; -2.797 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.736      ;
; -2.796 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[3]        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.723      ;
; -2.796 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.735      ;
; -2.796 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.410      ;
; -2.795 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[5]        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.722      ;
; -2.794 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[6]        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.721      ;
; -2.793 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.382     ; 3.406      ;
; -2.791 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Ready      ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.717      ;
; -2.790 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.730      ;
; -2.788 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.714      ;
; -2.768 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.281      ; 4.044      ;
; -2.764 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.691      ;
; -2.763 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.690      ;
; -2.763 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.375      ;
; -2.759 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.371      ;
; -2.759 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.383     ; 3.371      ;
; -2.756 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.284      ; 4.035      ;
; -2.753 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.284      ; 4.032      ;
; -2.750 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.364      ;
; -2.748 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.381     ; 3.362      ;
; -2.736 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; 0.232      ; 3.963      ;
; -2.735 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.676      ;
; -2.735 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.676      ;
; -2.735 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.651      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[3]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[0]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[3]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[0]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.734 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.675      ;
; -2.733 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]      ; CLK          ; CLK         ; 1.000        ; -0.060     ; 3.668      ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; spwstream:inst1|r.txpacket                                                             ; spwstream:inst1|r.txpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; spwstream:inst|r.txpacket                                                              ; spwstream:inst|r.txpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.511      ;
; 0.312 ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|r.rxpacket                                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|r.rxeep                                                                ; spwstream:inst1|r.rxeep                                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|r.txdiscard                                                            ; spwstream:inst1|r.txdiscard                                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|r.txdiscard                                                             ; spwstream:inst|r.txdiscard                                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|r.rxpacket                                                              ; spwstream:inst|r.rxpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|r.rxeep                                                                 ; spwstream:inst|r.rxeep                                                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.530      ;
; 0.335 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[7]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[5]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[2]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[0]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_do                                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.546      ;
; 0.357 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbit    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                     ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.557      ;
; 0.366 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.565      ;
; 0.371 ; spwstream:inst1|spwrecv:recv_inst|r.rxchar                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.570      ;
; 0.390 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.589      ;
; 0.391 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.590      ;
; 0.396 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[4]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.595      ;
; 0.396 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[3]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.595      ;
; 0.396 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.595      ;
; 0.398 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.597      ;
; 0.400 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.599      ;
; 0.400 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.599      ;
; 0.401 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.600      ;
; 0.404 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.603      ;
; 0.406 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.605      ;
; 0.407 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.606      ;
; 0.408 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.607      ;
; 0.409 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.608      ;
; 0.412 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.611      ;
; 0.423 ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.622      ;
; 0.433 ; spwstream:inst|r.txfifo_raddr[5]                                                       ; spwstream:inst|r.txfifo_raddr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.381      ; 0.958      ;
; 0.436 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.634      ;
; 0.445 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.417      ; 1.006      ;
; 0.446 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.417      ; 1.007      ;
; 0.456 ; spwstream:inst|r.txfifo_raddr[10]                                                      ; spwstream:inst|r.txfifo_raddr[10]                                                      ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.668      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxeep                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txdiscard                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_rvalid                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.errcred            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Run        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Started    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timerdone          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.xmit_fct_in        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bit_seen           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.control            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.erresc             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.errpar             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.escaped            ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SpWR_linkstart ; CLK        ; 3.023 ; 3.409 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; 2.985 ; 3.319 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SpWR_linkstart ; CLK        ; -2.165 ; -2.504 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; -1.692 ; -2.060 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 7.056 ; 7.035 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 5.330 ; 5.341 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 5.335 ; 5.338 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 5.476 ; 5.470 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 6.431 ; 6.382 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 5.643 ; 5.624 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 5.258 ; 5.268 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 5.254 ; 5.251 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 5.263 ; 5.243 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 5.169 ; 5.165 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 6.846 ; 6.827 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 5.143 ; 5.153 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 5.148 ; 5.151 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 5.283 ; 5.277 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 6.198 ; 6.151 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 5.443 ; 5.425 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 5.073 ; 5.083 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 5.070 ; 5.067 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 5.079 ; 5.059 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 4.989 ; 4.984 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.604 ; -192.217          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -288.504                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                               ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.604 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.356      ;
; -1.600 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.352      ;
; -1.600 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.352      ;
; -1.553 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.496      ;
; -1.530 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.479      ;
; -1.526 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.475      ;
; -1.526 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.475      ;
; -1.525 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.278      ;
; -1.525 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.277      ;
; -1.521 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.273      ;
; -1.521 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.273      ;
; -1.495 ; spwstream:inst1|r.txfifo_rvalid                          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.437      ;
; -1.462 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.214      ;
; -1.462 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.411      ;
; -1.461 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.609      ;
; -1.461 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.410      ;
; -1.460 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.409      ;
; -1.459 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started      ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.607      ;
; -1.458 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.210      ;
; -1.458 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.210      ;
; -1.458 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.407      ;
; -1.458 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[3]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.407      ;
; -1.457 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[1]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.406      ;
; -1.456 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.405      ;
; -1.456 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[5]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.405      ;
; -1.452 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.401      ;
; -1.448 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.397      ;
; -1.448 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[0]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.397      ;
; -1.446 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.199      ;
; -1.434 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[0]       ; CLK          ; CLK         ; 1.000        ; -0.233     ; 2.188      ;
; -1.434 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[1]       ; CLK          ; CLK         ; 1.000        ; -0.233     ; 2.188      ;
; -1.434 ; spwstream:inst|r.txfifo_rvalid                           ; spwstream:inst|spwlink:link_inst|r.tx_credit[2]       ; CLK          ; CLK         ; 1.000        ; -0.233     ; 2.188      ;
; -1.414 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.060     ; 2.341      ;
; -1.412 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.164      ;
; -1.408 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.160      ;
; -1.408 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.160      ;
; -1.407 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.356      ;
; -1.406 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.159      ;
; -1.405 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.338      ;
; -1.403 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.352      ;
; -1.403 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.352      ;
; -1.401 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.334      ;
; -1.401 ; spwstream:inst|spwrecv:recv_inst|r.errpar                ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.334      ;
; -1.381 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.324      ;
; -1.381 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.324      ;
; -1.381 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.133      ;
; -1.380 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.132      ;
; -1.377 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.129      ;
; -1.377 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.129      ;
; -1.376 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.128      ;
; -1.376 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.128      ;
; -1.373 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.322      ;
; -1.371 ; spwstream:inst|spwlink:link_inst|r.timercnt[3]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.124      ;
; -1.369 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[4]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.318      ;
; -1.367 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run          ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.515      ;
; -1.361 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.311      ;
; -1.358 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.308      ;
; -1.358 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.308      ;
; -1.357 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.307      ;
; -1.341 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.txclken   ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]      ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.286      ;
; -1.340 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.478      ;
; -1.340 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.464      ;
; -1.340 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.092      ;
; -1.339 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started      ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]      ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.284      ;
; -1.336 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.088      ;
; -1.336 ; spwstream:inst|spwlink:link_inst|r.timercnt[7]           ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.235     ; 2.088      ;
; -1.336 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]  ; spwstream:inst|r.txfifo_rvalid                        ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.474      ;
; -1.335 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[5]        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[6]        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset ; CLK          ; CLK         ; 1.000        ; -0.060     ; 2.262      ;
; -1.334 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.timercnt[3]        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.277      ;
; -1.333 ; spwstream:inst|spwlink:link_inst|r.timercnt[4]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.283      ;
; -1.331 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.264      ;
; -1.327 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.260      ;
; -1.327 ; spwstream:inst|spwrecv:recv_inst|r.erresc                ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.260      ;
; -1.327 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[1]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.080      ;
; -1.324 ; spwstream:inst|spwlink:link_inst|r.timercnt[2]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.077      ;
; -1.322 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.164      ; 2.473      ;
; -1.322 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0] ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.164      ; 2.473      ;
; -1.318 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.267      ;
; -1.316 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Started    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.265      ;
; -1.314 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.263      ;
; -1.314 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[2]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.263      ;
; -1.312 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.261      ;
; -1.312 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[6]            ; spwstream:inst|spwlink:link_inst|r.state.S_Run        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.261      ;
; -1.311 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]  ; spwstream:inst|spwlink:link_inst|r.rx_credit[5]       ; CLK          ; CLK         ; 1.000        ; 0.153      ; 2.451      ;
; -1.307 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_Ready      ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.249      ;
; -1.307 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]  ; spwstream:inst|spwlink:link_inst|r.rx_credit[5]       ; CLK          ; CLK         ; 1.000        ; 0.153      ; 2.447      ;
; -1.305 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.timercnt[5]        ; CLK          ; CLK         ; 1.000        ; 0.153      ; 2.445      ;
; -1.305 ; spwstream:inst|spwrecv:recv_inst|r.disccnt[7]            ; spwstream:inst|spwlink:link_inst|r.timercnt[6]        ; CLK          ; CLK         ; 1.000        ; 0.153      ; 2.445      ;
; -1.302 ; spwstream:inst|spwlink:link_inst|r.timercnt[5]           ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait  ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.244      ;
; -1.302 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timercnt[7]        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.245      ;
; -1.302 ; spwstream:inst|spwlink:link_inst|r.timercnt[6]           ; spwstream:inst|spwlink:link_inst|r.timerdone          ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.245      ;
; -1.294 ; spwstream:inst|spwlink:link_inst|r.timercnt[1]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.245      ;
; -1.290 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting   ; spwstream:inst1|r.txfifo_rvalid                       ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.438      ;
; -1.288 ; spwstream:inst|spwlink:link_inst|r.timercnt[8]           ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.041      ;
; -1.285 ; spwstream:inst|spwlink:link_inst|r.timercnt[10]          ; spwstream:inst|spwlink:link_inst|r.timercnt[4]        ; CLK          ; CLK         ; 1.000        ; -0.234     ; 2.038      ;
; -1.283 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]           ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.234      ;
+--------+----------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait                                  ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready                                      ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst1|r.txpacket                                                             ; spwstream:inst1|r.txpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; spwstream:inst|spwlink:link_inst|r.timerdone                                           ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst|r.txpacket                                                              ; spwstream:inst|r.txpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorWait                                   ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; spwstream:inst|spwlink:link_inst|r.state.S_Ready                                       ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; spwstream:inst|spwlink:link_inst|r.state.S_ErrorReset                                  ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; spwstream:inst1|spwrecv:recv_inst|r.escaped                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; spwstream:inst1|spwrecv:recv_inst|r.erresc                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; spwstream:inst1|spwrecv:recv_inst|r.errpar                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|r.rxpacket                                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst1|r.rxeep                                                                ; spwstream:inst1|r.rxeep                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; spwstream:inst|spwrecv:recv_inst|r.erresc                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; spwstream:inst|spwrecv:recv_inst|r.errpar                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; spwstream:inst|spwrecv:recv_inst|r.null_seen                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; spwstream:inst|spwrecv:recv_inst|r.control                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; spwstream:inst1|spwlink:link_inst|r.timerdone                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; spwstream:inst1|spwlink:link_inst|r.state.S_Started                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; spwstream:inst1|spwlink:link_inst|r.state.S_Run                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; spwstream:inst1|spwlink:link_inst|r.errcred                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|r.txdiscard                                                            ; spwstream:inst1|r.txdiscard                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; spwstream:inst|spwrecv:recv_inst|r.parity                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; spwstream:inst|spwrecv:recv_inst|r.escaped                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; spwstream:inst|spwlink:link_inst|r.state.S_Connecting                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; spwstream:inst|spwlink:link_inst|r.state.S_Run                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[3]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|r.txdiscard                                                             ; spwstream:inst|r.txdiscard                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; spwstream:inst|spwlink:link_inst|r.tx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|r.rxpacket                                                              ; spwstream:inst|r.rxpacket                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|r.rxeep                                                                 ; spwstream:inst|r.rxeep                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; spwstream:inst|spwlink:link_inst|r.errcred                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; spwstream:inst|spwlink:link_inst|r.state.S_Started                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[1]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[8]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[7]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[5]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[2]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spwstream:inst|spwrecv:recv_inst|r.bitshift[1]                                         ; spwstream:inst|spwrecv:recv_inst|r.bitshift[0]                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                              ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_do                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_data                                ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                              ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|spw_so                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2   ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbit    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid ; spwstream:inst1|spwrecv:recv_inst|r.null_seen                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; spwstream:inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                     ; spwstream:inst1|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.213 ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]                                        ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.333      ;
; 0.222 ; spwstream:inst1|spwrecv:recv_inst|r.rxchar                                             ; spwstream:inst1|r.rxpacket                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.343      ;
; 0.237 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.358      ;
; 0.238 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.control                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.359      ;
; 0.239 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[3]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.359      ;
; 0.239 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.360      ;
; 0.241 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[2]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.361      ;
; 0.243 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.364      ;
; 0.244 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[4]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.364      ;
; 0.244 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.parity                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.365      ;
; 0.245 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[9]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.365      ;
; 0.246 ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[0]                                           ; spwstream:inst|spwrecv:recv_inst|r.bitcnt[6]                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.366      ;
; 0.248 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.369      ;
; 0.248 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.369      ;
; 0.250 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.371      ;
; 0.250 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.371      ;
; 0.252 ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]                                          ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3    ; spwstream:inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                             ; spwstream:inst1|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[0]                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; spwstream:inst|r.txfifo_raddr[10]                                                      ; spwstream:inst|r.txfifo_raddr[10]                                                      ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.384      ;
; 0.258 ; spwstream:inst|r.txfifo_raddr[5]                                                       ; spwstream:inst|r.txfifo_raddr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.575      ;
; 0.258 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.257      ; 0.599      ;
; 0.258 ; spwstream:inst|spwrecv:recv_inst|r.rxchar                                              ; spwstream:inst|spwlink:link_inst|r.rx_credit[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.257      ; 0.599      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxeep                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfifo_waddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.rxroom[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txdiscard                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[8]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_raddr[9]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfifo_rvalid                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txfull                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|r.txpacket                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.errcred            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.rx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Connecting ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorReset ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_ErrorWait  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Ready      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Run        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.state.S_Started    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timercnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.timerdone          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.tx_credit[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwlink:link_inst|r.xmit_fct_in        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bit_seen           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitcnt[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.bitshift[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.control            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.disccnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.erresc             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.errpar             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; spwstream:inst1|spwrecv:recv_inst|r.escaped            ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SpWR_linkstart ; CLK        ; 1.900 ; 2.557 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; 1.880 ; 2.484 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SpWR_linkstart ; CLK        ; -1.364 ; -1.993 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; -1.120 ; -1.650 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 4.737 ; 4.917 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 3.473 ; 3.553 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 3.479 ; 3.555 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 3.654 ; 3.565 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 4.128 ; 4.273 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 3.657 ; 3.752 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 3.429 ; 3.504 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 3.495 ; 3.424 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 3.431 ; 3.499 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 3.374 ; 3.438 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 4.607 ; 4.782 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 3.356 ; 3.434 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 3.362 ; 3.436 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 3.530 ; 3.444 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 3.986 ; 4.126 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 3.533 ; 3.624 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 3.314 ; 3.386 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 3.377 ; 3.309 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 3.317 ; 3.382 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 3.262 ; 3.322 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.720   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -3.720   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -536.021 ; 0.0   ; 0.0      ; 0.0     ; -288.504            ;
;  CLK             ; -536.021 ; 0.000 ; N/A      ; N/A     ; -288.504            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SpWR_linkstart ; CLK        ; 3.432 ; 3.940 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; 3.414 ; 3.835 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SpWR_linkstart ; CLK        ; -1.364 ; -1.993 ; Rise       ; CLK             ;
; SpWT_linkstart ; CLK        ; -1.120 ; -1.650 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 7.850 ; 7.930 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 5.953 ; 5.968 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 5.952 ; 5.970 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 6.135 ; 6.095 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 7.134 ; 7.126 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 6.294 ; 6.284 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 5.870 ; 5.915 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 5.860 ; 5.859 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 5.882 ; 5.885 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 5.776 ; 5.792 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; SpWR_connecting ; CLK        ; 4.607 ; 4.782 ; Rise       ; CLK             ;
; SpWR_running    ; CLK        ; 3.356 ; 3.434 ; Rise       ; CLK             ;
; SpWR_started    ; CLK        ; 3.362 ; 3.436 ; Rise       ; CLK             ;
; SpWR_txrdy      ; CLK        ; 3.530 ; 3.444 ; Rise       ; CLK             ;
; SpWT_connecting ; CLK        ; 3.986 ; 4.126 ; Rise       ; CLK             ;
; SpWT_running    ; CLK        ; 3.533 ; 3.624 ; Rise       ; CLK             ;
; SpWT_started    ; CLK        ; 3.314 ; 3.386 ; Rise       ; CLK             ;
; SpWT_txrdy      ; CLK        ; 3.377 ; 3.309 ; Rise       ; CLK             ;
; pin_name1       ; CLK        ; 3.317 ; 3.382 ; Rise       ; CLK             ;
; pin_name2       ; CLK        ; 3.262 ; 3.322 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_name1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWT_started    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWT_connecting ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWT_running    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWT_txrdy      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWR_txrdy      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWR_running    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWR_connecting ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SpWR_started    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SpWT_linkstart          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SpWR_linkstart          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pin_name2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWT_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWT_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWT_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWR_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWR_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SpWR_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SpWR_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SpWR_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWT_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_txrdy      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_running    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SpWR_connecting ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SpWR_started    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 10544    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 10544    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun  2 18:35:48 2023
Info: Command: quartus_sta spacewire -c spacewire
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spacewire.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.720      -536.021 CLK 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.343         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -272.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.275
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.275      -453.639 CLK 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.298         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -272.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.604      -192.217 CLK 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -288.504 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Fri Jun  2 18:35:51 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


