# Workshop on RTL design using Verilog with SKY130 Technology

This repository contains all the information about RTL design using Verilog with SKY130 Technology that is builtin the 5-days Workshop.

## Workshop Flow
- Day - 1 : Introduction to Verilog RTL design and Synthesis
           
- Day - 2 : Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
           
- Day - 3 : Combinational and sequential optmizations
      
- Day - 4 : GLS, blocking vs non-blocking and Synthesis-Simulation mismatch

- Day - 5 : Optimization in synthesis

## Workshop Outcome
- Verilog RTL Design and Synthesis 
- Optimization in design
- Gate Level Simulation of the Synthesized Netlist
