

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_emac.h</div>  </div>
</div>
<div class="contents">
<a href="at91__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="comment">/*</span>
<a name="l00040"></a>00040 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00043"></a>00043 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00044"></a>00044 <span class="comment"> * are met:</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00047"></a>00047 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00048"></a>00048 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00049"></a>00049 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00050"></a>00050 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00051"></a>00051 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00052"></a>00052 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00053"></a>00053 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00054"></a>00054 <span class="comment"> *</span>
<a name="l00055"></a>00055 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00056"></a>00056 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00057"></a>00057 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00058"></a>00058 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00059"></a>00059 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00060"></a>00060 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00061"></a>00061 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00062"></a>00062 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00063"></a>00063 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00064"></a>00064 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00065"></a>00065 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00066"></a>00066 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00069"></a>00069 <span class="comment"> */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#ifndef AT91_EMAC_H</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define AT91_EMAC_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 
<a name="l00080"></a>00080 <span class="comment">/* \{ */</span>
<a name="l00081"></a><a class="code" href="at91__emac_8h.html#a66dd591cf316330dc8815aa15aca4ef9">00081</a> <span class="preprocessor">#define EMAC_NCR_OFF                0x00000000  ///&lt; Network control register offset.</span>
<a name="l00082"></a><a class="code" href="at91__emac_8h.html#ace303bb60c1bf51170cc93484581bbd0">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NCR    (*((reg32_t *)(EMAC_BASE +  EMAC_NCR_OFF)))  ///&lt; Network Control register address.</span>
<a name="l00083"></a><a class="code" href="at91__emac_8h.html#a5f2b45016ffe5163a18231d9a8b8277f">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LB                              0  ///&lt; PHY loopback.</span>
<a name="l00084"></a><a class="code" href="at91__emac_8h.html#a7b476d963cce635baf59442d24806404">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LLB                             1   ///&lt; EMAC loopback.</span>
<a name="l00085"></a><a class="code" href="at91__emac_8h.html#adf1424f24d640180eb1ee1cefc883ffb">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RE                              2  ///&lt; Receive enable.</span>
<a name="l00086"></a><a class="code" href="at91__emac_8h.html#a79776ab6f874ecd6be2c1056dca98884">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TE                              3  ///&lt; Transmit enable.</span>
<a name="l00087"></a><a class="code" href="at91__emac_8h.html#ac239f4167ea42a1fc3d0cebda5cb97c1">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MPE                             4  ///&lt; Management port enable.</span>
<a name="l00088"></a><a class="code" href="at91__emac_8h.html#ae1cc08b2cb598b88279e884d4f9ec247">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLRSTAT                         5  ///&lt; Clear statistics registers.</span>
<a name="l00089"></a><a class="code" href="at91__emac_8h.html#ad3b7583709b66831fb84e1ec00b8d95b">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_INCSTAT                         6  ///&lt; Increment statistics registers.</span>
<a name="l00090"></a><a class="code" href="at91__emac_8h.html#a85ca31b8edc1dad8949508a601ad2c5c">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_WESTAT                          7  ///&lt; Write enable for statistics registers.</span>
<a name="l00091"></a><a class="code" href="at91__emac_8h.html#ad5efb8ea8b3cff96e2abc3024cdedd1d">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BP                              8  ///&lt; Back pressure.</span>
<a name="l00092"></a><a class="code" href="at91__emac_8h.html#aeb90c331512003da7a51073da5a0071c">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TSTART                          9  ///&lt; Start Transmission.</span>
<a name="l00093"></a><a class="code" href="at91__emac_8h.html#ad5c088cd68ab805a9192592b55babbdb">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_THALT                          10  ///&lt; Transmission halt.</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00095"></a>00095 <span class="comment">//#define EMAC_TPFR                           11  ///&lt; Transmit pause frame.</span>
<a name="l00096"></a>00096 <span class="comment">//#define EMAC_TZQ                            12  ///&lt; Transmit zero quantum pause frame.</span>
<a name="l00097"></a>00097 <span class="comment">/* \} */</span>
<a name="l00098"></a>00098 
<a name="l00103"></a>00103 <span class="comment">/* \{ */</span>
<a name="l00104"></a><a class="code" href="at91__emac_8h.html#aa9cd034b179f9ea2a341af698c527d10">00104</a> <span class="preprocessor">#define EMAC_NCFGR_OFF              0x00000004  ///&lt; Network configuration register offset.</span>
<a name="l00105"></a><a class="code" href="at91__emac_8h.html#ac83e2b14fbd21b3bc1553b8943f15482">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NCFGR   (*((reg32_t *)(EMAC_BASE +  EMAC_NCFGR_OFF))) ///&lt; Network configuration register address.</span>
<a name="l00106"></a><a class="code" href="at91__emac_8h.html#a5728cd97b2ec3bea5164b93b7d8356b8">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SPD                             0  ///&lt; Speed, set for 100Mb.</span>
<a name="l00107"></a><a class="code" href="at91__emac_8h.html#a0903dc471f46250d1801615e451c5298">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FD                              1  ///&lt; Full duplex.</span>
<a name="l00108"></a><a class="code" href="at91__emac_8h.html#a158fe477539e872fe15e27760b8dad96">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_JFRAME                          3  ///&lt; Jumbo Frames.</span>
<a name="l00109"></a><a class="code" href="at91__emac_8h.html#a953c2f0ae5e753e68b50fd6eef561ebd">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CAF                             4  ///&lt; Copy all frames.</span>
<a name="l00110"></a><a class="code" href="at91__emac_8h.html#a8b4719a2ffbe6db8101093df7e36d107">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NBC                             5  ///&lt; No broadcast.</span>
<a name="l00111"></a><a class="code" href="at91__emac_8h.html#a8418a0cd8dde76af0266e69aa58775f3">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MTI                             6  ///&lt; Multicast hash event enable.</span>
<a name="l00112"></a><a class="code" href="at91__emac_8h.html#ad84cd7297e4a40633ea777ee0e99de7a">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_UNI                             7  ///&lt; Unicast hash enable.</span>
<a name="l00113"></a><a class="code" href="at91__emac_8h.html#aca15e5860356c975a1b06965a242cb99">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BIG                             8  ///&lt; Receive 1522 bytes.</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00115"></a>00115 <span class="comment">//#define EMAC_EAE                           9  ///&lt; External address match enable.</span>
<a name="l00116"></a><a class="code" href="at91__emac_8h.html#a58b47ae63c2f9abf1d5fe1e9ce48112f">00116</a> <span class="preprocessor">#define EMAC_CLK                    0x00000C00  ///&lt; Clock divider mask.</span>
<a name="l00117"></a><a class="code" href="at91__emac_8h.html#ac677df5e74e76a87a9c84479ebb3bccc">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_8             0x00000000  ///&lt; HCLK divided by 8.</span>
<a name="l00118"></a><a class="code" href="at91__emac_8h.html#a1543ab8c87e1d685d31c542eb9ad0414">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_16            0x00000400  ///&lt; HCLK divided by 16.</span>
<a name="l00119"></a><a class="code" href="at91__emac_8h.html#a037000aa8922969124eaf56ed6a59361">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_32            0x00000800  ///&lt; HCLK divided by 32.</span>
<a name="l00120"></a><a class="code" href="at91__emac_8h.html#a92c148f434218b10df79b2a600840209">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLK_HCLK_64            0x00000C00  ///&lt; HCLK divided by 64.</span>
<a name="l00121"></a><a class="code" href="at91__emac_8h.html#abf46971788b03c6d99d900032186e211">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RTY                            12  ///&lt; Retry test.</span>
<a name="l00122"></a><a class="code" href="at91__emac_8h.html#a54db37d1358d3f578bcf285e6ba503f2">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PAE                            13  ///&lt; Pause enable.</span>
<a name="l00123"></a><a class="code" href="at91__emac_8h.html#a3a7501dbce34c3e537e657d9d01deeac">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF                   0x0000C000  ///&lt; Receive buffer offset.</span>
<a name="l00124"></a><a class="code" href="at91__emac_8h.html#a4131da615b9429c67e34f24fd8685c56">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_0          0x00000000  ///&lt; No offset from start of receive buffer.</span>
<a name="l00125"></a><a class="code" href="at91__emac_8h.html#afadc991a12e571f2143a73799ca5e053">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_1          0x00004000  ///&lt; One byte offset from start of receive buffer.</span>
<a name="l00126"></a><a class="code" href="at91__emac_8h.html#a17de32b08236b821f0379521b5541a85">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_2          0x00008000  ///&lt; Two bytes offset from start of receive buffer.</span>
<a name="l00127"></a><a class="code" href="at91__emac_8h.html#a9a62a39447bdb0671eb4bc75663f3b72">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBOF_OFFSET_3          0x0000C000  ///&lt; Three bytes offset from start of receive buffer.</span>
<a name="l00128"></a><a class="code" href="at91__emac_8h.html#a8962a47e030ccf6f59d0efd85fa1053d">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLCE                           16  ///&lt; Receive length field checking enable.</span>
<a name="l00129"></a><a class="code" href="at91__emac_8h.html#ad353a2d909cf027f6d7733fe594f2289">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DRFCS                          17  ///&lt; Discard receive FCS.</span>
<a name="l00130"></a><a class="code" href="at91__emac_8h.html#aea5177966e2b52218653ae30f6b72042">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_EFRHD                          18  ///&lt; Allow receive during transmit in half duplex.</span>
<a name="l00131"></a><a class="code" href="at91__emac_8h.html#a3c302d672eac1c0198c9f4d99cf2ba96">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IRXFCS                         19  ///&lt; Ignore received FCS.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00133"></a>00133 
<a name="l00138"></a>00138 <span class="comment">/* \{ */</span>
<a name="l00139"></a><a class="code" href="at91__emac_8h.html#af5a27328f2af81d909faa21ac4698752">00139</a> <span class="preprocessor">#define EMAC_NSR_OFF                0x00000008  ///&lt; Network Status register offset.</span>
<a name="l00140"></a><a class="code" href="at91__emac_8h.html#a54235f26bbd72cd5337f44d3bab869b2">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_NSR    (*((reg32_t *)(EMAC_BASE +  EMAC_NSR_OFF)))  ///&lt; Network Status register address.</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00142"></a>00142 <span class="comment">//#define EMAC_LINKR                         0  ///&lt; .</span>
<a name="l00143"></a><a class="code" href="at91__emac_8h.html#aef54c11d901b518ed60756b927bce971">00143</a> <span class="preprocessor">#define EMAC_MDIO                            1  ///&lt; Status of MDIO input pin.</span>
<a name="l00144"></a><a class="code" href="at91__emac_8h.html#af59ec45bfa1966c8198c17e485c9fb8a">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDLE                            2  ///&lt; Set when PHY is running.</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00146"></a>00146 
<a name="l00150"></a>00150 <span class="comment">/* \{ */</span>
<a name="l00151"></a><a class="code" href="at91__emac_8h.html#afeea532dfd60805ff9550f1aec899981">00151</a> <span class="preprocessor">#define EMAC_TSR_OFF                0x00000014  ///&lt; Transmit Status register offset.</span>
<a name="l00152"></a><a class="code" href="at91__emac_8h.html#a018b6d5a56f5288b155f03f9614bc0ea">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TSR    (*((reg32_t *)(EMAC_BASE +  EMAC_TSR_OFF)))  ///&lt; Transmit Status register address.</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="at91__emac_8h.html#a326c22d139c476b24e1528589c7e6153">00154</a> <span class="preprocessor">#define EMAC_UBR                             0  ///&lt; Used bit read.</span>
<a name="l00155"></a><a class="code" href="at91__emac_8h.html#a59c7df9185f28f40bb00f002d0d9915a">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_COL                             1  ///&lt; Collision occurred.</span>
<a name="l00156"></a><a class="code" href="at91__emac_8h.html#a0095c75c1ceffa39ad8a8c673076b404">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLES                            2  ///&lt; Retry limit exceeded.</span>
<a name="l00157"></a><a class="code" href="at91__emac_8h.html#a2cdf8b9a91b253dc07ccda42bc7be449">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TGO                             3  ///&lt; Transmit active.</span>
<a name="l00158"></a><a class="code" href="at91__emac_8h.html#a29b76752ff398b2cdb70407fc5a21340">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BEX                             4  ///&lt; Buffers exhausted mid frame.</span>
<a name="l00159"></a><a class="code" href="at91__emac_8h.html#a870a7332ea0db1649b35737f7ebcd9cd">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_COMP                            5  ///&lt; Transmit complete.</span>
<a name="l00160"></a><a class="code" href="at91__emac_8h.html#aa14bd4eb7cb2e5771c287f3b127c0a78">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_UND                             6  ///&lt; Transmit underrun.</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00162"></a>00162 
<a name="l00167"></a>00167 <span class="comment">/* \{ */</span>
<a name="l00168"></a><a class="code" href="at91__emac_8h.html#a799aba395754a5eb6717ce957ea85ec8">00168</a> <span class="preprocessor">#define EMAC_RBQP_OFF               0x00000018  ///&lt; Receive buffer queue pointer.</span>
<a name="l00169"></a><a class="code" href="at91__emac_8h.html#a8cd087d097ebce1cdac58c04d69d6fe7">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RBQP   (*((reg32_t *)(EMAC_BASE +  EMAC_RBQP_OFF))) ///&lt; Receive buffer queue pointer.</span>
<a name="l00170"></a><a class="code" href="at91__emac_8h.html#a179861c3fe67e4958c609a2b26bbfa6b">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TBQP_OFF               0x0000001C  ///&lt; Transmit buffer queue pointer.</span>
<a name="l00171"></a><a class="code" href="at91__emac_8h.html#a09195938364b3fbeb04315cd2a796539">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TBQP   (*((reg32_t *)(EMAC_BASE +  EMAC_TBQP_OFF))) ///&lt; Transmit buffer queue pointer.</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00173"></a>00173 
<a name="l00177"></a>00177 <span class="comment">/* \{ */</span>
<a name="l00178"></a><a class="code" href="at91__emac_8h.html#aa01f0476bdc9fd85b03aee25a16e5585">00178</a> <span class="preprocessor">#define EMAC_RSR_OFF                0x00000020  ///&lt; Receive status register offset.</span>
<a name="l00179"></a><a class="code" href="at91__emac_8h.html#a9b67c87744f4cbcfb453895faa342f2c">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSR    (*((reg32_t *)(EMAC_BASE +  EMAC_RSR_OFF)))  ///&lt; Receive status register address.</span>
<a name="l00180"></a><a class="code" href="at91__emac_8h.html#a61ab514c9c5f382795df8fa667645243">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_BNA                             0  ///&lt; Buffer not available.</span>
<a name="l00181"></a><a class="code" href="at91__emac_8h.html#aa2d0554793ae9aa86fa4e7391faaae55">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REC                             1  ///&lt; Frame received.</span>
<a name="l00182"></a><a class="code" href="at91__emac_8h.html#a5a7b04b65ab808f17e5674cbbf35e5c0">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_OVR                             2  ///&lt; Receive overrun.</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00184"></a>00184 
<a name="l00186"></a>00186 <span class="comment">/* \{ */</span>
<a name="l00187"></a><a class="code" href="at91__emac_8h.html#a0320773dd099307d91ecdbafd4f52371">00187</a> <span class="preprocessor">#define EMAC_ISR_OFF                0x00000024  ///&lt; Status register offset.</span>
<a name="l00188"></a><a class="code" href="at91__emac_8h.html#a7f2015eec476e55cebcf7a1629071bfd">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ISR    (*((reg32_t *)(EMAC_BASE +  EMAC_ISR_OFF)))  ///&lt; Status register address.</span>
<a name="l00189"></a><a class="code" href="at91__emac_8h.html#abf36d0a14e219ff15b396a949d0b7df2">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IER_OFF                0x00000028  ///&lt; Enable register offset.</span>
<a name="l00190"></a><a class="code" href="at91__emac_8h.html#a3c18ef69a8cf2eccb6c005edff7409cd">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IER    (*((reg32_t *)(EMAC_BASE +  EMAC_IER_OFF)))  ///&lt; Enable register address.</span>
<a name="l00191"></a><a class="code" href="at91__emac_8h.html#a52fd039c2e0ddbf5ad08c0d46381c181">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDR_OFF                0x0000002C  ///&lt; Disable register offset.</span>
<a name="l00192"></a><a class="code" href="at91__emac_8h.html#a51c4d668d1e91b17e947ffb95b938256">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IDR    (*((reg32_t *)(EMAC_BASE +  EMAC_IDR_OFF)))  ///&lt; Disable register address.</span>
<a name="l00193"></a><a class="code" href="at91__emac_8h.html#a4fbf6f796210c38f5125c9daf1896dca">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IMR_OFF                0x00000030  ///&lt; Mask register offset.</span>
<a name="l00194"></a><a class="code" href="at91__emac_8h.html#a2aaff95ad744632ee60684a7cb7b302d">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IMR    (*((reg32_t *)(EMAC_BASE +  EMAC_IMR_OFF)))  ///&lt; Mask register address.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a><a class="code" href="at91__emac_8h.html#a220ca96dd272b3c3ae2eae63e5dcfb65">00196</a> <span class="preprocessor">#define EMAC_MFD                             0  ///&lt; Management frame done.</span>
<a name="l00197"></a><a class="code" href="at91__emac_8h.html#a00b3b4d6c82722f072d43b4897b1d5b4">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RCOMP                           1  ///&lt; Receive complete.</span>
<a name="l00198"></a><a class="code" href="at91__emac_8h.html#a6bb155fbdb09246fee543e4344531987">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RXUBR                           2  ///&lt; Receive used bit read.</span>
<a name="l00199"></a><a class="code" href="at91__emac_8h.html#af76ade3f184250bfc72fb405e7923f61">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TXUBR                           3  ///&lt; Transmit used bit read.</span>
<a name="l00200"></a><a class="code" href="at91__emac_8h.html#a9fddb7ee91865b94975018e78eaa3edb">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUND                            4  ///&lt; Ethernet transmit buffer underrun.</span>
<a name="l00201"></a><a class="code" href="at91__emac_8h.html#ab99948d733abd8db4c668713eb6c96dd">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLEX                            5  ///&lt; Retry limit exceeded.</span>
<a name="l00202"></a><a class="code" href="at91__emac_8h.html#a7e6a5ae18b3ec7e779bb1eb18800efc8">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TXERR                           6  ///&lt; Transmit error.</span>
<a name="l00203"></a><a class="code" href="at91__emac_8h.html#ac0b07408475b45693d0406d972a758db">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TCOMP                           7  ///&lt; Transmit complete.</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">//Not in sam7x</span>
<a name="l00205"></a>00205 <span class="comment">//#define EMAC_LINK                          8  ///&lt; .</span>
<a name="l00206"></a><a class="code" href="at91__emac_8h.html#ac3b4c5cd2065bc15369e824d0f2bcb63">00206</a> <span class="preprocessor">#define EMAC_ROVR                           10  ///&lt; Receive overrun.</span>
<a name="l00207"></a><a class="code" href="at91__emac_8h.html#af028d1e76ee644c467bd4899d6f48018">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRESP                          11  ///&lt; DMA bus error.</span>
<a name="l00208"></a><a class="code" href="at91__emac_8h.html#a3e154a39cedad7e6cdb80a3ddcfed508">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PFR                            12  ///&lt; Pause frame received.</span>
<a name="l00209"></a><a class="code" href="at91__emac_8h.html#af8a9bb51d86476a981881acb417bf1b8">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTZ                            13  ///&lt; Pause time zero.</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00211"></a>00211 
<a name="l00216"></a>00216 <span class="comment">/* \{ */</span>
<a name="l00217"></a><a class="code" href="at91__emac_8h.html#afbee17919d6039165c93c9f1491a6c4a">00217</a> <span class="preprocessor">#define EMAC_MAN_OFF                0x00000034  ///&lt; PHY maintenance register offset.</span>
<a name="l00218"></a><a class="code" href="at91__emac_8h.html#a38a80fc41435d8a92627b1c1819634bc">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MAN    (*((reg32_t *)(EMAC_BASE +  EMAC_MAN_OFF)))  ///&lt; PHY maintenance register address.</span>
<a name="l00219"></a><a class="code" href="at91__emac_8h.html#abb3be844e280781d33268ade6f08356b">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DATA                   0x0000FFFF  ///&lt; PHY data mask.</span>
<a name="l00220"></a><a class="code" href="at91__emac_8h.html#a2e961f7d80ffe0404d9d3c1e727a2af3">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CODE                   0x00020000  ///&lt; Fixed value.</span>
<a name="l00221"></a><a class="code" href="at91__emac_8h.html#ae6bb512d224720ff0973b797ef8e35d6">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REGA                   0x007C0000  ///&lt; PHY register address mask.</span>
<a name="l00222"></a><a class="code" href="at91__emac_8h.html#afcb207c4e0045023cbc7f8b17f3e8bfc">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REGA_SHIFT                     18  ///&lt; PHY register address mask.</span>
<a name="l00223"></a><a class="code" href="at91__emac_8h.html#a43c440b8a2d08709808299e34a753a1f">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PHYA                   0x0F800000  ///&lt; PHY address mask.</span>
<a name="l00224"></a><a class="code" href="at91__emac_8h.html#a7ff137c8c9b84e8402dc26c578c55133">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PHYA_SHIFT                     23  ///&lt; PHY address mask.</span>
<a name="l00225"></a><a class="code" href="at91__emac_8h.html#a642661abb1c622da8885c72341dfd12b">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW                     0x30000000  ///&lt; PHY read/write command mask.</span>
<a name="l00226"></a><a class="code" href="at91__emac_8h.html#a50f0a862de22ea6743c086616030901c">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW_READ                0x20000000  ///&lt; PHY read command.</span>
<a name="l00227"></a><a class="code" href="at91__emac_8h.html#a19a9e0a86c1b3018d35f383c0ebdfc65">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RW_WRITE               0x10000000  ///&lt; PHY write command.</span>
<a name="l00228"></a><a class="code" href="at91__emac_8h.html#ab442599f41c89d751be649b08b203358">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SOF                    0x40000000  ///&lt; Fixed value.</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00230"></a>00230 
<a name="l00235"></a>00235 <span class="comment">/* \{ */</span>
<a name="l00236"></a><a class="code" href="at91__emac_8h.html#acadcc69bdcc2de4b92a3f90b44e95728">00236</a> <span class="preprocessor">#define EMAC_PTR_OFF                0x00000038  ///&lt; Pause time register offset.</span>
<a name="l00237"></a><a class="code" href="at91__emac_8h.html#aa19ab9a71e9c8490279e0c0ad08b458a">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTR    (*((reg32_t *)(EMAC_BASE +  EMAC_PTR_OFF)))  ///&lt; Pause time register address.</span>
<a name="l00238"></a><a class="code" href="at91__emac_8h.html#abe880fc19b6600c95856051fc12fd5bb">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PTIME                  0x0000FFFF  ///&lt; Pause time mask.</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00240"></a>00240 
<a name="l00244"></a>00244 <span class="comment">/* \{ */</span>
<a name="l00245"></a><a class="code" href="at91__emac_8h.html#a87bf4f79ceeeffb35a2f7279b65721ba">00245</a> <span class="preprocessor">#define EMAC_PFRR_OFF               0x0000003C  ///&lt; Pause frames received register offset.</span>
<a name="l00246"></a><a class="code" href="at91__emac_8h.html#acd04157498078a4a12013bd0708980b6">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PFRR  (*((reg32_t *)(EMAC_BASE +  EMAC_PFRR_OFF)))  ///&lt; Pause frames received register address.</span>
<a name="l00247"></a><a class="code" href="at91__emac_8h.html#a62c77756712e5461c2375b66be93279a">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FTO_OFF                0x00000040  ///&lt; Frames transmitted OK register offset.</span>
<a name="l00248"></a><a class="code" href="at91__emac_8h.html#a7ea6da1248903c7952d7d4094b9d8b7a">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FTO    (*((reg32_t *)(EMAC_BASE +  EMAC_FTO_OFF)))  ///&lt; Frames transmitted OK register address.</span>
<a name="l00249"></a><a class="code" href="at91__emac_8h.html#a838246d133be42723d5a110756223704">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SCF_OFF                0x00000044  ///&lt; Single collision frame register offset.</span>
<a name="l00250"></a><a class="code" href="at91__emac_8h.html#a70653fa5da630919db2cb8271f2d9829">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SCF    (*((reg32_t *)(EMAC_BASE +  EMAC_SCF_OFF)))  ///&lt; Single collision frame register address.</span>
<a name="l00251"></a><a class="code" href="at91__emac_8h.html#af977fda7467847e7894ee2b973cd19cb">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MCF_OFF                0x00000048  ///&lt; Multiple collision frame register offset.</span>
<a name="l00252"></a><a class="code" href="at91__emac_8h.html#a6e2064c28e40a2056894a7c97d44ddd1">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MCF    (*((reg32_t *)(EMAC_BASE +  EMAC_MCF_OFF)))  ///&lt; Multiple collision frame register address.</span>
<a name="l00253"></a><a class="code" href="at91__emac_8h.html#a1ae8081798cb4e94b96e881eea4befaa">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRO_OFF                0x0000004C  ///&lt; Frames received OK register offset.</span>
<a name="l00254"></a><a class="code" href="at91__emac_8h.html#a1b1efc5af7d3229c42e928f707c89993">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRO    (*((reg32_t *)(EMAC_BASE +  EMAC_FRO_OFF)))  ///&lt; Frames received OK register address.</span>
<a name="l00255"></a><a class="code" href="at91__emac_8h.html#ad3d01737e896ed330afd3dace1e66d76">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FCSE_OFF               0x00000050  ///&lt; Frame check sequence error register offset.</span>
<a name="l00256"></a><a class="code" href="at91__emac_8h.html#a71b642519a59230afd17f5e0c7f68db0">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FCSE   (*((reg32_t *)(EMAC_BASE +  EMAC_FCSE_OFF))) ///&lt; Frame check sequence error register address.</span>
<a name="l00257"></a><a class="code" href="at91__emac_8h.html#ad1dcd2a4a993bd7e970331c401dba364">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ALE_OFF                0x00000054  ///&lt; Alignment error register offset.</span>
<a name="l00258"></a><a class="code" href="at91__emac_8h.html#a0daa9b748559056d49718bb4910e7649">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ALE    (*((reg32_t *)(EMAC_BASE +  EMAC_ALE_OFF)))  ///&lt; Alignment error register address.</span>
<a name="l00259"></a><a class="code" href="at91__emac_8h.html#a99b6ecec9fcba0825595b0316064b86d">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DTF_OFF                0x00000058  ///&lt; Deferred transmission frame register offset.</span>
<a name="l00260"></a><a class="code" href="at91__emac_8h.html#a502497931c0d807d392f3d0e306fa43c">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DTF    (*((reg32_t *)(EMAC_BASE +  EMAC_DTF_OFF)))  ///&lt; Deferred transmission frame register address.</span>
<a name="l00261"></a><a class="code" href="at91__emac_8h.html#af48b24768db1a7a787ba84061a1e3193">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LCOL_OFF               0x0000005C  ///&lt; Late collision register offset.</span>
<a name="l00262"></a><a class="code" href="at91__emac_8h.html#a06915ff3f0e80e38cc8d92f814d6759f">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LCOL   (*((reg32_t *)(EMAC_BASE +  EMAC_LCOL_OFF))) ///&lt; Late collision register address.</span>
<a name="l00263"></a><a class="code" href="at91__emac_8h.html#a3839ba9419b55dcb12a82e62ca144f3c">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ECOL_OFF               0x00000060  ///&lt; Excessive collision register offset.</span>
<a name="l00264"></a><a class="code" href="at91__emac_8h.html#ab09d4197b2882531151d64bcf318238a">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ECOL   (*((reg32_t *)(EMAC_BASE +  EMAC_ECOL_OFF))) ///&lt; Excessive collision register address.</span>
<a name="l00265"></a><a class="code" href="at91__emac_8h.html#af184c7958418f19c8dbb96a4ba877050">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUNDR_OFF              0x00000064  ///&lt; Transmit underrun error register offset.</span>
<a name="l00266"></a><a class="code" href="at91__emac_8h.html#a696ce0a1e37843eaad0b221f3c70b3a1">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TUNDR (*((reg32_t *)(EMAC_BASE +  EMAC_TUNDR_OFF))) ///&lt; Transmit underrun error register address.</span>
<a name="l00267"></a><a class="code" href="at91__emac_8h.html#acfa98816a5e673191a64682bce4595df">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CSE_OFF                0x00000068  ///&lt; Carrier sense error register offset.</span>
<a name="l00268"></a><a class="code" href="at91__emac_8h.html#aec7187645b2891cc797c9ac2b4d3e52a">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CSE    (*((reg32_t *)(EMAC_BASE +  EMAC_CSE_OFF)))  ///&lt; Carrier sense error register address.</span>
<a name="l00269"></a><a class="code" href="at91__emac_8h.html#ad94223b460d419aad79ef986fde68b02">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RRE_OFF                0x0000006C  ///&lt; Receive resource error register offset.</span>
<a name="l00270"></a><a class="code" href="at91__emac_8h.html#a709e5588fd7b2991fc82631c332af313">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RRE    (*((reg32_t *)(EMAC_BASE +  EMAC_RRE_OFF)))  ///&lt; Receive resource error register address.</span>
<a name="l00271"></a><a class="code" href="at91__emac_8h.html#a07421b56220ee3f6cc2c9ef3084215d9">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ROV_OFF                0x00000070  ///&lt; Receive overrun errors register offset.</span>
<a name="l00272"></a><a class="code" href="at91__emac_8h.html#aa7e0fd9f5846406f6a19bf55784cc6a7">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ROV    (*((reg32_t *)(EMAC_BASE +  EMAC_ROV_OFF)))  ///&lt; Receive overrun errors register address.</span>
<a name="l00273"></a><a class="code" href="at91__emac_8h.html#a0a8b66d8767fc851d88575054918fd5a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSE_OFF                0x00000074  ///&lt; Receive symbol errors register offset.</span>
<a name="l00274"></a><a class="code" href="at91__emac_8h.html#a727b1c948a274b579793e11589c58114">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RSE    (*((reg32_t *)(EMAC_BASE +  EMAC_RSE_OFF)))  ///&lt; Receive symbol errors register address.</span>
<a name="l00275"></a><a class="code" href="at91__emac_8h.html#aafdc0bd2526af006d0fe511287eaee37">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ELE_OFF                0x00000078  ///&lt; Excessive length errors register offset.</span>
<a name="l00276"></a><a class="code" href="at91__emac_8h.html#ad5dc46cba19c369299f62fb099e1da9a">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ELE    (*((reg32_t *)(EMAC_BASE +  EMAC_ELE_OFF)))  ///&lt; Excessive length errors register address.</span>
<a name="l00277"></a><a class="code" href="at91__emac_8h.html#ae34ab4c1657ce8323e4b5f8b77df85f4">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RJA_OFF                0x0000007C  ///&lt; Receive jabbers register offset.</span>
<a name="l00278"></a><a class="code" href="at91__emac_8h.html#af675d99f134893a2535246cefa061efe">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RJA    (*((reg32_t *)(EMAC_BASE +  EMAC_RJA_OFF)))  ///&lt; Receive jabbers register address.</span>
<a name="l00279"></a><a class="code" href="at91__emac_8h.html#a4f3b32f82a763287af01afe59265689e">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USF_OFF                0x00000080  ///&lt; Undersize frames register offset.</span>
<a name="l00280"></a><a class="code" href="at91__emac_8h.html#a53b256ff3fdbbf65e6f6efe54e81335a">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USF    (*((reg32_t *)(EMAC_BASE +  EMAC_USF_OFF)))  ///&lt; Undersize frames register address.</span>
<a name="l00281"></a><a class="code" href="at91__emac_8h.html#a57c3410437b551c660ca4f0ef0371042">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STE_OFF                0x00000084  ///&lt; SQE test error register offset.</span>
<a name="l00282"></a><a class="code" href="at91__emac_8h.html#afc523b14a1b0f8f0aa529f7dc9ddc894">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STE    (*((reg32_t *)(EMAC_BASE +  EMAC_STE_OFF)))  ///&lt; SQE test error register address.</span>
<a name="l00283"></a><a class="code" href="at91__emac_8h.html#a2f72c88d954c83351c32a83096af86df">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLE_OFF                0x00000088  ///&lt; Receive length field mismatch register offset.</span>
<a name="l00284"></a><a class="code" href="at91__emac_8h.html#a5f506e4116a536a487203e866364cccf">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RLE    (*((reg32_t *)(EMAC_BASE +  EMAC_RLE_OFF)))  ///&lt; Receive length field mismatch register address.</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00286"></a>00286 <span class="comment">//#define EMAC_TPF_OFF                0x0000008C  ///&lt; Transmitted pause frames register offset.</span>
<a name="l00287"></a>00287 <span class="comment">//#define EMAC_TPF    (*((reg32_t *)(EMAC_BASE +  EMAC_TPF_OFF)  ///&lt; Transmitted pause frames register address.</span>
<a name="l00288"></a>00288 <span class="comment">/* \} */</span>
<a name="l00289"></a>00289 
<a name="l00294"></a>00294 <span class="comment">/* \{ */</span>
<a name="l00295"></a><a class="code" href="at91__emac_8h.html#a57a9e1d475920d19546798c1ca6b4dc5">00295</a> <span class="preprocessor">#define EMAC_HRB_OFF                0x00000090  ///&lt; Hash address bottom[31:0].</span>
<a name="l00296"></a><a class="code" href="at91__emac_8h.html#a1e5504d4f8543bc3eb71c6c2b56d1b8b">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRB    (*((reg32_t *)(EMAC_BASE +  EMAC_HRB_OFF)))  ///&lt; Hash address bottom[31:0].</span>
<a name="l00297"></a><a class="code" href="at91__emac_8h.html#a66cdd6cb00e8193e51270d598d2a7689">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRT_OFF                0x00000094  ///&lt; Hash address top[63:32].</span>
<a name="l00298"></a><a class="code" href="at91__emac_8h.html#a696bba0a4318dbff55235c5eedf9b571">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HRT    (*((reg32_t *)(EMAC_BASE +  EMAC_HRT_OFF)))  ///&lt; Hash address top[63:32].</span>
<a name="l00299"></a><a class="code" href="at91__emac_8h.html#acb261549b6a687b5254c8fcb160e48ff">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1L_OFF               0x00000098  ///&lt; Specific address 1 bottom, first 4 bytes.</span>
<a name="l00300"></a><a class="code" href="at91__emac_8h.html#a8bbccf460ce309ab87bb16bdd54fce1d">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA1L_OFF))) ///&lt; Specific address 1 bottom, first 4 bytes.</span>
<a name="l00301"></a><a class="code" href="at91__emac_8h.html#a2bc6b84360870e4ccb72f016aa064a12">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1H_OFF               0x0000009C  ///&lt; Specific address 1 top, last 2 bytes.</span>
<a name="l00302"></a><a class="code" href="at91__emac_8h.html#a3800a621fca5324a32c88b7764bfabcf">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA1H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA1H_OFF))) ///&lt; Specific address 1 top, last 2 bytes.</span>
<a name="l00303"></a><a class="code" href="at91__emac_8h.html#a562d96daaf548693611ca5b58b5e7883">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2L_OFF               0x000000A0  ///&lt; Specific address 2 bottom, first 4 bytes.</span>
<a name="l00304"></a><a class="code" href="at91__emac_8h.html#a18a41a0b99621f461a68dec098d96e69">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA2L_OFF))) ///&lt; Specific address 2 bottom, first 4 bytes.</span>
<a name="l00305"></a><a class="code" href="at91__emac_8h.html#a8d74dee82397a822facd4597565788be">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2H_OFF               0x000000A4  ///&lt; Specific address 2 top, last 2 bytes.</span>
<a name="l00306"></a><a class="code" href="at91__emac_8h.html#a93cc2dddf38bd639924cb55010b7680f">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA2H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA2H_OFF))) ///&lt; Specific address 2 top, last 2 bytes.</span>
<a name="l00307"></a><a class="code" href="at91__emac_8h.html#a56695bc0c339b6107826a8baa571a0e6">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3L_OFF               0x000000A8  ///&lt; Specific address 3 bottom, first 4 bytes.</span>
<a name="l00308"></a><a class="code" href="at91__emac_8h.html#a4d8e534ec1f6276014cc927caf04d20c">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA3L_OFF))) ///&lt; Specific address 3 bottom, first 4 bytes.</span>
<a name="l00309"></a><a class="code" href="at91__emac_8h.html#a588deb4527b23260daca23a642230dfd">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3H_OFF               0x000000AC  ///&lt; Specific address 3 top, last 2 bytes.</span>
<a name="l00310"></a><a class="code" href="at91__emac_8h.html#a5b18d7e943b1475627579d4fcf80d964">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA3H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA3H_OFF))) ///&lt; Specific address 3 top, last 2 bytes.</span>
<a name="l00311"></a><a class="code" href="at91__emac_8h.html#a60dc6b30a5d46c1f0be0f06a70933014">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4L_OFF               0x000000B0  ///&lt; Specific address 4 bottom, first 4 bytes.</span>
<a name="l00312"></a><a class="code" href="at91__emac_8h.html#a41d61bf39d7147d943a18f6667ecbaa2">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4L   (*((reg32_t *)(EMAC_BASE +  EMAC_SA4L_OFF))) ///&lt; Specific address 4 bottom, first 4 bytes.</span>
<a name="l00313"></a><a class="code" href="at91__emac_8h.html#aa976dd2ba5271b4e36ebfa42e9429a97">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4H_OFF               0x000000B4  ///&lt; Specific address 4 top, last 2 bytes.</span>
<a name="l00314"></a><a class="code" href="at91__emac_8h.html#a3b0fdda2888b74952d3a76d3ce58e113">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SA4H   (*((reg32_t *)(EMAC_BASE +  EMAC_SA4H_OFF))) ///&lt; Specific address 4 top, last 2 bytes.</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00316"></a>00316 
<a name="l00321"></a>00321 <span class="comment">/* \{ */</span>
<a name="l00322"></a><a class="code" href="at91__emac_8h.html#a169c29988d0a26f7c8737a45852ad750">00322</a> <span class="preprocessor">#define EMAC_TID_OFF                0x000000B8  ///&lt; Type ID checking register offset.</span>
<a name="l00323"></a><a class="code" href="at91__emac_8h.html#a2327690f1ef8520a70ce247e0ce164aa">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TID    (*((reg32_t *)(EMAC_BASE +  EMAC_TID_OFF))) ///&lt; Type ID checking register address.</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="comment">// Not in sam7x</span>
<a name="l00325"></a>00325 <span class="comment">//#define EMAC_TPQ_OFF                0x000000BC  ///&lt; Transmit pause quantum register offset.</span>
<a name="l00326"></a>00326 <span class="comment">//#define EMAC_TPQ    (*((reg32_t *)(EMAC_BASE +  EMAC_TPQ_OFF)))  ///&lt; Transmit pause quantum register address.</span>
<a name="l00327"></a>00327 <span class="comment">/* \} */</span>
<a name="l00328"></a>00328 
<a name="l00333"></a>00333 <span class="comment">/* \{ */</span>
<a name="l00334"></a><a class="code" href="at91__emac_8h.html#a9473cd8b763036107ece8074b0221efb">00334</a> <span class="preprocessor">#define EMAC_USRIO_OFF              0x000000C0  ///&lt; User input/output register offset.</span>
<a name="l00335"></a><a class="code" href="at91__emac_8h.html#a21498cf271cd471947b65b27c7bd1c28">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_USRIO (*((reg32_t *)(EMAC_BASE +  EMAC_USRIO_OFF))) ///&lt; User input/output register address.</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00337"></a><a class="code" href="at91__emac_8h.html#a5fcb2f12dfcf5ea418211a86d96baf9f">00337</a> <span class="preprocessor">#define EMAC_RMII                            0  ///&lt; Enable reduced MII.</span>
<a name="l00338"></a><a class="code" href="at91__emac_8h.html#a975b47fdbdf1906cd4b36b31fcd51e4f">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CLKEN                           1  ///&lt; Enable tranceiver input clock.</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="comment">// Not in sam7x</span>
<a name="l00342"></a>00342 <span class="comment">/*</span>
<a name="l00343"></a>00343 <span class="comment"> * Wake On LAN Register</span>
<a name="l00344"></a>00344 <span class="comment"> *</span>
<a name="l00345"></a>00345 <span class="comment"> *</span>
<a name="l00346"></a>00346 <span class="comment">* \{ *</span>
<a name="l00347"></a>00347 <span class="comment">#define EMAC_WOL_OFF                0x000000C4  ///&lt; Wake On LAN register offset.</span>
<a name="l00348"></a>00348 <span class="comment">#define EMAC_WOL    (*((reg32_t *)(EMAC_BASE +  EMAC_WOL_OFF)  ///&lt; Wake On LAN register address.</span>
<a name="l00349"></a>00349 <span class="comment">#define EMAC_IP                     0x0000FFFF  ///&lt; ARP request IP address mask.</span>
<a name="l00350"></a>00350 <span class="comment">#define EMAC_MAG                    0x00010000  ///&lt; Magic packet event enable.</span>
<a name="l00351"></a>00351 <span class="comment">#define EMAC_ARP                    0x00020000  ///&lt; ARP request event enable.</span>
<a name="l00352"></a>00352 <span class="comment">#define EMAC_SA1                    0x00040000  ///&lt; Specific address register 1 event enable.</span>
<a name="l00353"></a>00353 <span class="comment">* \} *</span>
<a name="l00354"></a>00354 <span class="comment"></span>
<a name="l00355"></a>00355 <span class="comment">** Revision Register *</span>
<a name="l00356"></a>00356 <span class="comment">* \{ *</span>
<a name="l00357"></a>00357 <span class="comment">#define EMAC_REV_OFF                0x000000FC  ///&lt; Revision register offset.</span>
<a name="l00358"></a>00358 <span class="comment">#define EMAC_REV    (*((reg32_t *)(EMAC_BASE +  EMAC_REV_OFF)  ///&lt; Revision register address.</span>
<a name="l00359"></a>00359 <span class="comment">#define EMAC_REVREF                 0x0000FFFF  ///&lt; Revision.</span>
<a name="l00360"></a>00360 <span class="comment">#define EMAC_PARTREF                0xFFFF0000  ///&lt; Part.</span>
<a name="l00361"></a>00361 <span class="comment">* \} *</span>
<a name="l00362"></a>00362 <span class="comment">*/</span>
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="preprocessor">#endif </span><span class="comment">/* AT91_EMAC_H */</span>
</pre></div></div>
</div>


