#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 23 17:19:49 2023
# Process ID: 3184
# Current directory: E:/DNNv4/pp717/dnn_690t
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3832 E:\DNNv4\pp717\dnn_690t\dnn_690t.xpr
# Log file: E:/DNNv4/pp717/dnn_690t/vivado.log
# Journal file: E:/DNNv4/pp717/dnn_690t\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/DNNv4/pp717/dnn_690t/dnn_690t.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/DNNv4/pp717/uart_ddr1/IPfor690t'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/DNNv4/pp717/uart_ddr1/IPfor690t'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 886.094 ; gain = 310.969
update_compile_order -fileset sources_1
launch_simulation -install_path C:/modeltech64_10.6d/win64 -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/development_tools/Modelsim/Vivado201803SimLib/modelsim.ini' copied to run dir:'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_position_resolution' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/ExpROM.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/exp.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/biasBuffer_Rom.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/bias_dao_1127.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/VLIW_504_256k.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_2'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_position_resolution_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:22:25 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/sim/FIFO_W96_D512.v ../../../../dnn_690t.srcs/sources_1/ip/ExpROM/sim/ExpROM.v 
# -- Skipping module FIFO_W96_D512
# -- Skipping module ExpROM
# 
# Top level modules:
# 	FIFO_W96_D512
# 	ExpROM
# End time: 17:22:25 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:22:25 on Oct 23,2023
# vcom -64 -93 -work xil_defaultlib ../../../../dnn_690t.srcs/sources_1/ip/div_gen/sim/div_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity div_gen
# -- Compiling architecture div_gen_arch of div_gen
# End time: 17:22:25 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:22:25 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/bram32_512/sim/bram32_512.v ../../../../dnn_690t.srcs/sources_1/new/NMS.v ../../../../dnn_690t.srcs/sources_1/new/box_iou.v ../../../../dnn_690t.srcs/sources_1/new/buffer_pool.v ../../../../dnn_690t.srcs/sources_1/new/comp_tree.v ../../../../dnn_690t.srcs/sources_1/new/confidence_screen.v ../../../../dnn_690t.srcs/sources_1/new/decode_unit.v ../../../../dnn_690t.srcs/sources_1/new/delay_data.v ../../../../dnn_690t.srcs/sources_1/new/delay_vaild.v ../../../../dnn_690t.srcs/sources_1/new/exponent.v ../../../../dnn_690t.srcs/sources_1/new/output_buffer.v ../../../../dnn_690t.srcs/sources_1/new/position_resolution.v ../../../../dnn_690t.srcs/sources_1/new/postpro_FSM.v ../../../../dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v ../../../../dnn_690t.srcs/sources_1/new/requant.v ../../../../dnn_690t.srcs/sources_1/new/sigmoid.v ../../../../dnn_690t.srcs/sources_1/new/sp_pe_unit.v ../../../../dnn_690t.srcs/sources_1/new/write_cache_pool.v ../../../../dnn_690t.srcs/sources_1/new/yolo_layer_top.v ../../../../dnn_690t.srcs/sim_2/new/tb_position_resolution.v 
# -- Skipping module bram32_512
# -- Skipping module NMS
# -- Skipping module box_iou
# -- Skipping module buffer_pool
# -- Skipping module comp_tree
# -- Skipping module confidence_screen
# -- Skipping module decode_unit
# -- Skipping module delay_data
# -- Skipping module delay_vaild
# -- Skipping module exponent
# -- Skipping module output_buffer
# -- Skipping module position_resolution
# -- Skipping module postpro_FSM
# -- Skipping module read_cache_decode_pos
# -- Skipping module requant
# -- Skipping module sigmoid
# -- Skipping module sp_pe_unit
# -- Skipping module write_cache_pool
# -- Skipping module yolo_layer_top
# -- Compiling module tb_position_resolution
# 
# Top level modules:
# 	tb_position_resolution
# End time: 17:22:25 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:22:26 on Oct 23,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:22:26 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Program launched (PID=8968)
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1733.387 ; gain = 0.000
launch_simulation -install_path C:/modeltech64_10.6d/win64 -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/development_tools/Modelsim/Vivado201803SimLib/modelsim.ini' copied to run dir:'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_position_resolution' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/ExpROM.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/exp.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/biasBuffer_Rom.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/bias_dao_1127.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/VLIW_504_256k.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_2'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_position_resolution_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:50:48 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/sim/FIFO_W96_D512.v ../../../../dnn_690t.srcs/sources_1/ip/ExpROM/sim/ExpROM.v 
# -- Skipping module FIFO_W96_D512
# -- Skipping module ExpROM
# 
# Top level modules:
# 	FIFO_W96_D512
# 	ExpROM
# End time: 20:50:48 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:50:48 on Oct 23,2023
# vcom -64 -93 -work xil_defaultlib ../../../../dnn_690t.srcs/sources_1/ip/div_gen/sim/div_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity div_gen
# -- Compiling architecture div_gen_arch of div_gen
# End time: 20:50:48 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:50:48 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/bram32_512/sim/bram32_512.v ../../../../dnn_690t.srcs/sources_1/new/NMS.v ../../../../dnn_690t.srcs/sources_1/new/box_iou.v ../../../../dnn_690t.srcs/sources_1/new/buffer_pool.v ../../../../dnn_690t.srcs/sources_1/new/comp_tree.v ../../../../dnn_690t.srcs/sources_1/new/confidence_screen.v ../../../../dnn_690t.srcs/sources_1/new/decode_unit.v ../../../../dnn_690t.srcs/sources_1/new/delay_data.v ../../../../dnn_690t.srcs/sources_1/new/delay_vaild.v ../../../../dnn_690t.srcs/sources_1/new/exponent.v ../../../../dnn_690t.srcs/sources_1/new/output_buffer.v ../../../../dnn_690t.srcs/sources_1/new/position_resolution.v ../../../../dnn_690t.srcs/sources_1/new/postpro_FSM.v ../../../../dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v ../../../../dnn_690t.srcs/sources_1/new/requant.v ../../../../dnn_690t.srcs/sources_1/new/sigmoid.v ../../../../dnn_690t.srcs/sources_1/new/sp_pe_unit.v ../../../../dnn_690t.srcs/sources_1/new/write_cache_pool.v ../../../../dnn_690t.srcs/sources_1/new/yolo_layer_top.v ../../../../dnn_690t.srcs/sim_2/new/tb_position_resolution.v 
# -- Skipping module bram32_512
# -- Skipping module NMS
# -- Skipping module box_iou
# -- Skipping module buffer_pool
# -- Skipping module comp_tree
# -- Skipping module confidence_screen
# -- Skipping module decode_unit
# -- Skipping module delay_data
# -- Skipping module delay_vaild
# -- Skipping module exponent
# -- Skipping module output_buffer
# -- Skipping module position_resolution
# -- Skipping module postpro_FSM
# -- Skipping module read_cache_decode_pos
# -- Skipping module requant
# -- Skipping module sigmoid
# -- Skipping module sp_pe_unit
# -- Skipping module write_cache_pool
# -- Skipping module yolo_layer_top
# -- Skipping module tb_position_resolution
# 
# Top level modules:
# 	tb_position_resolution
# End time: 20:50:48 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:50:49 on Oct 23,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:50:49 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Program launched (PID=4316)
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1733.387 ; gain = 0.000
launch_simulation -install_path C:/modeltech64_10.6d/win64 -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/development_tools/Modelsim/Vivado201803SimLib/modelsim.ini' copied to run dir:'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_position_resolution' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/ExpROM.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/exp.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/biasBuffer_Rom.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/bias_dao_1127.coe'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim/VLIW_504_256k.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_2'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_position_resolution_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:55:09 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/sim/FIFO_W96_D512.v ../../../../dnn_690t.srcs/sources_1/ip/ExpROM/sim/ExpROM.v 
# -- Skipping module FIFO_W96_D512
# -- Skipping module ExpROM
# 
# Top level modules:
# 	FIFO_W96_D512
# 	ExpROM
# End time: 20:55:09 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:55:09 on Oct 23,2023
# vcom -64 -93 -work xil_defaultlib ../../../../dnn_690t.srcs/sources_1/ip/div_gen/sim/div_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity div_gen
# -- Compiling architecture div_gen_arch of div_gen
# End time: 20:55:09 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:55:09 on Oct 23,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/54bd/hdl/verilog" "+incdir+../../../../dnn_690t.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../dnn_690t.srcs/sources_1/new" "+incdir+../../../../dnn_690t.srcs/sources_1/imports/BaiduNetdiskDownload/dnn_690t/dnn_690t/dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/mig_7series_0_ex/imports" "+incdir+../../../../dnn_690t.srcs/sim_1/imports/Desktop/dnn_690t_0403/dnn_690t/dnn_690t.srcs/sim" "+incdir+../../../../dnn_690t.srcs/sim_2/imports/imports" ../../../../dnn_690t.srcs/sources_1/ip/bram32_512/sim/bram32_512.v ../../../../dnn_690t.srcs/sources_1/new/NMS.v ../../../../dnn_690t.srcs/sources_1/new/box_iou.v ../../../../dnn_690t.srcs/sources_1/new/buffer_pool.v ../../../../dnn_690t.srcs/sources_1/new/comp_tree.v ../../../../dnn_690t.srcs/sources_1/new/confidence_screen.v ../../../../dnn_690t.srcs/sources_1/new/decode_unit.v ../../../../dnn_690t.srcs/sources_1/new/delay_data.v ../../../../dnn_690t.srcs/sources_1/new/delay_vaild.v ../../../../dnn_690t.srcs/sources_1/new/exponent.v ../../../../dnn_690t.srcs/sources_1/new/output_buffer.v ../../../../dnn_690t.srcs/sources_1/new/position_resolution.v ../../../../dnn_690t.srcs/sources_1/new/postpro_FSM.v ../../../../dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v ../../../../dnn_690t.srcs/sources_1/new/requant.v ../../../../dnn_690t.srcs/sources_1/new/sigmoid.v ../../../../dnn_690t.srcs/sources_1/new/sp_pe_unit.v ../../../../dnn_690t.srcs/sources_1/new/write_cache_pool.v ../../../../dnn_690t.srcs/sources_1/new/yolo_layer_top.v ../../../../dnn_690t.srcs/sim_2/new/tb_position_resolution.v 
# -- Skipping module bram32_512
# -- Skipping module NMS
# -- Skipping module box_iou
# -- Skipping module buffer_pool
# -- Skipping module comp_tree
# -- Skipping module confidence_screen
# -- Skipping module decode_unit
# -- Skipping module delay_data
# -- Skipping module delay_vaild
# -- Skipping module exponent
# -- Skipping module output_buffer
# -- Skipping module position_resolution
# -- Skipping module postpro_FSM
# -- Skipping module read_cache_decode_pos
# -- Skipping module requant
# -- Skipping module sigmoid
# -- Skipping module sp_pe_unit
# -- Skipping module write_cache_pool
# -- Skipping module yolo_layer_top
# -- Skipping module tb_position_resolution
# 
# Top level modules:
# 	tb_position_resolution
# End time: 20:55:09 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:55:11 on Oct 23,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:55:11 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/DNNv4/pp717/dnn_690t/dnn_690t.sim/sim_2/behav/modelsim'
Program launched (PID=11384)
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.387 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 21:03:54 2023...
