.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000100010
000000000000010000
000001111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000111000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000010100
001101111000000000
000000001000000000
000000111000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011110000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000111000000000
000100001000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000001000000000
000000000000000111000011100000001101000000000000001000
000000000000000011100011110001000001000000001000000000
000000000000001001100110000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000001000000011100001000001000000001000000000
000000000000001011000010010000001011000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000001001000010000000001100000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000101011011000011111001000000
000000000000000000000000000000001001000011110000000001
000000000000000000000110000111101001000011111000000001
000000000000000000000000000000111000000011110010000001

.logic_tile 2 1
000000000100000000000011100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011100111100000000000001000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000101001000000000000000000
000000000000000000000011000101100000000000001000000000
000000000100000000000000000000101111000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000011000011010000001001000000000000000000

.ramb_tile 3 1
000001000100000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001111000000000000001000
000000000000001000000110000000000000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000011100011010011000000000000001000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010100000000001000011110111100000000000001000000000
000001000000000000100111110000101011000000000000000000
000000000000000011100000010101011111000011111000000001
000000000000000000100011010000001001000011110000000001

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000001010000011110100000000
000000001100000000000000000000000000000011110000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000101000000001100110100000000
000010100000000001000000001011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001010000010000000000100
000000000000000000000010001011101111000000000000000000
000000000000000000000000001111011111000010000000000000
000000000000000000000000000111011111000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001000000110110000000000000000000000000000
100000000000000101000010100000000000000000000000000000

.logic_tile 7 1
000000000000001000000110010000000000000000001000000000
000000000000000101000010100000001000000000000000001000
101000000000000000000000000001000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000100000000000000000000000001000001100111100000000
000001000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000010100000000000000000010101101000001100111100000000
000001000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000001100110010111101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 8 1
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000000000000110000000000000000000001000000000
100000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000001100000000000010000000001100110011000000000000
000000000000001000000000000000001001001100111100000100
000000000000000101000000000000001101110011000000000000
010000000000001000000000000000001001001100111100000000
100000000000000101000000000000001001110011000000000000

.logic_tile 9 1
000000000000000000000110100000001111001100110100000000
000000000000000000000000000000001100110011000000000000
101000000000000101000010101101111010000010000010000000
100000000000001101100100000101101001000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001101100110101101011001000010000000000000
000000000000000101000000000001101001000000000000100000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000011101110000100000000000100
100000000000000000000000000111011011000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000001100000000101000001000000001000000000
000001000100010000000000000000101110000000000000010000
000000000000000000000000000000011010000011111010100000
000000000000000000000000000000011000000011110000000001
000000000001010000000000000000001000111100001000000000
000000000000000000000011110000000000111100000010000000
000000000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000101000101100000000000001000111100001000000100
000000000000100000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000001000000000000111111010000011111000000001
000000000000000001000000000000101000000011110000010001
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000011100000000000111100000000000100
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110110111101101000010000000000000
000000000000000000000010101011011101000000000000000000
000000000000000000000000010101100001100000010000000000
000000000000000000000010100000001010100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 2
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000001110000001100000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 8 2
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010101101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 9 2
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
101000000000001000000000000000000000000000001000000000
100000000000000011000000000000001011000000000000000000
000000000000000000000111100000001000001100111100000000
000000001010000000000010000000001001110011000000000001
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000001
000000000000010000000000000000001101110011000000000000
010000000000011000000000000101101000001100111100000000
010000000000000001000000000000100000110011000000000000

.ramt_tile 10 2
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111010011100001000000001000000000
000000000000000000000011000000001111000000000000000000
000000000000000011100010100111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000011100010000011101000000001110000000000
000000000000000000100100000000101110000001110000000010
000000000000000011100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000010000000000000000001000000000
000000000000010000000010000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011111010100000
000000000000000000000011110000001001000011110000000000
000000000000001111000111000111011110000011111010100000
000000000000000001000000000000110000000011110000000000
000000000000000000000000010101101010000011111000000001
000000000000000000000011010000010000000011110000100000
000000000000000101000110100000000001000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000001101000110000000000001000000001000000000
000000000000001011100000000000001010000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000000000000000000101101000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000001000010000101011011000011111000000000
000000000000001001000100000000001011000011110000001001
000000000000000000000000000101100000000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000001001000000000001000001000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000111100111100111000001000000001000000000
000000000000001101100110010000001011000000000000000000
000000000000000000000011100001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000011100000000111000001000000001000000000
000000000000000001100010010000001110000000000000000000
000000000000000001000000010101000000000000001000000000
000000000000000000100011000000001101000000000000000000

.logic_tile 5 3
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000000000000000000000001000
000000000000000001100000010000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000011100000001100000000000000000000
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100001000000000000000000000000000001000000000
000000000000001011000010000000001100000000000000000000
000000000000001011100010010011001111000011111000000000
000000000000000011100111000000111000000011110000000000
000010001110010000000111000011111101000011111000000000
000001000000100000000111100000101001000011110000000000
000000000000000000000111000101111110000011111000000000
000000000000000000000100000000111011000011110000000000

.logic_tile 6 3
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000001111000000000000001000110011000000000000
000000000100000000000000010101001000001100111000000000
000000000000000111000011110000100000110011000000000000
000000000000000101000111100101101000001100111000000000
000000000000001101000100000000100000110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000101111101100000000000000100
000000000000000101000000000101011110000000000000000100

.logic_tile 7 3
000000000000000000000110010101001000001100111100000000
000000000000000101000010000000000000110011000000010000
101000000000000000000010100000001000001100111100000000
100000000000000000000000000000001100110011000000000000
110000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000101000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000011001010100000000000000000
000000000000000000000000001001001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001101001000000010000000000
000000000000000000000000000001111010000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000101000110000000001000001100111100000000
000000000000000101000000000000001100110011000000010000
101000000000000000000010100101001000001100111100000000
100000000000000111000010100000000000110011000000000010
000000000000000001100010100111001000001100111100000000
000000000000000000000010100000100000110011000000000000
000000000000000101000000000000001000001100110100000000
000000000000000101000000001001000000110011000000000000
000000000000001000000000000101011010000010000000000000
000000000000000001000000000001101011000000000000000000
000000000000001000000110000001101100100000000000000000
000000000000000001000000001001101111000000000000000000
000000000000000000000000011000011100101000000000000000
000000000000000000000010000011010000010100000000000000
010000000000000000000000001101111000010000000000000000
100000000000000000000000001001001000000000000000000000

.logic_tile 9 3
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000001011000000000000001000110011000000000000
000000000000001001100110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000001000000110010111101000001100111100000000
010000000000000001000010000000100000110011000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001100000010000000001000000001000000000
001000000000000000000010010000001111000000000000001000
000000000000001000000000000000011010000011111000000000
000000000000001011000000000000011000000011110000100010
000000000000000000000110000011000000000000001000000000
001000000000000000000100000000001001000000000000000000
000000000000001000000010000101000000000000001000000000
001000000000001001000000000000101100000000000000000000
000000000000000011100000000101100000000000001000000000
001000000000000001100010000000000000000000000000000000
000000000000000001100000000111011001000011111000000001
001000000000000000000000000000001100000011110010100000
000000000000000011100000000011000000000000001000000000
001000000000000000100000000000001100000000000000000000
000000000000000000000010000011000000000000001000000000
001000000000000000000000000000101100000000000000000000

.logic_tile 2 4
010000000000000111100000010000000000000000001000000000
001000000000000111100010000000001100000000000000010000
000000000000001011100111110101000000000000001000000000
000000000000000001100011100000100000000000000000000000
000000000000000000000111011111101001010100000000000000
001000000000010000000111111001101011001000000000000000
000000000000000001000011101001011010000000000000000000
001000000000000000100111101101011011010000000000000000
000000000100000111100110011001101110000010000000000100
001000001010001101000011011011111110000000000000000000
000010100000000001100000001011011000001000000000000000
001001000000000000000010010001101100000000000000000000
000000000010101111000010001111001100010000100000000000
001000000000001101000010000111011001100000000010100010
000000000000000001000000010111011011000000000000000000
001000000000000000100011010001101100000000100000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000100000000000000000000111100000000000001000000000
001000000000000000000000000000001011000000000000010000
101000000000001000000000010111100000000000001000000000
100000000000000001000011010000001111000000000000000000
110000100000000000000111100101100000000000001000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000001001000000000000000000111100000001000000
000000000000000000000111110000011101000011000110000101
001000000000000000000011100000011000000011000000000000
000000000000000000000010000011011000000000000000000000
001000000000000000000000001101111101000010000001000000
000000000000100000000111110000000000000000000000000000
001000000110000000000111010000000000000000000000000000
010001000000000111000000000000000000000000000000000000
001010100000000011000000000000000000000000000000000000

.logic_tile 5 4
010000000000000001100000000101001100000011111000000000
001000000000000000000000000000001010000011110000010000
000000000000100000000000000111101110000011111000000000
000000000001010000000000000000011000000011110000000000
000001001111011001000000000011101000000011100010000000
001010101110000001100000001011001110000011110000000101
000000001110000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000111000000011111100001001100110000000000
001000001010000000000011011011101011110011000010000000
000001000000000011100000010000000000000000000000000000
001010100000000000100011000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
001010100000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 6 4
010000000000000111100010100000000001000000001000000000
001000000000000000100010000000001001000000000000001000
101000000000000000000010100001001010000011111000000000
100000000000000101000110110000101100000011110001000000
010000000000000111000011110001001000001100111000000000
111000000000000000100110100000001001110011000000000000
000000000000000000000010110001001001001100111000000000
001000000000000000000111100000101011110011000000000000
000000000000000001100000001011101001111011010100000000
001000000000000000000000000001101100010010000000000101
000000000000001000000010000011100001101001010000000000
001000000000000001000010101101101001001001000000100000
000000000001010000000110000101011111010011110000000000
001000000000100000000000000000111011010011110000000010
010000000000000000000000001111000000011111100100000001
001000000000000000000010101011101001000110000000000000

.logic_tile 7 4
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000101000000000111100000000000001000000000
100000000000000000100010110000000000000000000000000000
010000000000000000000111110000000001000000001000000000
111000000000000000000110100000001011000000000000000000
000000000000000000000110100011100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000011001101000010100000000000000
001000000000000000000010011011000000111100000000000000
000000000000000000000010110011000000000110000100000001
001000000000001101000110001111101011011111100001000001
000000000000001001100110100111001110010110100100000001
001000000000000111100010100111010000101010100010000100
010000000000001001100000011001101111010111110000000000
001000000000001111000010000111111101110111110010100000

.logic_tile 8 4
010000000000000000000000000000000000000000000100000000
001000000000000000000011100111000000000010000000000000
101000000000001101000000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000001101110010010100000000000
001000000000000000000000001101001110101001010000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000100000000000000000
001000000000000000000000000001111101000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010001000000000000000010100111001000001100111100000000
001010000000000101000010100000000000110011000000010000
101000000000000101000010100000001000001100111100000000
100000000000000000000010100000001100110011000000000000
000000000000000101000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000001000000000000001000001100110100000000
001000000000000101000000001011000000110011000000000000
000000000000000001100110011011100000101001010000000000
001000000000000000000010001011000000000000000000000000
000000000000000001100000011101011011000000000000000000
001000000000000000000010000001001001001000000000000000
000000000000001000000000000001011010000010000000000000
001000000000000001000000001001101000000000000000000000
110000000001010111100000000011011000100000000000000000
111000000000100000100000000111111101000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000100000000
100000000100000000
100000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000001000000000000010101011111000011111010100001
001000001010110111000011100000001000000011110000010000
000000000000000000000000000001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000100011011111000000011011101000010100000000000000
001001000000000001000010001011100000111100000000000000
000000000000000000000011101011101011000000000000000000
001000000000000000000011101111001011100000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
001000000000000001000110000000000000000000000000000000
000010100100001000000110000011000000000000000000000000
001000000000001011000000001001001111010000100000000000
000000000000000000000000000101111100100000000000000000
001000000000000001000010001101111110010110100000000010

.logic_tile 2 5
010010000000001000000110000111011110000011111000000000
001000000000001111000011110000001111000011110000001100
000000000000001111000111100101100000000000001000000000
000000000000000111100011110000001100000000000000000000
000000000001011111100000010101011011000011111000000000
001000000000011101100010000000111000000011110000000000
000000000000001111100000010011001100000011111000000000
001000001100000001100011110000101001000011110000000000
000000000001000101000000010101111000000011111000000000
001000000100101111100011110000001000000011110000000000
000010101010000001100110010001011101000011111000000000
001001000000001111000010000000101100000011110000000000
000010000000011000000011100101011001000011111000000000
001000000110000001000000000000011101000011110000000000
000000001100001000000000000001101011000011111000000000
001000000000000011000000000000101101000011110000000000

.ramb_tile 3 5
010000000001000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001000000110000000000000000000000000000000
000000001010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000010000000001000000001000000000
001000000000000000000010000000001000000000000000001000
101001000000000000000110000000011000000100101100000000
100010100000000101000000001101001100001000010000100010
110010000000000000000110001000001000000100101100000000
011000000110000000000010001111001001001000010001100000
000000001110000001100000010101001000010100001110000000
001000001010000000000010001101100000000001010000100000
000010100000000001100000011000001001000100101110000000
001000000100000000000011101111001100001000010001000000
000000000000001000000000000101101000010100001110000000
001000000000000001000000001101000000000001010000000111
000000100001010000000000001101101000010100001111000100
001001000000100000000000001111100000000001010000000010
010000000000000000000011100000001001000100101110000000
001000000000000000000100001101001001001000010000000110

.logic_tile 5 5
010000000001010011100000010001000000000000001000000000
001000000110000000100010000000000000000000000000001000
000000000000000101100000010111001010000011111000000000
000000000000000000000010100000000000000011110000100000
000000000000000101100110110000001010000011111000100000
001000000000000000000010100000011001000011110000000000
000000000000001000000010100111001010000011111000100000
001000000000000101000110110000110000000011110000000000
000000000000000101000000000111111010000011111000000000
001000000000000000000000000000000000000011110000100000
000000000000000000000000010101100001000000001000000000
001000000000010000000010000000101000000000000000000000
000000000000000001100110001011011001101010101000000100
001000000000000000000000001001001101010101010000000000
000000000000101011100000000111100001000000001000000000
001000000001010001000000000000001011000000000000000000

.logic_tile 6 5
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000001100010110001100000000000001000000000
100000000000000000100010010000100000000000000000000000
010000000000000000000010000001100000000000001000000000
111000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000101000000000000001001000000000000000000
000000000000000000000110100000011011000011111010000000
001000000000000000000000000000001100000011110000000000
000000001100001000000110101111001001010100000000000000
001000000000000001000000000111101101000100000000000000
000000000000000111000010100000001110000100000100000000
001000000000000000100110100000010000000000000001000110
010000001110001001100000000111100000000000000000000000
001000000000010101000000001011000000101001010000000000

.logic_tile 7 5
010000000001000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000001101000000010000000001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000001001101001110100000000000000
001000000000000000000010100011101011111100000000000000
000000000000000000000000001000011010010100000000000000
001000000000000000000000001001010000101000000000000000
000000000000001001100110001000011101000000010000000000
001000000000001001000100001011001000000000100000000000
000000000000000000000110100011111110010110100000000000
001000000000000000000000001111000000000001010000000010
000000000000001000000000001000011101000001000000000000
001000000000000001000000001011001000000010000000000000

.logic_tile 8 5
010000000000000000000000011111000001101111010000000000
001000000000000000000011100101001000110110110010000000
101000001100001000000000010000000000000000000000000000
100001000000000001000011100000000000000000000000000000
010000000000000000000000000101111011000000010010000000
011000000000000000000000000000011000000000010000000000
000000000000000101000000001111111000100000000000000000
001000000000001101000010111111111110000000000000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000001000010000000000
001000000000000000000000000000001110001000010010000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010010000000000000000000000000000

.logic_tile 9 5
010000000000000101000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
101000000000000000000110000001000000000000000100000000
100000000000000000000011100000000000000001000000000000
110000000000000001100010111101111001100000000000000000
111000000000000001000110001101011001000000000000000000
000000000000000101000010100001001010010000010000000000
001000000000000101100000000000001011010000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000001010111110010000000000
001000000000000000000000000101011000111101100000100011
000000000000000000000000000101011010000000000000000000
001000000000000000000000000001101010000010000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000100001000101100000000101000000000000001000000000
000000000100000000100000000000000000000000000000001000
000000000000001000000000010111001110000011111000000000
000000000000001001000010010000010000000011110000000000
000000000000001000000110010101000000000000001000000000
000000001010001001000110010000100000000000000000000000
000000000000000001100110000101000000000000001000000000
000000000000000011100111000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001110001100010000001000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 2 6
000100000100000111000111100101001110000011111000000000
000100000100000000100110110000001100000011110000010000
000000000000000011100111110101111000000011111000000000
000000000000001101000011100000011100000011110000000000
000001000001001111100011101111101001011100000000000001
000000000000100111100110110001001110111100000000000000
000000000000001111100111010111111011101010000000000001
000000000000000111100110001101111010001010100000000000
000010100010001001100111100001101100100010000000000000
000010000000000001000011110101111101000100010000000000
000000000000000011100000001111001001100010010000000000
000000000000000111100011100101111100000110010000000000
000010100001010000000011101001101001000000000000000000
000000000100001111000000000011011101000001000000000000
000000000000001001100011101000001010000001000000000000
000000000000000001000100001101011000000010000000100000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000101000010100000001000000100101100000001
000000000000000111000010101111001100001000010001010000
101001000000000111100110000111001000000100100100000001
100000100000010101000010100000101100000100100000000010
110000000000001111000110011001011100000100000000000000
010000000000000111000011111001011000000110000000000000
000000000000001000000010100111111111000010010000000000
000000000000001111000010110000101010000010010000000000
000000100000001001100000001001001110000100000000000000
000001000000000001000011110001111001000000000000000010
000000000100000000000010111101001010100000000000000001
000000000000000111000010101001011011000000000000000000
000000000000000111000010011101100001100000010000000000
000000000110000000100110001011101011001001000000000010
010000000000100001000010001011101110010001000000000000
000000000000000000100100000001001010001000100000000000

.logic_tile 5 6
000000000000001000000000000111011010000011111000000000
000000000000001111000010110000011111000011110000010011
101000000100100000000010110001100001000000001000000000
100000000001011101000111010000001110000000000000000000
010000000000000000000011110101011100000011111000100000
110000000000000000000110000000100000000011110000000000
000001001111001000000110000000001000111100001000000000
000000100000101011000110110000000000111100000000000000
000000100001010000000010001101101100111111000000000000
000000000000000000000000001101011000111111100000000111
000000101110000101000110011011111111001010100000000000
000001001110010000100010011011101001010101000000100000
000001000000001000000010110111101110101000000100100010
000010000001000001000110101001110000111110100000000100
010000000000000001100000000001100000000000000100100100
000010100000001101100010100000100000000001000000000010

.logic_tile 6 6
000000000000001001100111100000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000001000000010110000011110000011111001100000
000000000010011111000010100000011000000011110000000000
000000000000000000000010100000001001001100111000000000
000010100000000000000100000000001001110011000000000000
000000000000000011100110110001001000001100111000000000
000000000000000001100010010000000000110011000000000000
000000000000000000000000000111101000001100110000000000
000000100000000000000000000000000000110011000000000000
000000000000000000000000001111011000000100010000000000
000000000000000000000000000101001001100010000001000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010101101011011010110110000000000
000000000000001101000100001101101001111111110010100000

.logic_tile 7 6
000000000001000000000000010011000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000000000111010011100000000000001000000000
000010000000000000000011110000101111000000000000000000
000000000000000000000111100011111110000011111000000000
000000000000000000000100000000011001000011110000000000
000000000000001000000000010111000001000000001000000000
000000000000000011000011100000001010000000000000000000
000001001100000000000111100101100000000000001000000000
000010100000000000000000000000101111000000000000000000
000000000000000111000000010101000001000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000111100010010111100001000000001000000000
000000000000000000000010100000001001000000000000000000
000001000000001000000000010000001000111100001000000001
000010000000001001000010010000000000111100000000000000

.logic_tile 8 6
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001010000000000000001000
101000000000000000000000000101000000000000001000000000
100000000000000101000000000000101111000000000000000000
000000000000000000000011100111000000000010101011000101
000000000000000000000000000000101001000001010001000100
000000000000000011100000000111100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000000010110100100100000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010001100110100000000
000000000000000000000000000000010000110011000000000010
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000001010111100000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000000000111100000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000000001000010000101000000000000001000000000
000000000000000111100100000000001010000000000000000000
000000000000000001100000001011101000000011110000000000
000000000000000011100000001111001100010011110000000000
000000000000001001000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000111000001111001000001000000000000
000000000000000101000110101011101110000000000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011101111001101110011000000000000
000000000000000011000100001101011000000000000000000000
000000000000000101000110011111011011100000000000000000
000000000000000001000010001111101010000100000000000000

.logic_tile 2 7
000000000001010001000000000001001110010001000000000000
000000000000000000000010110101001011001000100000000000
101000000000000101000000011001011111000010000000000000
100000000000000000100011111011101000000000000001100000
000000000000001111100111100000001010000100000110100001
000000000000011011000010110000000000000000000000000011
000000000000001111000111110000000001100110010000000000
000000000000000111100111100001001110011001100000000000
000010000000000000000110000011011101100000000000000000
000000000010000000000010001011101101000000000000000000
000000000000000001100111010111011011100010000000000000
000000000000000000000010000111111010000100010000000000
000010100000000000000111101111011011100010000000000000
000000000000001001000011111001111111001000100000000000
010000000000001011100011101000011110011101110000000001
110000000000000011000000000001001011101110110000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001111000000000000001000
000000001110100000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000101101000101010101000000000
000000001110000000000000000000100000101010100000000010
000000000000000000000000010001001000101010101000000000
000000000000000111000011000000000000101010100000100000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001010110011000000100000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010000111111110000000000000000000
000000000000000000000000000001101010110011000000000000
000000000000001000000000010000000000000000000000000000
000000000000010101000010100000000000000000000000000000

.logic_tile 5 7
000000000000000001100110000001100000000000001000000000
000000000000000101100100000000100000000000000000001000
101000001111001001100010100011011010001100111000000000
100000000000000001000000000000111000110011000000000000
010000100000001001100010000101101000001100111000000000
110001000000000111000000000000101101110011000000000000
000001000000001000000010100001001000001100111000000000
000000100000001001000010100000001010110011000000000000
000000000000000000000000001101101001111011010110100000
000000000000000000000011101011001000100001000000100000
000000000000000000000000010000011010001100110000000000
000000000000000000000010100001010000110011000000000000
000000001110000000000110001000001000000111010100000000
000000000000000000000000001011011111001011100001000000
010000001000000000000000000101011101001110100100000000
000000000000010000000000000000011000001110100001000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000110001011100001010000100000000000
100000000000001101000000000101101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011111001001111000000000000
000000000000000101000000001011001111001101000000000000
000000000000001000000010000011000000000000000100000000
000000000000001011000100000000100000000001000000000000
000000000000001101000110010000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000000000011111000000000010000000000
000000000000000000000000000000011100000000010000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 7
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
101000000000000000000000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000011010000100000110011000000000000
110000000000001000000011100101101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 8 7
000000000000000000000000011111101111000010000000000000
000000000000000000000010100111001111000000000000000000
101000000000000101100000000111000000010110100100000000
100000000000000000000000000000000000010110100000000000
000000000000000000000110100111001100000010000000000000
000000000000000000000000001111111110000000000000000000
000000000000001000000000000111001110001100110100000000
000000000000000101000000000000100000110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000000001101100110101001001011000010000000000100
010000000000000101000000000101111000000000000000000000

.logic_tile 9 7
000000000000000101100110100001000000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000000000000000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000101001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000011100000000101101000001100111100000000
110000000000000000000000000000100000110011000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001000011000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000011000101100000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000111100000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000100000
000000000000000101100000000111100000010110100000000000
000000000000000000000000000000000000010110100000000010

.logic_tile 2 8
000000000000000000000111110101111010000001000000100000
000000000000000000000110001011101010000000000001000010
101000000000000000000110100101101010001101000000000000
100000000000000000000000001111111001000100000000000000
110000000001010001100110000011100000001100110100100000
110000000000000111000010100000001001110011000000000000
000000000000001001100010101011001000111010110000000000
000000000000000001000111110011011010011111010000000000
000000000000000000000000011001011111101000000000000000
000000000000000001000010011101111111100000010000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000010000000011000011101010101111100000000000
000001000000000000000010001001001100110101110000000000
110000000000000111100110010001011010111101100000000000
110000000000000000000010001101101010011011110000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000001010111000010110001000000000000001000000000
000000000000100000000110000000100000000000000000001000
000000000000001101000010110001100001000000001000000000
000000000000001011100110010000001010000000000000000000
000010100000000000000010000001111110000011111000000000
000000000000001111000000000000011001000011110000000001
000000000000000000000110000101100001000000001000000000
000000000000001101000110110000101011000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000101110000000000000000000
000000000000001000000000010111000001000000001000000000
000000000000000011000011000000101100000000000000000000
000000000000000000000000000101001000000010000010000000
000000000000000000000010000101101000000001010000000000

.logic_tile 5 8
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000001000000010100111100001000000001000000000
000000000000000001000010100000101001000000000000000000
000000000000000000000000010000001110000011111000000000
000000000000000000000010100000001001000011110000000000
000000000000000000000000000001100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000001010000000000000011111011000011111000000000
000000000000000000000000000000101000000011110000000000
000001000000000000000111000000001000111100001000000000
000010100000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000001001001001011100000000000000
000000000000000000000000001111001101111100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 7 8
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 8
000000000000000000000110111001111001000000000000000000
000000000000000101000010101011101000000010000000000000
000000000000001101100110111000011010101000000000000000
000110000000000101000010011101000000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000001100000010111101000000010000000000000
000000000000000000000010001001111010000000000000000000
000000000000001001100110010000001100101000000000000000
000000000000000001000010100011010000010100000000000000
000000000000000101100110111011001111000010000000000000
000000000000000000000010010111111100000000000000000000
000000000000000101100110100111111101000000010000000000
000000000000000000000000000111111001000000000000000000
000000000000001101000110010001011110100000000000000000
000000000000000101000110100011001011000000000000000000

.logic_tile 9 8
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000000010000000010000000100000110011000000000000
000000000000000111000110010000001000001100111100000000
000000000000000000100010000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000001000000000000101101000001100111100000000
110000000000000001000000000000100000110011000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 9
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000001000000000000000000000000000001000000000
100000000000000001000000000000001011000000000000000000
110000000000000000000110010111001000001100111100000000
110000000000100000000010010000100000110011000010000010
000000000000000001100000000101001000001100111100000000
000000000000000000100000000000100000110011000000100010
000000000000000000000000000000001001001100111110000001
000000000000000000000000000000001000110011000010000010
000000000000000000000110010111101000001100111110000000
000000000000001001000010000000000000110011000010100010
000000000000000000000010110000001001001100111100000000
000001000000100000000010000000001101110011000010100000
110000000000000001100000000000001001001100111100000000
010000000000000000000000000000001101110011000010100010

.logic_tile 2 9
000000000000001111100110101011111010100000000000000000
000001000000000001100010101001001111000000000000000000
101000000000001101100110111111001101000000000000000000
100000000000000101000011101001001011000001000000000000
000000000000001001000000011001101101000000000000000000
000000000000001111000010110111001000000100000000100101
000000000000001101000011110111101010000000000000000000
000000000000000111000010101101101110000000010000000000
000000000000000001100000000101011111000000010010000010
000000000000001101000000000001011011000000000000000110
000000000000001001000000000101101000000000000000000000
000000000000000001000000000001011001000000100000100000
000000000000000101000110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000001100110000000011111001100110101000001
010000000000000000000011110000011100110011000000000100

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000011001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000101000000000000001000000000
000000001000000000000011000000100000000000000000001000
101000000000001001100000000001000000000000001000000000
100001000000001111000000000000100000000000000000000000
000010000000000000000000000000001000001100111100000001
000001000000000000000010010000001101110011000001000011
000000000000000000000000000000001000001100111110100001
000000000000000000000000000000001101110011000001000000
000000000000000000000110010000001001001100111110000000
000000001110000000000010000000001100110011000001100000
000000000000001000000000010000001001001100111100000101
000010100000000001000010000000001000110011000011100000
000010100000000000000000000000001001001100111100000000
000001000000000000000000000000001101110011000011000010
010000000000000000000110000111101000001100111101000001
010000000000000000000000000000100000110011000001100001

.logic_tile 5 9
000000000000000000000011100000000000000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000010
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011111001111011010000000010
100000000000001111000000000000001010111011010000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000011111001001000010000000000
000000000000000001000000000000001010001000010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000101000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000001000000110010101001000001100111100000000
100000000000001001000010000000000000110011000000000000
000010000000000001100000000111001000001100111100000000
000001000000000000000000000000100000110011000000000000
000000000000000101000000000111001000001100110100000000
000000000000000000100010100000100000110011000000000000
000000000001011000000000001111111001100000000000000000
000000000000100001000000001001111000000000000000000000
000000000000000001100000001101100000001100110100000000
000000000000000000000000000011000000110011000000100000
000000000000000000000110010001001110100000000000000000
000000000000100000000010001111011100000000000000000000
110000000000000000000000001101101011000000000000000000
000000000000000000000010001101001100000100000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000111111000111110010000100000
110000000000000000000000000000111111111110010000000011
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001111110001000010000000000
000000000000000000000000000000111111001000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000010100000000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000000
000000000000000011100000000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000001001100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001001100100000000000000000
000000000000000000000000001011101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010011
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000000000011
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000001100000000000001000001100111110100100
000000000000000000000000000000001100110011000001010010
101000000000000000000000000000001000001100110100100000
100000000000000000000000000001000000110011000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100100000000
000000000000000000000000000011000000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 reset_$glb_sr
.sym 3 switch1_SB_LUT4_I2_O_$glb_sr
.sym 4 clk$SB_IO_IN_$glb_clk
.sym 5 switch2_SB_LUT4_I2_O_$glb_sr
.sym 6 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_ce
.sym 7 car1.speed_counter_SB_DFFESR_Q_R[2]_$glb_sr
.sym 45 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 46 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 48 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 49 vsync_SB_LUT4_O_I1[2]
.sym 72 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 102 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 183 hsync$SB_IO_OUT
.sym 254 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 292 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 296 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 405 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 407 vsync_SB_LUT4_O_I1[3]
.sym 408 vsync_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 411 vsync_SB_LUT4_O_I0[1]
.sym 412 vsync$SB_IO_OUT
.sym 484 vga_inst.h_counter[5]
.sym 520 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 551 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 561 car_x1[3]
.sym 576 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 579 vsync_SB_LUT4_O_I0[0]
.sym 585 vga_inst.h_counter[5]
.sym 594 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 600 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 635 green_SB_LUT4_O_I0[2]
.sym 637 vsync_SB_LUT4_O_I1[1]
.sym 639 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 640 green_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 644 frog_x[7]
.sym 646 frog_x[5]
.sym 665 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 668 car_x1[3]
.sym 677 car_x1[2]
.sym 710 car_x1[1]
.sym 715 clk$SB_IO_IN
.sym 752 hsync_SB_LUT4_O_I1[5]
.sym 753 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 775 frog_x[9]
.sym 779 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 780 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 781 car_x1[7]
.sym 784 frog_x[9]
.sym 790 car_x1[5]
.sym 830 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 836 clk$SB_IO_IN
.sym 849 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 862 vga_inst.v_counter[2]
.sym 863 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 864 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 865 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 866 vga_inst.v_counter[6]
.sym 867 vga_inst.v_counter[7]
.sym 890 $PACKER_VCC_NET
.sym 897 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 938 green[0]$SB_IO_OUT
.sym 944 clk$SB_IO_IN
.sym 972 clk$SB_IO_IN
.sym 974 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 975 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 994 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 1006 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 1007 vga_inst.v_counter[6]
.sym 1011 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 1013 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 1029 vga_inst.v_counter[7]
.sym 1050 vga_inst.h_counter[5]
.sym 1147 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 1919 vga_inst.v_counter[6]
.sym 1920 $PACKER_VCC_NET
.sym 1922 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 1923 $PACKER_VCC_NET
.sym 1925 vga_inst.v_counter[7]
.sym 1931 $PACKER_VCC_NET
.sym 1957 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 1969 $PACKER_VCC_NET
.sym 1971 vga_inst.v_counter[7]
.sym 1973 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 1974 $PACKER_VCC_NET
.sym 1975 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 1976 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 1977 $PACKER_VCC_NET
.sym 1981 vga_inst.v_counter[6]
.sym 1983 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 1984 $PACKER_VCC_NET
.sym 1985 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 1987 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 1992 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2000 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2001 $nextpnr_ICESTORM_LC_20$O
.sym 2004 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2007 vsync_SB_LUT4_O_I2[1]
.sym 2009 $PACKER_VCC_NET
.sym 2010 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2013 vsync_SB_LUT4_O_I2[2]
.sym 2016 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2019 vsync_SB_LUT4_O_I2[3]
.sym 2021 $PACKER_VCC_NET
.sym 2022 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2025 vsync_SB_LUT4_O_I2[4]
.sym 2028 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2031 vsync_SB_LUT4_O_I2[5]
.sym 2033 $PACKER_VCC_NET
.sym 2034 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2037 vsync_SB_LUT4_O_I2[6]
.sym 2039 $PACKER_VCC_NET
.sym 2040 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 2041 vga_inst.v_counter[6]
.sym 2043 vsync_SB_LUT4_O_I2[7]
.sym 2045 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2046 $PACKER_VCC_NET
.sym 2047 vga_inst.v_counter[7]
.sym 2065 red_SB_LUT4_O_I0[9]
.sym 2084 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2089 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2095 vsync$SB_IO_OUT
.sym 2097 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2098 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2108 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2111 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2112 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2113 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2118 hsync$SB_IO_OUT
.sym 2119 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2124 vga_inst.v_counter[1]
.sym 2127 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 2128 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2129 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2135 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2136 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2137 vga_inst.h_counter[5]
.sym 2138 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2139 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2141 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2143 hsync_SB_LUT4_O_I1[5]
.sym 2147 vsync_SB_LUT4_O_I2[7]
.sym 2153 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2162 $PACKER_VCC_NET
.sym 2167 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2181 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2184 vsync_SB_LUT4_O_I2[8]
.sym 2186 $PACKER_VCC_NET
.sym 2187 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2190 $nextpnr_ICESTORM_LC_21$I3
.sym 2193 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2194 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2200 $nextpnr_ICESTORM_LC_21$I3
.sym 2236 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2237 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2238 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2246 $PACKER_VCC_NET
.sym 2250 $PACKER_VCC_NET
.sym 2252 vsync_SB_LUT4_O_I1[2]
.sym 2258 red[0]$SB_IO_OUT
.sym 2259 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2262 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2264 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2266 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2267 vga_inst.v_counter[2]
.sym 2268 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2269 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2270 vga_inst.v_counter[6]
.sym 2271 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2273 $PACKER_VCC_NET
.sym 2274 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2275 vga_inst.v_counter[6]
.sym 2278 $PACKER_VCC_NET
.sym 2280 vga_inst.v_counter[7]
.sym 2281 vsync_SB_LUT4_O_I1[2]
.sym 2295 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2305 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2306 vga_inst.h_counter[5]
.sym 2308 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2310 hsync_SB_LUT4_O_I2[1]
.sym 2312 hsync_SB_LUT4_O_I1[5]
.sym 2314 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2316 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2318 $PACKER_VCC_NET
.sym 2319 $nextpnr_ICESTORM_LC_6$O
.sym 2321 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2325 hsync_SB_LUT4_O_I3[1]
.sym 2328 vga_inst.h_counter[5]
.sym 2331 hsync_SB_LUT4_O_I3[2]
.sym 2334 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2337 hsync_SB_LUT4_O_I3[3]
.sym 2339 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2343 hsync_SB_LUT4_O_I3[4]
.sym 2345 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2346 $PACKER_VCC_NET
.sym 2349 hsync_SB_LUT4_O_I2[2]
.sym 2351 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2357 hsync_SB_LUT4_O_I2[1]
.sym 2358 hsync_SB_LUT4_O_I1[5]
.sym 2359 hsync_SB_LUT4_O_I2[2]
.sym 2371 red_SB_LUT4_O_I1[3]
.sym 2372 red_SB_LUT4_O_I1[1]
.sym 2373 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 2374 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 2375 red[0]$SB_IO_OUT
.sym 2376 hsync_SB_LUT4_O_I2[1]
.sym 2384 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2392 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2393 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2395 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2396 vsync$SB_IO_OUT
.sym 2397 vga_inst.v_counter[7]
.sym 2398 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2400 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2401 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2403 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2404 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2414 vsync_SB_LUT4_O_I1[1]
.sym 2423 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2424 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2426 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2433 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2434 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2437 vga_inst.v_counter[1]
.sym 2438 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 2439 $PACKER_VCC_NET
.sym 2440 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2443 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2447 $PACKER_VCC_NET
.sym 2453 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2454 $nextpnr_ICESTORM_LC_42$O
.sym 2457 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2460 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2463 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2464 vga_inst.v_counter[1]
.sym 2466 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 2468 $PACKER_VCC_NET
.sym 2469 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 2472 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 2474 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 2475 $PACKER_VCC_NET
.sym 2478 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 2480 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2484 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 2486 $PACKER_VCC_NET
.sym 2487 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2488 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2490 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 2492 $PACKER_VCC_NET
.sym 2493 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 2496 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 2498 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 2499 $PACKER_VCC_NET
.sym 2504 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2506 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 2507 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 2508 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2509 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 2510 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 2511 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 2517 red[0]$SB_IO_OUT
.sym 2518 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2520 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 2521 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2522 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2524 car1.car_x_SB_DFFESR_Q_E
.sym 2525 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2530 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2531 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2532 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 2533 vga_inst.h_counter[0]
.sym 2534 frog_x[5]
.sym 2535 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2536 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2537 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2548 frog_x[7]
.sym 2552 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 2557 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2559 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2561 $PACKER_VCC_NET
.sym 2565 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2566 vga_inst.v_counter[6]
.sym 2567 vsync_SB_LUT4_O_I1[3]
.sym 2571 vga_inst.v_counter[7]
.sym 2572 vsync_SB_LUT4_O_I1[2]
.sym 2574 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2577 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2579 vsync_SB_LUT4_O_I0[1]
.sym 2580 vsync_SB_LUT4_O_I0[0]
.sym 2581 vsync_SB_LUT4_O_I1[1]
.sym 2584 vsync_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 2585 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2587 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2589 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 2591 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 2592 $PACKER_VCC_NET
.sym 2593 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2595 vsync_SB_LUT4_O_I0[2]
.sym 2597 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 2602 vsync_SB_LUT4_O_I0[1]
.sym 2603 vsync_SB_LUT4_O_I0[0]
.sym 2605 vsync_SB_LUT4_O_I0[2]
.sym 2608 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2609 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2610 vga_inst.v_counter[7]
.sym 2611 vga_inst.v_counter[6]
.sym 2626 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2627 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2628 vsync_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 2632 vsync_SB_LUT4_O_I1[3]
.sym 2633 vsync_SB_LUT4_O_I1[2]
.sym 2634 vsync_SB_LUT4_O_I1[1]
.sym 2635 vsync_SB_LUT4_O_I0[1]
.sym 2639 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 2640 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 2641 red_SB_LUT4_O_I1[2]
.sym 2642 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2643 red_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 2644 red_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 2645 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 2646 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2652 car_x1[2]
.sym 2653 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2654 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 2655 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2657 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2658 car_x1[4]
.sym 2661 car_x1[1]
.sym 2664 green[0]$SB_IO_OUT
.sym 2667 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2668 vga_inst.v_counter[1]
.sym 2669 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2670 car_x1[0]
.sym 2671 frog_x[8]
.sym 2673 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2675 hsync_SB_LUT4_O_I1[5]
.sym 2676 vga_inst.h_counter[5]
.sym 2679 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2683 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2685 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2686 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2693 frog_x[6]
.sym 2696 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2698 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 2700 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2702 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 2703 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 2704 frog_x[7]
.sym 2705 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 2706 frog_x[5]
.sym 2707 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 2717 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 2719 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2724 $nextpnr_ICESTORM_LC_2$O
.sym 2726 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2730 green_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 2732 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 2734 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2736 green_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 2738 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 2742 green_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2744 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 2748 green_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 2751 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 2754 green_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 2756 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 2757 frog_x[5]
.sym 2760 green_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 2762 frog_x[6]
.sym 2763 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 2766 green_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2768 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 2769 frog_x[7]
.sym 2774 green_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 2775 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2776 vga_inst.h_counter[0]
.sym 2777 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2778 red_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 2779 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2780 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 2781 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 2783 frog_x[6]
.sym 2787 car_x1[0]
.sym 2789 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2790 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 2791 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2792 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 2794 vga_inst.v_counter[6]
.sym 2795 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2796 car_x1[9]
.sym 2797 $PACKER_VCC_NET
.sym 2799 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2801 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2802 vga_inst.v_counter[2]
.sym 2803 car_x1[6]
.sym 2804 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2805 car_x1[4]
.sym 2806 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 2808 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2809 vsync_SB_LUT4_O_I0[0]
.sym 2810 vga_inst.v_counter[6]
.sym 2812 vga_inst.v_counter[7]
.sym 2820 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2822 green_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2827 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 2831 frog_x[7]
.sym 2832 vga_inst.v_counter[2]
.sym 2834 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2835 frog_x[9]
.sym 2836 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 2839 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2840 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 2842 frog_x[5]
.sym 2843 green_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 2845 vga_inst.v_counter[1]
.sym 2846 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2848 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2851 vga_inst.h_counter[5]
.sym 2854 frog_x[9]
.sym 2855 frog_x[8]
.sym 2856 vga_inst.v_counter[0]
.sym 2857 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 2858 green_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 2859 green_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 2861 frog_x[8]
.sym 2862 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 2865 green_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 2867 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 2868 frog_x[9]
.sym 2872 green_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 2873 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2874 green_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 2875 green_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 2884 vga_inst.v_counter[1]
.sym 2885 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 2886 vga_inst.v_counter[0]
.sym 2887 vga_inst.v_counter[2]
.sym 2896 frog_x[5]
.sym 2897 vga_inst.h_counter[5]
.sym 2898 frog_x[7]
.sym 2899 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2902 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 2903 frog_x[9]
.sym 2904 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2905 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 2909 green[0]$SB_IO_OUT
.sym 2910 green_SB_LUT4_O_I0[0]
.sym 2911 vga_inst.v_counter[1]
.sym 2912 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 2913 green_SB_LUT4_O_I0[1]
.sym 2914 vga_inst.v_counter[0]
.sym 2915 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 2916 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 2922 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2923 car_x1[8]
.sym 2924 car_x1[9]
.sym 2926 vga_inst.h_counter[5]
.sym 2932 vga_inst.h_counter[0]
.sym 2933 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 2935 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 2936 vga_inst.v_counter[7]
.sym 2941 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 2942 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2944 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2963 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2965 $PACKER_VCC_NET
.sym 2968 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2970 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 2973 $PACKER_VCC_NET
.sym 2974 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2975 vga_inst.h_counter[5]
.sym 2978 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2991 vga_inst.v_counter[0]
.sym 2994 $nextpnr_ICESTORM_LC_3$O
.sym 2996 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3000 hsync_SB_LUT4_O_I1[1]
.sym 3002 vga_inst.h_counter[5]
.sym 3003 $PACKER_VCC_NET
.sym 3006 hsync_SB_LUT4_O_I1[2]
.sym 3008 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3009 $PACKER_VCC_NET
.sym 3012 hsync_SB_LUT4_O_I1[3]
.sym 3014 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3018 hsync_SB_LUT4_O_I1[4]
.sym 3020 $PACKER_VCC_NET
.sym 3021 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3024 $nextpnr_ICESTORM_LC_4$I3
.sym 3027 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 3034 $nextpnr_ICESTORM_LC_4$I3
.sym 3038 vga_inst.v_counter[0]
.sym 3044 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 3045 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 3046 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 3047 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 3048 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3049 vsync_SB_LUT4_O_I0[0]
.sym 3051 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3064 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 3067 frog_x[7]
.sym 3068 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3069 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3075 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3101 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3107 vga_inst.v_counter[1]
.sym 3108 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 3110 vga_inst.v_counter[0]
.sym 3117 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 3119 vga_inst.v_counter[6]
.sym 3120 vga_inst.v_counter[7]
.sym 3123 vga_inst.v_counter[2]
.sym 3124 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3126 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 3129 $nextpnr_ICESTORM_LC_12$O
.sym 3132 vga_inst.v_counter[0]
.sym 3135 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3138 vga_inst.v_counter[1]
.sym 3141 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3143 vga_inst.v_counter[2]
.sym 3145 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3147 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3149 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 3151 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3153 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3156 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3157 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3159 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3161 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 3163 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3165 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3168 vga_inst.v_counter[6]
.sym 3169 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3171 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3174 vga_inst.v_counter[7]
.sym 3175 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3176 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3177 clk$SB_IO_IN_$glb_clk
.sym 3178 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 3182 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3188 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3192 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 3193 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 3194 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3196 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 3197 vga_inst.v_counter[2]
.sym 3198 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3200 vga_inst.h_counter[5]
.sym 3201 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3202 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3203 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 3211 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 3213 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 3227 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3233 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 3240 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 3252 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 3259 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3264 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3266 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 3268 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3273 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 3274 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3311 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 3312 clk$SB_IO_IN_$glb_clk
.sym 3313 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 4212 hsync$SB_IO_OUT
.sym 4215 vsync$SB_IO_OUT
.sym 4229 vsync$SB_IO_OUT
.sym 4234 hsync$SB_IO_OUT
.sym 4248 $PACKER_VCC_NET
.sym 4266 red_SB_LUT4_O_I0[9]
.sym 4282 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 4286 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 4290 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 4293 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 4295 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4301 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 4306 $PACKER_VCC_NET
.sym 4307 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 4309 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 4311 $nextpnr_ICESTORM_LC_22$O
.sym 4314 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 4317 red_SB_LUT4_O_I0[1]
.sym 4320 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 4323 red_SB_LUT4_O_I0[2]
.sym 4325 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 4329 red_SB_LUT4_O_I0[3]
.sym 4331 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 4335 red_SB_LUT4_O_I0[4]
.sym 4338 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4341 red_SB_LUT4_O_I0[5]
.sym 4343 $PACKER_VCC_NET
.sym 4344 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 4347 red_SB_LUT4_O_I0[6]
.sym 4349 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 red_SB_LUT4_O_I0[7]
.sym 4356 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 4376 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 4378 red[0]$SB_IO_OUT
.sym 4382 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 4386 $PACKER_GND_NET
.sym 4425 green[0]$SB_IO_OUT
.sym 4434 $PACKER_GND_NET
.sym 4437 red_SB_LUT4_O_I0[7]
.sym 4446 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 4451 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 4474 red_SB_LUT4_O_I0[8]
.sym 4477 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 4480 $nextpnr_ICESTORM_LC_23$I3
.sym 4482 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 4490 $nextpnr_ICESTORM_LC_23$I3
.sym 4536 frog_y[9]
.sym 4542 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 4548 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4549 red[0]$SB_IO_OUT
.sym 4551 frog_y[5]
.sym 4554 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4555 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4567 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 4575 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4577 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4578 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 4580 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 4583 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 4586 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 4588 $PACKER_VCC_NET
.sym 4589 vga_inst.v_counter[2]
.sym 4590 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 4592 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 4596 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4597 $nextpnr_ICESTORM_LC_11$O
.sym 4600 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 4603 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 4605 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 4609 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 4612 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 4613 vga_inst.v_counter[2]
.sym 4615 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 4617 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 4619 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4621 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 4623 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4625 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4627 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 4630 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 4633 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 4636 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 4639 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 4641 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 4642 $PACKER_VCC_NET
.sym 4663 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4675 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4683 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 4688 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4689 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4690 red_SB_LUT4_O_I1[3]
.sym 4692 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 4693 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4694 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4695 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4698 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4699 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 4701 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4702 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4703 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4704 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 4705 vga_inst.h_counter[5]
.sym 4706 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4707 red_SB_LUT4_O_I1[1]
.sym 4709 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 4710 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4712 red_SB_LUT4_O_I0[9]
.sym 4713 vga_inst.h_counter[0]
.sym 4714 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4715 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4717 red_SB_LUT4_O_I1[2]
.sym 4718 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 4720 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 4723 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 4726 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 4728 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 4733 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4734 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 4735 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4736 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 4739 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4740 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4741 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4742 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4745 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4746 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4747 vga_inst.h_counter[0]
.sym 4748 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4751 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4752 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4753 vga_inst.h_counter[5]
.sym 4754 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 4757 red_SB_LUT4_O_I1[2]
.sym 4758 red_SB_LUT4_O_I0[9]
.sym 4759 red_SB_LUT4_O_I1[3]
.sym 4760 red_SB_LUT4_O_I1[1]
.sym 4763 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4764 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4765 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 4766 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4782 car_x1[0]
.sym 4784 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 4785 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 4789 green[0]$SB_IO_OUT
.sym 4791 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4796 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4798 vga_inst.h_counter[0]
.sym 4803 red_SB_LUT4_O_I1[2]
.sym 4805 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4811 car_x1[4]
.sym 4813 car_x1[5]
.sym 4814 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 4815 car_x1[2]
.sym 4816 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4817 car_x1[7]
.sym 4818 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4819 car_x1[6]
.sym 4820 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4821 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 4823 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4824 car_x1[1]
.sym 4825 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4827 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4828 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 4829 car_x1[3]
.sym 4831 vga_inst.h_counter[5]
.sym 4832 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 4833 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 4834 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 4835 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4838 car_x1[0]
.sym 4839 vga_inst.h_counter[0]
.sym 4843 red_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4845 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4846 car_x1[0]
.sym 4847 vga_inst.h_counter[0]
.sym 4849 red_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4851 car_x1[1]
.sym 4852 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 4855 red_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4857 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 4858 car_x1[2]
.sym 4859 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4861 red_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4863 car_x1[3]
.sym 4864 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 4865 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4867 red_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 4869 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 4870 car_x1[4]
.sym 4871 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4873 red_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 4875 car_x1[5]
.sym 4876 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 4877 vga_inst.h_counter[5]
.sym 4879 red_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 4881 car_x1[6]
.sym 4882 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 4883 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4885 red_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 4887 car_x1[7]
.sym 4888 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 4889 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4901 car_x1[6]
.sym 4905 car_x1[4]
.sym 4907 car1.car_x_SB_DFFESR_Q_E
.sym 4908 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 4909 car_x1[5]
.sym 4911 car_x1[6]
.sym 4912 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4913 car_x1[7]
.sym 4914 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 4917 green[0]$SB_IO_OUT
.sym 4926 vga_inst.h_counter[0]
.sym 4929 red_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 4935 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 4936 vga_inst.h_counter[0]
.sym 4937 vga_inst.v_counter[6]
.sym 4938 red_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4939 vga_inst.v_counter[7]
.sym 4940 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4941 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4942 car_x1[8]
.sym 4943 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4944 vga_inst.h_counter[0]
.sym 4945 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 4946 car_x1[0]
.sym 4947 car_x1[9]
.sym 4948 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 4949 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4950 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 4951 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 4952 car_x1[2]
.sym 4953 car_x1[3]
.sym 4954 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 4955 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4956 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4958 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4961 car_x1[4]
.sym 4962 red_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4963 red_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4965 car_x1[1]
.sym 4966 red_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 4968 car_x1[8]
.sym 4969 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 4970 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4972 red_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4974 car_x1[9]
.sym 4975 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 4976 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4979 red_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4980 red_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4981 red_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4982 red_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4985 vga_inst.h_counter[0]
.sym 4986 car_x1[1]
.sym 4987 car_x1[0]
.sym 4988 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4991 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 4992 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4993 car_x1[2]
.sym 4994 car_x1[3]
.sym 4997 car_x1[0]
.sym 4998 car_x1[4]
.sym 4999 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5000 vga_inst.h_counter[0]
.sym 5003 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 5004 vga_inst.v_counter[7]
.sym 5005 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5006 vga_inst.v_counter[6]
.sym 5009 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 5011 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 5012 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 5024 $PACKER_VCC_NET
.sym 5029 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 5032 car1.car_x_SB_DFFESR_Q_E
.sym 5033 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 5036 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 5037 vga_inst.v_counter[7]
.sym 5038 car_x1[8]
.sym 5040 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5046 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5047 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5048 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5050 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 5058 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5059 vga_inst.v_counter[1]
.sym 5062 vga_inst.v_counter[0]
.sym 5063 car_x1[9]
.sym 5065 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5066 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 5067 vga_inst.v_counter[1]
.sym 5068 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5069 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5070 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5071 vga_inst.h_counter[5]
.sym 5072 car_x1[8]
.sym 5075 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5076 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5078 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5079 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5080 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 5081 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5083 car_x1[5]
.sym 5084 car_x1[7]
.sym 5085 car_x1[6]
.sym 5086 vga_inst.v_counter[2]
.sym 5088 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5090 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 5091 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5092 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5093 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5096 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 5097 vga_inst.v_counter[1]
.sym 5098 vga_inst.v_counter[0]
.sym 5099 vga_inst.v_counter[2]
.sym 5105 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5108 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5110 car_x1[6]
.sym 5114 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5115 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5116 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5117 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5120 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5121 car_x1[7]
.sym 5122 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5123 car_x1[8]
.sym 5126 car_x1[9]
.sym 5127 car_x1[5]
.sym 5128 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5129 vga_inst.h_counter[5]
.sym 5132 vga_inst.v_counter[0]
.sym 5134 vga_inst.v_counter[1]
.sym 5135 vga_inst.v_counter[2]
.sym 5137 clk$SB_IO_IN_$glb_clk
.sym 5138 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5154 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5155 frog_x[5]
.sym 5158 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5162 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 5164 vga_inst.h_counter[0]
.sym 5167 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5182 vga_inst.v_counter[1]
.sym 5183 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5187 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 5188 vga_inst.v_counter[2]
.sym 5189 green_SB_LUT4_O_I0[0]
.sym 5190 vga_inst.h_counter[0]
.sym 5191 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5192 green_SB_LUT4_O_I0[1]
.sym 5193 vga_inst.v_counter[0]
.sym 5194 green_SB_LUT4_O_I0[3]
.sym 5195 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5196 vga_inst.h_counter[0]
.sym 5198 green_SB_LUT4_O_I0[2]
.sym 5201 vga_inst.v_counter[0]
.sym 5206 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5207 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5209 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 5210 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5211 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5213 green_SB_LUT4_O_I0[2]
.sym 5214 green_SB_LUT4_O_I0[3]
.sym 5215 green_SB_LUT4_O_I0[0]
.sym 5216 green_SB_LUT4_O_I0[1]
.sym 5219 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5220 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5221 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5222 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5226 vga_inst.v_counter[0]
.sym 5227 vga_inst.v_counter[1]
.sym 5231 vga_inst.v_counter[0]
.sym 5232 vga_inst.h_counter[0]
.sym 5233 vga_inst.v_counter[2]
.sym 5234 vga_inst.v_counter[1]
.sym 5237 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5238 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5239 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5240 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5243 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 5249 vga_inst.v_counter[1]
.sym 5250 vga_inst.v_counter[0]
.sym 5251 vga_inst.h_counter[0]
.sym 5252 vga_inst.v_counter[2]
.sym 5255 vga_inst.h_counter[0]
.sym 5256 vga_inst.v_counter[1]
.sym 5257 vga_inst.v_counter[2]
.sym 5258 vga_inst.v_counter[0]
.sym 5259 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5260 clk$SB_IO_IN_$glb_clk
.sym 5261 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 5282 green_SB_LUT4_O_I0[3]
.sym 5285 frog_x[8]
.sym 5292 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5303 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 5304 vga_inst.v_counter[2]
.sym 5305 vga_inst.v_counter[1]
.sym 5306 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 5307 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 5308 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5309 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 5310 vga_inst.v_counter[7]
.sym 5311 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5312 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5313 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5315 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5316 vga_inst.v_counter[0]
.sym 5317 vga_inst.v_counter[6]
.sym 5318 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5319 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 5320 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 5323 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5324 vga_inst.h_counter[0]
.sym 5327 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5328 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 5330 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 5332 vsync_SB_LUT4_O_I0[0]
.sym 5333 vga_inst.h_counter[5]
.sym 5334 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5336 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 5337 vga_inst.h_counter[0]
.sym 5338 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 5339 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5342 vga_inst.v_counter[7]
.sym 5343 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 5344 vga_inst.v_counter[6]
.sym 5345 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 5348 vsync_SB_LUT4_O_I0[0]
.sym 5349 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5350 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 5351 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 5354 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5355 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5356 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5357 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5360 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 5361 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5362 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5363 vga_inst.h_counter[5]
.sym 5366 vga_inst.v_counter[2]
.sym 5367 vga_inst.v_counter[0]
.sym 5368 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 5369 vga_inst.v_counter[1]
.sym 5380 vga_inst.h_counter[0]
.sym 5381 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5383 clk$SB_IO_IN_$glb_clk
.sym 5384 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5397 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5410 vga_inst.v_counter_SB_DFFESR_Q_R
.sym 5438 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5477 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 5522 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5530 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 6321 $PACKER_GND_NET
.sym 6324 green[0]$SB_IO_OUT
.sym 6331 green[0]$SB_IO_OUT
.sym 6345 $PACKER_GND_NET
.sym 6353 frog_y[7]
.sym 6422 frog_y[8]
.sym 6424 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 6464 red[0]$SB_IO_OUT
.sym 6465 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 6468 $PACKER_GND_NET
.sym 6473 frog_y[5]
.sym 6507 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 6508 frog_y[6]
.sym 6518 green[0]$SB_IO_OUT
.sym 6523 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 6560 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6603 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 6614 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 6616 vga_inst.v_counter[7]
.sym 6619 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 6620 vga_inst.v_counter[6]
.sym 6621 vga_inst.h_counter[5]
.sym 6622 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6624 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 6665 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 6666 car_x1[0]
.sym 6667 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6706 vga_inst.h_counter[0]
.sym 6714 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 6722 car_x1[1]
.sym 6723 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6724 car_x1[2]
.sym 6726 car_x1[3]
.sym 6727 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6765 car_x1[1]
.sym 6766 car_x1[2]
.sym 6767 car_x1[3]
.sym 6768 car_x1[4]
.sym 6769 car_x1[5]
.sym 6770 car_x1[6]
.sym 6771 car_x1[7]
.sym 6821 car_x1[5]
.sym 6822 car_x1[0]
.sym 6823 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6825 car_x1[7]
.sym 6827 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 6866 car_x1[8]
.sym 6867 car_x1[9]
.sym 6868 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 6869 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 6870 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 6871 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6872 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 6873 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 6911 car_x1[3]
.sym 6919 frog_y[5]
.sym 6922 vga_inst.h_counter[5]
.sym 6923 green[0]$SB_IO_OUT
.sym 6928 car_x1[6]
.sym 6930 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 6970 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 6971 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 6972 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 6973 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[10]
.sym 6974 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 7010 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 7019 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 7021 frog_y[5]
.sym 7022 $PACKER_VCC_NET
.sym 7024 vga_inst.v_counter[7]
.sym 7027 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 7028 vga_inst.v_counter[6]
.sym 7029 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 7030 vga_inst.v_counter[7]
.sym 7031 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7033 vga_inst.h_counter[5]
.sym 7072 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 7077 green_SB_LUT4_O_I0[3]
.sym 7112 frog_x[9]
.sym 7125 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 7126 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7127 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 7174 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 7175 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 7176 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7177 vga_inst.h_counter[5]
.sym 7178 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7179 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7232 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 7274 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 7275 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 7317 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7319 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 7320 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 7321 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 7327 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 7334 vga_inst.h_counter[5]
.sym 7425 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 7431 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 8093 green[0]$SB_IO_OUT
.sym 8117 green[0]$SB_IO_OUT
.sym 8123 $PACKER_GND_NET
.sym 8137 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8160 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8164 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 8167 frog_y[7]
.sym 8169 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 8170 frog_y[5]
.sym 8171 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 8177 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8185 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8186 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8187 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 8189 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8190 frog_y[6]
.sym 8192 $nextpnr_ICESTORM_LC_14$O
.sym 8195 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 8198 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8201 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8204 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 8206 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8210 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8212 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8216 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 8219 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 8222 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 8224 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8225 frog_y[5]
.sym 8228 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 8230 frog_y[6]
.sym 8231 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 8234 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 8236 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 8237 frog_y[7]
.sym 8238 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8288 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 8291 frog_y[8]
.sym 8295 frog_y[7]
.sym 8297 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8299 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8305 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 8306 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8307 frog_x[7]
.sym 8309 frog_y[8]
.sym 8312 frog_y[7]
.sym 8318 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 8323 frog_y[8]
.sym 8333 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 8335 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 8339 frog_y[9]
.sym 8353 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 8355 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 8357 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 8358 frog_y[8]
.sym 8359 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 8361 $nextpnr_ICESTORM_LC_15$I3
.sym 8363 frog_y[9]
.sym 8364 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 8371 $nextpnr_ICESTORM_LC_15$I3
.sym 8410 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 8411 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 8412 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 8419 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 8429 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8431 car_x1[1]
.sym 8432 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8434 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 8436 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 8437 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8438 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 8439 car_x1[5]
.sym 8446 car_x1[5]
.sym 8447 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8449 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 8450 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 8454 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8455 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 8458 car_x1[0]
.sym 8459 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8460 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 8461 vga_inst.h_counter[0]
.sym 8465 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8466 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8470 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 8471 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 8472 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8475 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8476 vga_inst.h_counter[5]
.sym 8478 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 8480 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8481 vga_inst.h_counter[0]
.sym 8482 car_x1[0]
.sym 8484 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 8486 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8487 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8490 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 8492 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8493 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 8496 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 8498 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 8499 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 8502 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 8504 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 8505 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8508 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 8510 car_x1[5]
.sym 8511 vga_inst.h_counter[5]
.sym 8514 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 8516 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 8517 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8520 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 8522 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 8523 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8528 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 8529 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 8530 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 8532 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 8552 car_x1[0]
.sym 8553 car_x1[6]
.sym 8554 car_x1[9]
.sym 8555 car_x1[7]
.sym 8557 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 8558 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8559 $PACKER_VCC_NET
.sym 8560 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 8561 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8563 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8564 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 8573 car_x1[0]
.sym 8575 vga_inst.v_counter[7]
.sym 8579 vga_inst.v_counter[6]
.sym 8580 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 8581 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 8587 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 8588 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 8592 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8595 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8596 car1.car_x_SB_DFFESR_Q_E
.sym 8597 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8598 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 8601 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 8603 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8604 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 8607 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 8609 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 8610 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8613 $nextpnr_ICESTORM_LC_7$I3
.sym 8615 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 8623 $nextpnr_ICESTORM_LC_7$I3
.sym 8628 car_x1[0]
.sym 8629 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8632 vga_inst.v_counter[6]
.sym 8633 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 8634 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 8635 vga_inst.v_counter[7]
.sym 8648 car1.car_x_SB_DFFESR_Q_E
.sym 8649 clk$SB_IO_IN_$glb_clk
.sym 8650 reset_$glb_sr
.sym 8652 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8653 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 8654 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 8655 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 8657 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 8665 frog_y[6]
.sym 8666 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 8672 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8674 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 8675 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 8676 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 8677 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8679 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 8680 car_x1[8]
.sym 8682 car_x1[9]
.sym 8684 frog_x[9]
.sym 8694 car_x1[2]
.sym 8696 car_x1[0]
.sym 8699 car_x1[7]
.sym 8702 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8703 car_x1[3]
.sym 8705 car_x1[5]
.sym 8706 car_x1[6]
.sym 8709 car_x1[1]
.sym 8710 car1.car_x_SB_DFFESR_Q_E
.sym 8712 car_x1[4]
.sym 8723 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8724 $nextpnr_ICESTORM_LC_39$O
.sym 8727 car_x1[0]
.sym 8730 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8731 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8733 car_x1[1]
.sym 8734 car_x1[0]
.sym 8736 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8737 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8739 car_x1[2]
.sym 8740 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8742 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8743 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8744 car_x1[3]
.sym 8746 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8748 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8749 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8751 car_x1[4]
.sym 8752 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8754 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8755 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8756 car_x1[5]
.sym 8758 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8760 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8761 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8762 car_x1[6]
.sym 8764 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8766 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8767 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8769 car_x1[7]
.sym 8770 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8771 car1.car_x_SB_DFFESR_Q_E
.sym 8772 clk$SB_IO_IN_$glb_clk
.sym 8773 reset_$glb_sr
.sym 8774 frog_x[8]
.sym 8776 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 8777 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 8778 car1.car_x_SB_DFFESR_Q_E
.sym 8779 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8780 frog_x[7]
.sym 8781 frog_x[5]
.sym 8786 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 8787 $PACKER_VCC_NET
.sym 8799 car1.car_x_SB_DFFESR_Q_E
.sym 8800 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 8803 frog_x[7]
.sym 8805 car_x1[5]
.sym 8806 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 8807 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8809 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8810 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8815 car_x1[0]
.sym 8816 car_x1[1]
.sym 8817 car_x1[2]
.sym 8818 car_x1[3]
.sym 8819 car_x1[4]
.sym 8820 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 8821 car_x1[6]
.sym 8822 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8823 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8824 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8825 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 8826 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8827 frog_y[5]
.sym 8829 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 8830 car_x1[7]
.sym 8831 car_x1[8]
.sym 8832 car_x1[9]
.sym 8833 car1.car_x_SB_DFFESR_Q_E
.sym 8835 vga_inst.v_counter[7]
.sym 8837 frog_x[7]
.sym 8838 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8840 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 8841 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 8842 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8844 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 8846 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8847 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 8848 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8850 car_x1[8]
.sym 8851 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8855 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8856 car_x1[9]
.sym 8857 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 8860 car_x1[6]
.sym 8861 car_x1[1]
.sym 8862 car_x1[0]
.sym 8863 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8867 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8868 frog_y[5]
.sym 8869 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 8872 car_x1[4]
.sym 8873 car_x1[3]
.sym 8874 car_x1[2]
.sym 8875 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 8878 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8879 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8880 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 8881 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8884 frog_x[7]
.sym 8885 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 8886 car_x1[7]
.sym 8890 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 8891 vga_inst.v_counter[7]
.sym 8892 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8893 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 8894 car1.car_x_SB_DFFESR_Q_E
.sym 8895 clk$SB_IO_IN_$glb_clk
.sym 8896 reset_$glb_sr
.sym 8898 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 8899 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 8900 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 8901 frog_x[9]
.sym 8902 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 8903 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8904 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8916 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 8919 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 8925 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8928 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 8930 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 8931 frog_x[5]
.sym 8932 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8938 car_x1[8]
.sym 8947 car_x1[9]
.sym 8950 car_x1[6]
.sym 8952 car_x1[7]
.sym 8965 car_x1[5]
.sym 8966 frog_x[9]
.sym 8968 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8970 $nextpnr_ICESTORM_LC_9$O
.sym 8973 car_x1[5]
.sym 8976 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 8979 car_x1[6]
.sym 8982 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 8984 car_x1[7]
.sym 8986 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 8988 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 8990 car_x1[8]
.sym 8992 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 8994 $nextpnr_ICESTORM_LC_10$I3
.sym 8997 car_x1[9]
.sym 8998 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 9004 $nextpnr_ICESTORM_LC_10$I3
.sym 9007 car_x1[8]
.sym 9008 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9009 car_x1[9]
.sym 9010 frog_x[9]
.sym 9022 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 9024 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 9025 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 9044 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9045 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9046 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9048 car_x1[7]
.sym 9050 $PACKER_VCC_NET
.sym 9051 car_x1[9]
.sym 9053 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9055 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9062 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 9063 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 9064 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9065 $PACKER_VCC_NET
.sym 9066 vga_inst.h_counter[5]
.sym 9067 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9068 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9069 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 9072 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 9073 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9075 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9076 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9079 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 9081 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 9085 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9087 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9091 frog_x[5]
.sym 9093 $nextpnr_ICESTORM_LC_24$O
.sym 9095 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9099 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 9101 $PACKER_VCC_NET
.sym 9102 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9105 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 9107 vga_inst.h_counter[5]
.sym 9108 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 9109 frog_x[5]
.sym 9111 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 9113 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9114 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9117 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 9119 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9120 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 9123 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 9125 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9126 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9129 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 9131 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9132 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 9136 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 9137 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 9138 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 9139 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 9146 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9155 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 9168 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 9169 vga_inst.h_counter[5]
.sym 9170 vga_inst.h_counter[0]
.sym 9173 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9186 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9188 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 9189 vga_inst.h_counter[5]
.sym 9194 vga_inst.h_counter[0]
.sym 9202 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9203 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9204 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9206 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9215 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9216 $nextpnr_ICESTORM_LC_40$O
.sym 9218 vga_inst.h_counter[0]
.sym 9222 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9224 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9228 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9231 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9232 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9234 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9237 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9238 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9240 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9243 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9244 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9246 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9249 vga_inst.h_counter[5]
.sym 9250 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9252 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9255 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9256 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9258 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9260 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9262 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9264 clk$SB_IO_IN_$glb_clk
.sym 9265 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 9279 $PACKER_VCC_NET
.sym 9280 vga_inst.h_counter[5]
.sym 9291 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9301 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9302 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9308 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9323 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9336 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 9339 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9342 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9343 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9346 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9349 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9387 clk$SB_IO_IN_$glb_clk
.sym 9388 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 10226 car1.speed_counter[0]
.sym 10228 car1.speed_counter[1]
.sym 10230 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 10231 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 10250 frog_x[7]
.sym 10358 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10359 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 10379 red[0]$SB_IO_OUT
.sym 10406 frog_x[5]
.sym 10413 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 10419 green[0]$SB_IO_OUT
.sym 10420 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10514 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 10515 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10516 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 10517 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10520 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 10544 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 10559 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 10560 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 10562 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10564 frog_x[7]
.sym 10569 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 10570 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 10572 frog_x[5]
.sym 10574 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 10575 car_x1[6]
.sym 10576 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 10577 frog_x[6]
.sym 10580 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 10581 car_x1[5]
.sym 10585 car_x1[7]
.sym 10586 $nextpnr_ICESTORM_LC_13$O
.sym 10588 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10592 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 10595 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 10598 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 10601 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 10604 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 10606 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 10610 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 10613 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 10616 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 10618 frog_x[5]
.sym 10619 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 10620 car_x1[5]
.sym 10622 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 10624 frog_x[6]
.sym 10625 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 10626 car_x1[6]
.sym 10628 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 10630 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 10631 frog_x[7]
.sym 10632 car_x1[7]
.sym 10637 frog_y[6]
.sym 10638 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 10639 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 10640 frog_y[9]
.sym 10641 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10642 reset
.sym 10643 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 10650 frog_y[8]
.sym 10657 frog_y[7]
.sym 10660 frog_x[8]
.sym 10661 frog_y[9]
.sym 10663 frog_x[6]
.sym 10668 car1.car_x_SB_DFFESR_Q_E
.sym 10670 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 10672 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 10678 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 10685 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 10686 frog_x[8]
.sym 10692 frog_y[6]
.sym 10694 car_x1[8]
.sym 10695 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10698 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10699 $PACKER_VCC_NET
.sym 10702 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10704 car_x1[9]
.sym 10706 frog_x[9]
.sym 10707 frog_y[5]
.sym 10709 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 10711 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 10712 frog_x[8]
.sym 10713 car_x1[8]
.sym 10715 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10717 frog_x[9]
.sym 10718 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 10719 car_x1[9]
.sym 10722 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10723 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10724 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10725 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10734 $PACKER_VCC_NET
.sym 10735 frog_y[5]
.sym 10736 frog_y[6]
.sym 10763 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 10764 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10765 frog_y[5]
.sym 10766 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 10776 frog_y[8]
.sym 10777 frog_y[7]
.sym 10781 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 10782 red[0]$SB_IO_OUT
.sym 10784 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 10785 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10786 frog_x[5]
.sym 10788 frog_y[5]
.sym 10801 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10802 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 10805 car_x1[5]
.sym 10806 car_x1[6]
.sym 10809 car_x1[1]
.sym 10810 car_x1[2]
.sym 10811 car_x1[3]
.sym 10812 car_x1[4]
.sym 10814 frog_x[7]
.sym 10815 frog_x[5]
.sym 10817 frog_x[6]
.sym 10822 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 10825 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 10827 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 10828 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 10829 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 10832 $nextpnr_ICESTORM_LC_29$O
.sym 10834 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10838 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10840 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 10842 car_x1[1]
.sym 10844 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10847 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 10848 car_x1[2]
.sym 10850 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10852 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 10854 car_x1[3]
.sym 10856 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 10858 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 10860 car_x1[4]
.sym 10862 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 10864 frog_x[5]
.sym 10865 car_x1[5]
.sym 10868 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 10869 car_x1[6]
.sym 10870 frog_x[6]
.sym 10871 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 10872 car_x1[5]
.sym 10874 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 10876 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 10877 frog_x[7]
.sym 10883 frog_x[6]
.sym 10884 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10885 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 10886 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10887 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 10889 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10914 frog_x[8]
.sym 10918 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 10923 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 10925 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 10927 frog_x[9]
.sym 10929 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 10930 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10933 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 10934 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10935 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 10937 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10938 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 10942 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 10944 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[10]
.sym 10945 car_x1[6]
.sym 10946 frog_x[5]
.sym 10947 frog_x[8]
.sym 10949 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10950 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 10951 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 10952 car_x1[5]
.sym 10953 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10955 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 10957 frog_x[8]
.sym 10958 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 10959 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10961 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 10963 frog_x[9]
.sym 10964 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 10967 $nextpnr_ICESTORM_LC_30$I3
.sym 10969 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 10971 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[10]
.sym 10977 $nextpnr_ICESTORM_LC_30$I3
.sym 10980 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 10981 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 10982 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 10983 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 10986 frog_x[5]
.sym 10987 car_x1[6]
.sym 10988 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10989 car_x1[5]
.sym 10992 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 10993 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10995 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10999 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 11002 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11003 clk$SB_IO_IN_$glb_clk
.sym 11004 reset_$glb_sr
.sym 11006 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 11008 frog_inst.switch4_prev_SB_LUT4_I1_O[2]
.sym 11009 frog_inst.switch4_prev
.sym 11011 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 11012 frog_inst.switch2_prev
.sym 11018 $PACKER_VCC_NET
.sym 11020 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11022 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11028 vga_inst.v_counter[6]
.sym 11034 car1.car_x_SB_DFFESR_Q_E
.sym 11035 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11038 switch2_SB_LUT4_I2_I1[2]
.sym 11046 frog_x[8]
.sym 11047 frog_x[6]
.sym 11049 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11050 frog_x[9]
.sym 11051 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11053 frog_x[5]
.sym 11054 $PACKER_VCC_NET
.sym 11055 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 11057 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11058 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 11060 frog_x[7]
.sym 11061 frog_x[5]
.sym 11064 $PACKER_VCC_NET
.sym 11068 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 11073 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 11078 $nextpnr_ICESTORM_LC_25$O
.sym 11080 frog_x[5]
.sym 11084 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11086 $PACKER_VCC_NET
.sym 11087 frog_x[6]
.sym 11088 frog_x[5]
.sym 11090 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11092 frog_x[7]
.sym 11093 $PACKER_VCC_NET
.sym 11094 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11096 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11098 frog_x[8]
.sym 11099 $PACKER_VCC_NET
.sym 11100 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11103 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 11104 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 11105 frog_x[9]
.sym 11106 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11109 frog_x[6]
.sym 11112 frog_x[5]
.sym 11115 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 11117 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 11118 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11122 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 11123 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11124 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 11125 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11126 clk$SB_IO_IN_$glb_clk
.sym 11127 reset_$glb_sr
.sym 11132 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 11142 car_x1[8]
.sym 11150 $PACKER_VCC_NET
.sym 11152 car_x1[8]
.sym 11171 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 11173 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 11175 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11176 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11179 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 11181 frog_x[9]
.sym 11192 $PACKER_VCC_NET
.sym 11193 frog_x[7]
.sym 11200 $PACKER_VCC_NET
.sym 11201 $nextpnr_ICESTORM_LC_33$O
.sym 11203 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 11207 frog_inst.switch2_prev_SB_LUT4_I1_I2[1]
.sym 11209 $PACKER_VCC_NET
.sym 11210 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11213 frog_inst.switch2_prev_SB_LUT4_I1_I2[2]
.sym 11216 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 11217 frog_x[7]
.sym 11219 frog_inst.switch2_prev_SB_LUT4_I1_I2[3]
.sym 11221 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11225 $nextpnr_ICESTORM_LC_34$I3
.sym 11227 $PACKER_VCC_NET
.sym 11228 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 11229 frog_x[9]
.sym 11235 $nextpnr_ICESTORM_LC_34$I3
.sym 11252 switch2_SB_LUT4_I2_O
.sym 11254 frog_inst.db2.state_SB_DFFE_Q_E
.sym 11255 switch2_SB_LUT4_I2_I1[2]
.sym 11292 car_x1[7]
.sym 11295 car_x1[9]
.sym 11302 $PACKER_VCC_NET
.sym 11312 car_x1[8]
.sym 11324 $nextpnr_ICESTORM_LC_26$O
.sym 11327 car_x1[7]
.sym 11330 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11332 car_x1[8]
.sym 11333 $PACKER_VCC_NET
.sym 11336 $nextpnr_ICESTORM_LC_27$I3
.sym 11338 car_x1[9]
.sym 11346 $nextpnr_ICESTORM_LC_27$I3
.sym 11397 frog_inst.db4.state_SB_DFFE_Q_E
.sym 12309 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12310 red[0]$SB_IO_OUT
.sym 12313 green[0]$SB_IO_OUT
.sym 12326 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12328 red[0]$SB_IO_OUT
.sym 12333 green[0]$SB_IO_OUT
.sym 12337 car1.speed_counter[2]
.sym 12338 car1.speed_counter[3]
.sym 12339 car1.speed_counter[4]
.sym 12340 car1.speed_counter[5]
.sym 12341 car1.speed_counter[6]
.sym 12342 car1.speed_counter[7]
.sym 12385 car1.speed_counter[0]
.sym 12395 car1.speed_counter[1]
.sym 12402 car1.speed_counter[9]
.sym 12403 car1.speed_counter[2]
.sym 12404 car1.speed_counter[3]
.sym 12405 car1.speed_counter[4]
.sym 12407 car1.speed_counter[6]
.sym 12408 car1.speed_counter[7]
.sym 12413 car1.speed_counter[0]
.sym 12422 car1.speed_counter[1]
.sym 12423 car1.speed_counter[0]
.sym 12434 car1.speed_counter[1]
.sym 12435 car1.speed_counter[2]
.sym 12436 car1.speed_counter[3]
.sym 12437 car1.speed_counter[0]
.sym 12440 car1.speed_counter[4]
.sym 12441 car1.speed_counter[9]
.sym 12442 car1.speed_counter[6]
.sym 12443 car1.speed_counter[7]
.sym 12456 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_ce
.sym 12457 clk$SB_IO_IN_$glb_clk
.sym 12458 car1.speed_counter_SB_DFFESR_Q_R[2]_$glb_sr
.sym 12463 car1.speed_counter[8]
.sym 12464 car1.speed_counter[9]
.sym 12465 car1.speed_counter[10]
.sym 12466 car1.speed_counter[11]
.sym 12467 car1.speed_counter[12]
.sym 12468 car1.speed_counter[13]
.sym 12469 car1.speed_counter[14]
.sym 12470 car1.speed_counter[15]
.sym 12480 $PACKER_GND_NET
.sym 12510 reset
.sym 12531 red[0]$SB_IO_OUT
.sym 12552 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12553 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12558 car1.speed_counter[10]
.sym 12559 car1.speed_counter[11]
.sym 12562 car1.speed_counter[14]
.sym 12568 car1.speed_counter[12]
.sym 12597 car1.speed_counter[10]
.sym 12598 car1.speed_counter[12]
.sym 12599 car1.speed_counter[14]
.sym 12600 car1.speed_counter[11]
.sym 12604 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12605 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12622 car1.speed_counter[16]
.sym 12623 car1.speed_counter[17]
.sym 12624 car1.speed_counter[18]
.sym 12625 car1.speed_counter[19]
.sym 12626 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 12628 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12647 reset
.sym 12648 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12649 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 12664 frog_y[6]
.sym 12667 frog_y[5]
.sym 12671 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 12673 frog_y[7]
.sym 12675 frog_y[9]
.sym 12676 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 12678 frog_y[8]
.sym 12684 frog_y[5]
.sym 12685 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12691 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 12695 $nextpnr_ICESTORM_LC_31$O
.sym 12697 frog_y[5]
.sym 12701 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12704 frog_y[6]
.sym 12705 frog_y[5]
.sym 12707 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12709 frog_y[7]
.sym 12711 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12713 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 12715 frog_y[8]
.sym 12717 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12721 frog_y[9]
.sym 12723 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 12738 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 12739 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 12740 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 12741 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12749 frog_inst.switch1_prev_SB_LUT4_I1_O[0]
.sym 12750 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 12751 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12752 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12763 frog_y[5]
.sym 12770 frog_y[5]
.sym 12772 $PACKER_VCC_NET
.sym 12774 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12775 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12787 frog_y[7]
.sym 12788 $PACKER_VCC_NET
.sym 12789 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 12790 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 12792 frog_y[5]
.sym 12793 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 12795 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12796 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 12797 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12800 frog_y[8]
.sym 12801 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 12803 frog_y[6]
.sym 12806 frog_y[9]
.sym 12808 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 12809 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 12813 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 12816 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 12818 $nextpnr_ICESTORM_LC_37$O
.sym 12821 frog_y[5]
.sym 12824 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12826 $PACKER_VCC_NET
.sym 12827 frog_y[6]
.sym 12828 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12830 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12832 frog_y[7]
.sym 12833 $PACKER_VCC_NET
.sym 12834 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12836 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12838 $PACKER_VCC_NET
.sym 12839 frog_y[8]
.sym 12840 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12843 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 12844 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 12845 frog_y[9]
.sym 12846 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12849 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 12850 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 12851 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 12856 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 12857 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 12858 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 12861 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 12862 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 12863 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 12865 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12866 clk$SB_IO_IN_$glb_clk
.sym 12867 reset_$glb_sr
.sym 12871 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12872 switch1_SB_LUT4_I0_O[0]
.sym 12873 switch1_SB_LUT4_I0_O[1]
.sym 12874 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 12875 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 12881 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12885 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12888 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12890 switch3_SB_LUT4_I2_O
.sym 12897 frog_y[9]
.sym 12914 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 12915 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12916 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12920 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12921 frog_y[9]
.sym 12928 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12929 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 12932 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 12934 $PACKER_VCC_NET
.sym 12935 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12936 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 12937 switch1_SB_LUT4_I0_O[0]
.sym 12938 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12941 $nextpnr_ICESTORM_LC_28$O
.sym 12943 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12947 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 12949 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 12953 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12955 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 12956 $PACKER_VCC_NET
.sym 12959 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12962 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12965 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 12968 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 12969 frog_y[9]
.sym 12972 switch1_SB_LUT4_I0_O[0]
.sym 12973 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 12974 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 12975 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 12981 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12984 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12985 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12988 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12989 clk$SB_IO_IN_$glb_clk
.sym 12990 reset_$glb_sr
.sym 12993 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12998 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 13032 frog_x[8]
.sym 13033 frog_x[6]
.sym 13035 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 13036 vga_inst.v_counter[6]
.sym 13038 frog_x[7]
.sym 13039 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 13043 frog_inst.switch4_prev_SB_LUT4_I1_O[2]
.sym 13044 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 13045 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13046 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 13047 frog_x[5]
.sym 13057 frog_y[9]
.sym 13060 frog_x[9]
.sym 13063 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13064 $nextpnr_ICESTORM_LC_0$O
.sym 13067 frog_x[5]
.sym 13070 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13073 frog_x[6]
.sym 13074 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13076 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13079 frog_x[7]
.sym 13080 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13082 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13084 frog_x[8]
.sym 13086 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13090 frog_x[9]
.sym 13092 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13095 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 13096 frog_y[9]
.sym 13097 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 13098 vga_inst.v_counter[6]
.sym 13107 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 13108 frog_inst.switch4_prev_SB_LUT4_I1_O[2]
.sym 13109 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 13110 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13116 frog_inst.db2.counter[2]
.sym 13117 frog_inst.db2.counter[3]
.sym 13118 frog_inst.db2.counter[4]
.sym 13119 frog_inst.db2.counter[5]
.sym 13120 frog_inst.db2.counter[6]
.sym 13121 frog_inst.db2.counter[7]
.sym 13124 switch2_SB_LUT4_I2_O
.sym 13126 switch3_SB_LUT4_I2_O
.sym 13129 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 13131 vga_inst.v_counter[7]
.sym 13134 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 13140 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13147 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 13148 switch4_SB_LUT4_I1_I3[2]
.sym 13149 frog_inst.db2.counter[1]
.sym 13159 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 13162 frog_inst.switch2_prev
.sym 13167 frog_x[9]
.sym 13171 switch2_SB_LUT4_I2_I1[2]
.sym 13174 switch4_SB_LUT4_I1_I3[2]
.sym 13175 frog_inst.switch4_prev
.sym 13176 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 13177 frog_x[7]
.sym 13178 frog_x[5]
.sym 13185 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 13194 frog_x[9]
.sym 13195 frog_x[7]
.sym 13196 frog_x[5]
.sym 13206 switch4_SB_LUT4_I1_I3[2]
.sym 13207 frog_inst.switch4_prev
.sym 13208 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 13209 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 13213 switch4_SB_LUT4_I1_I3[2]
.sym 13225 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 13226 switch2_SB_LUT4_I2_I1[2]
.sym 13227 frog_inst.switch2_prev
.sym 13233 switch2_SB_LUT4_I2_I1[2]
.sym 13235 clk$SB_IO_IN_$glb_clk
.sym 13237 frog_inst.db2.counter[8]
.sym 13238 frog_inst.db2.counter[9]
.sym 13239 frog_inst.db2.counter[10]
.sym 13240 frog_inst.db2.counter[11]
.sym 13241 frog_inst.db2.counter[12]
.sym 13242 frog_inst.db2.counter[13]
.sym 13243 frog_inst.db2.counter[14]
.sym 13244 frog_inst.db2.counter[15]
.sym 13272 frog_inst.db2.counter[0]
.sym 13279 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 13288 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 13290 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 13300 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13301 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13308 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13309 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13310 $nextpnr_ICESTORM_LC_5$O
.sym 13312 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13316 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13319 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 13322 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 13324 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13328 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 13331 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 13335 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13336 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 13337 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13338 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 13360 frog_inst.db2.counter[16]
.sym 13361 frog_inst.db2.counter[17]
.sym 13362 frog_inst.db2.counter[18]
.sym 13363 frog_inst.db2.counter[19]
.sym 13364 switch2_SB_LUT4_I2_I1[0]
.sym 13365 frog_inst.db2.counter[1]
.sym 13366 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 13367 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 13405 switch2$SB_IO_IN
.sym 13412 frog_inst.db2.state_SB_DFFE_Q_E
.sym 13413 switch2_SB_LUT4_I2_I1[2]
.sym 13421 switch2_SB_LUT4_I2_I1[0]
.sym 13441 switch2_SB_LUT4_I2_I1[0]
.sym 13442 switch2_SB_LUT4_I2_I1[2]
.sym 13443 switch2$SB_IO_IN
.sym 13453 switch2_SB_LUT4_I2_I1[0]
.sym 13454 switch2_SB_LUT4_I2_I1[2]
.sym 13455 switch2$SB_IO_IN
.sym 13460 switch2$SB_IO_IN
.sym 13480 frog_inst.db2.state_SB_DFFE_Q_E
.sym 13481 clk$SB_IO_IN_$glb_clk
.sym 13488 frog_inst.db2.counter[0]
.sym 13501 switch2$SB_IO_IN
.sym 14388 switch2_SB_LUT4_I2_O
.sym 14408 switch2_SB_LUT4_I2_O
.sym 14418 reset
.sym 14422 red[0]$SB_IO_OUT
.sym 14431 reset
.sym 14442 red[0]$SB_IO_OUT
.sym 14446 frog_inst.db1.counter[2]
.sym 14447 frog_inst.db1.counter[3]
.sym 14448 frog_inst.db1.counter[4]
.sym 14449 frog_inst.db1.counter[5]
.sym 14450 frog_inst.db1.counter[6]
.sym 14451 frog_inst.db1.counter[7]
.sym 14486 car1.speed_counter[0]
.sym 14488 car1.speed_counter[1]
.sym 14489 car1.speed_counter[3]
.sym 14498 car1.speed_counter[4]
.sym 14504 car1.speed_counter[2]
.sym 14515 car1.speed_counter[5]
.sym 14516 car1.speed_counter[6]
.sym 14517 car1.speed_counter[7]
.sym 14518 $nextpnr_ICESTORM_LC_32$O
.sym 14521 car1.speed_counter[0]
.sym 14524 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14526 car1.speed_counter[1]
.sym 14530 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14533 car1.speed_counter[2]
.sym 14534 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14536 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14539 car1.speed_counter[3]
.sym 14540 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14542 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14544 car1.speed_counter[4]
.sym 14546 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14548 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14550 car1.speed_counter[5]
.sym 14552 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14554 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14556 car1.speed_counter[6]
.sym 14558 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14560 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14562 car1.speed_counter[7]
.sym 14564 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14565 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_ce
.sym 14566 clk$SB_IO_IN_$glb_clk
.sym 14567 car1.speed_counter_SB_DFFESR_Q_R[2]_$glb_sr
.sym 14572 frog_inst.db1.counter[8]
.sym 14573 frog_inst.db1.counter[9]
.sym 14574 frog_inst.db1.counter[10]
.sym 14575 frog_inst.db1.counter[11]
.sym 14576 frog_inst.db1.counter[12]
.sym 14577 frog_inst.db1.counter[13]
.sym 14578 frog_inst.db1.counter[14]
.sym 14579 frog_inst.db1.counter[15]
.sym 14634 car1.speed_counter[5]
.sym 14635 frog_inst.db1.counter[6]
.sym 14644 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14649 car1.speed_counter[8]
.sym 14651 car1.speed_counter[10]
.sym 14654 car1.speed_counter[13]
.sym 14658 car1.speed_counter[9]
.sym 14668 car1.speed_counter[11]
.sym 14669 car1.speed_counter[12]
.sym 14671 car1.speed_counter[14]
.sym 14680 car1.speed_counter[15]
.sym 14681 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14684 car1.speed_counter[8]
.sym 14685 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14687 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14689 car1.speed_counter[9]
.sym 14691 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14693 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14696 car1.speed_counter[10]
.sym 14697 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14699 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14702 car1.speed_counter[11]
.sym 14703 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14705 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14708 car1.speed_counter[12]
.sym 14709 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14711 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14714 car1.speed_counter[13]
.sym 14715 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14717 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14720 car1.speed_counter[14]
.sym 14721 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14723 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14725 car1.speed_counter[15]
.sym 14727 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14728 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_ce
.sym 14729 clk$SB_IO_IN_$glb_clk
.sym 14730 car1.speed_counter_SB_DFFESR_Q_R[2]_$glb_sr
.sym 14731 frog_inst.db1.counter[16]
.sym 14732 frog_inst.db1.counter[17]
.sym 14733 frog_inst.db1.counter[18]
.sym 14734 frog_inst.db1.counter[19]
.sym 14735 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14736 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 14737 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 14738 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14761 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 14767 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14772 car1.speed_counter[8]
.sym 14774 car1.speed_counter[18]
.sym 14775 car1.speed_counter[19]
.sym 14779 car1.speed_counter[15]
.sym 14780 car1.speed_counter[16]
.sym 14785 car1.speed_counter[13]
.sym 14789 car1.speed_counter[17]
.sym 14799 car1.speed_counter[5]
.sym 14804 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14806 car1.speed_counter[16]
.sym 14808 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14810 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14813 car1.speed_counter[17]
.sym 14814 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14816 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14819 car1.speed_counter[18]
.sym 14820 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14825 car1.speed_counter[19]
.sym 14826 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14829 car1.speed_counter[18]
.sym 14830 car1.speed_counter[17]
.sym 14831 car1.speed_counter[5]
.sym 14832 car1.speed_counter[16]
.sym 14841 car1.speed_counter[8]
.sym 14842 car1.speed_counter[15]
.sym 14843 car1.speed_counter[13]
.sym 14844 car1.speed_counter[19]
.sym 14851 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_ce
.sym 14852 clk$SB_IO_IN_$glb_clk
.sym 14853 car1.speed_counter_SB_DFFESR_Q_R[2]_$glb_sr
.sym 14854 frog_inst.switch1_prev_SB_LUT4_I1_O[1]
.sym 14857 frog_inst.switch3_prev_SB_LUT4_I1_O[2]
.sym 14859 switch1_SB_LUT4_I1_I3[2]
.sym 14879 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 14880 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 14882 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 14900 switch1_SB_LUT4_I0_O[1]
.sym 14901 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 14905 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 14906 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14910 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 14913 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14915 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 14917 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 14918 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 14919 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 14920 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 14921 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 14922 frog_inst.switch3_prev_SB_LUT4_I1_O[2]
.sym 14923 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 14924 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 14925 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 14927 $nextpnr_ICESTORM_LC_41$O
.sym 14929 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 14933 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14935 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 14939 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14942 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 14945 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14947 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 14952 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 14953 switch1_SB_LUT4_I0_O[1]
.sym 14955 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14958 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 14959 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14960 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 14964 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 14965 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 14967 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 14970 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 14971 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 14972 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 14973 frog_inst.switch3_prev_SB_LUT4_I1_O[2]
.sym 14974 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14975 clk$SB_IO_IN_$glb_clk
.sym 14976 reset_$glb_sr
.sym 14977 switch1_SB_LUT4_I2_O
.sym 14979 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 14980 switch1_SB_LUT4_I0_O[2]
.sym 14981 switch1_SB_LUT4_I1_I3[1]
.sym 14982 frog_inst.db1.state_SB_DFFE_Q_E
.sym 15008 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15022 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 15023 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15024 frog_y[5]
.sym 15032 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 15038 frog_y[9]
.sym 15039 switch1_SB_LUT4_I0_O[1]
.sym 15041 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15045 switch1_SB_LUT4_I0_O[2]
.sym 15046 switch1_SB_LUT4_I0_O[0]
.sym 15050 $nextpnr_ICESTORM_LC_38$O
.sym 15052 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15056 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 15059 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15062 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 15065 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 15069 switch1_SB_LUT4_I0_O[1]
.sym 15070 frog_y[5]
.sym 15071 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 15072 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 15075 frog_y[5]
.sym 15078 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 15081 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15083 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15084 frog_y[9]
.sym 15087 switch1_SB_LUT4_I0_O[2]
.sym 15088 switch1_SB_LUT4_I0_O[1]
.sym 15090 switch1_SB_LUT4_I0_O[0]
.sym 15093 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15095 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15096 frog_y[9]
.sym 15102 $PACKER_VCC_NET
.sym 15104 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 15106 frog_inst.switch1_prev
.sym 15117 switch3$SB_IO_IN
.sym 15123 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 15130 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 15143 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15147 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15148 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15152 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 15153 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 15155 vga_inst.v_counter[7]
.sym 15160 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15162 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 15163 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15166 vga_inst.v_counter[6]
.sym 15167 $PACKER_VCC_NET
.sym 15168 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15169 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 15171 frog_y[5]
.sym 15173 $nextpnr_ICESTORM_LC_18$O
.sym 15175 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15179 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 15181 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15182 $PACKER_VCC_NET
.sym 15185 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 15187 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 15188 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15189 frog_y[5]
.sym 15191 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 15193 vga_inst.v_counter[6]
.sym 15194 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 15197 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 15199 vga_inst.v_counter[7]
.sym 15200 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 15203 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 15205 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 15206 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15209 $nextpnr_ICESTORM_LC_19$I3
.sym 15211 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 15212 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15219 $nextpnr_ICESTORM_LC_19$I3
.sym 15223 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 15224 frog_inst.db4.counter[0]
.sym 15225 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 15226 frog_inst.db4.counter[1]
.sym 15230 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 15243 frog_y[5]
.sym 15244 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 15246 $PACKER_VCC_NET
.sym 15247 $PACKER_VCC_NET
.sym 15248 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 15252 switch4_SB_LUT4_I2_O
.sym 15266 frog_inst.db2.counter[2]
.sym 15267 frog_inst.db2.counter[3]
.sym 15277 frog_inst.db2.counter[5]
.sym 15278 frog_inst.db2.counter[6]
.sym 15279 frog_inst.db2.counter[7]
.sym 15290 frog_inst.db2.counter[1]
.sym 15292 frog_inst.db2.counter[4]
.sym 15295 frog_inst.db2.counter[0]
.sym 15296 $nextpnr_ICESTORM_LC_1$O
.sym 15299 frog_inst.db2.counter[0]
.sym 15302 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15305 frog_inst.db2.counter[1]
.sym 15308 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15311 frog_inst.db2.counter[2]
.sym 15312 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15314 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15317 frog_inst.db2.counter[3]
.sym 15318 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15320 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15322 frog_inst.db2.counter[4]
.sym 15324 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15326 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15328 frog_inst.db2.counter[5]
.sym 15330 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15332 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15334 frog_inst.db2.counter[6]
.sym 15336 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15338 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15340 frog_inst.db2.counter[7]
.sym 15342 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15344 clk$SB_IO_IN_$glb_clk
.sym 15345 switch2_SB_LUT4_I2_O_$glb_sr
.sym 15346 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15347 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 15349 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15350 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 15351 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15352 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15353 switch4_SB_LUT4_I1_I3[0]
.sym 15380 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 15382 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15390 frog_inst.db2.counter[11]
.sym 15397 frog_inst.db2.counter[10]
.sym 15401 frog_inst.db2.counter[14]
.sym 15402 frog_inst.db2.counter[15]
.sym 15407 frog_inst.db2.counter[12]
.sym 15408 frog_inst.db2.counter[13]
.sym 15411 frog_inst.db2.counter[8]
.sym 15412 frog_inst.db2.counter[9]
.sym 15419 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15421 frog_inst.db2.counter[8]
.sym 15423 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15425 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15427 frog_inst.db2.counter[9]
.sym 15429 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15431 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15433 frog_inst.db2.counter[10]
.sym 15435 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15437 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15440 frog_inst.db2.counter[11]
.sym 15441 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15443 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15446 frog_inst.db2.counter[12]
.sym 15447 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15449 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15452 frog_inst.db2.counter[13]
.sym 15453 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15455 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15457 frog_inst.db2.counter[14]
.sym 15459 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15461 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15463 frog_inst.db2.counter[15]
.sym 15465 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15467 clk$SB_IO_IN_$glb_clk
.sym 15468 switch2_SB_LUT4_I2_O_$glb_sr
.sym 15471 switch4_SB_LUT4_I2_O
.sym 15472 switch4_SB_LUT4_I1_I3[2]
.sym 15475 frog_inst.db4.state_SB_DFFE_Q_E
.sym 15505 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15511 frog_inst.db2.counter[9]
.sym 15514 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 15516 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 15517 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 15519 frog_inst.db2.counter[17]
.sym 15523 frog_inst.db2.counter[0]
.sym 15524 frog_inst.db2.counter[14]
.sym 15526 frog_inst.db2.counter[16]
.sym 15531 frog_inst.db2.counter[1]
.sym 15536 frog_inst.db2.counter[18]
.sym 15537 frog_inst.db2.counter[19]
.sym 15540 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 15542 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15545 frog_inst.db2.counter[16]
.sym 15546 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15548 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15550 frog_inst.db2.counter[17]
.sym 15552 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15554 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15556 frog_inst.db2.counter[18]
.sym 15558 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15562 frog_inst.db2.counter[19]
.sym 15564 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15567 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 15568 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 15569 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 15570 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 15573 frog_inst.db2.counter[1]
.sym 15574 frog_inst.db2.counter[0]
.sym 15579 frog_inst.db2.counter[19]
.sym 15580 frog_inst.db2.counter[9]
.sym 15581 frog_inst.db2.counter[16]
.sym 15582 frog_inst.db2.counter[18]
.sym 15585 frog_inst.db2.counter[14]
.sym 15586 frog_inst.db2.counter[0]
.sym 15587 frog_inst.db2.counter[1]
.sym 15588 frog_inst.db2.counter[17]
.sym 15590 clk$SB_IO_IN_$glb_clk
.sym 15591 switch2_SB_LUT4_I2_O_$glb_sr
.sym 15607 switch4_SB_LUT4_I1_I3[2]
.sym 15654 frog_inst.db2.counter[0]
.sym 15696 frog_inst.db2.counter[0]
.sym 15713 clk$SB_IO_IN_$glb_clk
.sym 15714 switch2_SB_LUT4_I2_O_$glb_sr
.sym 16553 frog_inst.db1.counter[1]
.sym 16554 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 16556 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 16557 frog_inst.db1.counter[0]
.sym 16560 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 16568 $PACKER_VCC_NET
.sym 16597 frog_inst.db1.counter[2]
.sym 16602 frog_inst.db1.counter[7]
.sym 16607 frog_inst.db1.counter[4]
.sym 16614 frog_inst.db1.counter[3]
.sym 16616 frog_inst.db1.counter[5]
.sym 16617 frog_inst.db1.counter[6]
.sym 16619 frog_inst.db1.counter[1]
.sym 16623 frog_inst.db1.counter[0]
.sym 16627 $nextpnr_ICESTORM_LC_8$O
.sym 16629 frog_inst.db1.counter[0]
.sym 16633 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16636 frog_inst.db1.counter[1]
.sym 16639 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16642 frog_inst.db1.counter[2]
.sym 16643 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16645 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16648 frog_inst.db1.counter[3]
.sym 16649 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16651 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16653 frog_inst.db1.counter[4]
.sym 16655 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16657 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16660 frog_inst.db1.counter[5]
.sym 16661 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16663 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16666 frog_inst.db1.counter[6]
.sym 16667 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16669 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16672 frog_inst.db1.counter[7]
.sym 16673 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16675 clk$SB_IO_IN_$glb_clk
.sym 16676 switch1_SB_LUT4_I2_O_$glb_sr
.sym 16683 frog_inst.db3.counter[2]
.sym 16684 frog_inst.db3.counter[3]
.sym 16685 frog_inst.db3.counter[4]
.sym 16686 frog_inst.db3.counter[5]
.sym 16687 frog_inst.db3.counter[6]
.sym 16688 frog_inst.db3.counter[7]
.sym 16702 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 16714 switch3_SB_LUT4_I2_O
.sym 16720 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 16725 frog_inst.db1.counter[17]
.sym 16746 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 16753 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16767 frog_inst.db1.counter[9]
.sym 16771 frog_inst.db1.counter[13]
.sym 16773 frog_inst.db1.counter[15]
.sym 16774 frog_inst.db1.counter[8]
.sym 16777 frog_inst.db1.counter[11]
.sym 16778 frog_inst.db1.counter[12]
.sym 16784 frog_inst.db1.counter[10]
.sym 16788 frog_inst.db1.counter[14]
.sym 16790 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16793 frog_inst.db1.counter[8]
.sym 16794 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16796 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16798 frog_inst.db1.counter[9]
.sym 16800 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16802 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16804 frog_inst.db1.counter[10]
.sym 16806 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16808 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16811 frog_inst.db1.counter[11]
.sym 16812 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16814 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16817 frog_inst.db1.counter[12]
.sym 16818 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16820 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16822 frog_inst.db1.counter[13]
.sym 16824 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16826 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16828 frog_inst.db1.counter[14]
.sym 16830 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16832 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16834 frog_inst.db1.counter[15]
.sym 16836 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16838 clk$SB_IO_IN_$glb_clk
.sym 16839 switch1_SB_LUT4_I2_O_$glb_sr
.sym 16840 frog_inst.db3.counter[8]
.sym 16841 frog_inst.db3.counter[9]
.sym 16842 frog_inst.db3.counter[10]
.sym 16843 frog_inst.db3.counter[11]
.sym 16844 frog_inst.db3.counter[12]
.sym 16845 frog_inst.db3.counter[13]
.sym 16846 frog_inst.db3.counter[14]
.sym 16847 frog_inst.db3.counter[15]
.sym 16876 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16881 frog_inst.db1.counter[8]
.sym 16882 frog_inst.db1.counter[9]
.sym 16884 frog_inst.db1.counter[19]
.sym 16885 frog_inst.db1.counter[6]
.sym 16887 frog_inst.db1.counter[14]
.sym 16888 frog_inst.db1.counter[15]
.sym 16890 frog_inst.db1.counter[17]
.sym 16891 frog_inst.db1.counter[10]
.sym 16892 frog_inst.db1.counter[11]
.sym 16893 frog_inst.db1.counter[12]
.sym 16894 frog_inst.db1.counter[13]
.sym 16897 frog_inst.db1.counter[16]
.sym 16901 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16904 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16907 frog_inst.db1.counter[18]
.sym 16913 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16916 frog_inst.db1.counter[16]
.sym 16917 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16919 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16921 frog_inst.db1.counter[17]
.sym 16923 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16925 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16927 frog_inst.db1.counter[18]
.sym 16929 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16932 frog_inst.db1.counter[19]
.sym 16935 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16938 frog_inst.db1.counter[8]
.sym 16939 frog_inst.db1.counter[10]
.sym 16940 frog_inst.db1.counter[11]
.sym 16941 frog_inst.db1.counter[12]
.sym 16944 frog_inst.db1.counter[19]
.sym 16945 frog_inst.db1.counter[14]
.sym 16946 frog_inst.db1.counter[18]
.sym 16947 frog_inst.db1.counter[16]
.sym 16950 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16953 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16956 frog_inst.db1.counter[15]
.sym 16957 frog_inst.db1.counter[13]
.sym 16958 frog_inst.db1.counter[9]
.sym 16959 frog_inst.db1.counter[6]
.sym 16961 clk$SB_IO_IN_$glb_clk
.sym 16962 switch1_SB_LUT4_I2_O_$glb_sr
.sym 16963 frog_inst.db3.counter[16]
.sym 16964 frog_inst.db3.counter[17]
.sym 16965 frog_inst.db3.counter[18]
.sym 16966 frog_inst.db3.counter[19]
.sym 16967 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 16968 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16969 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16970 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 16987 switch3_SB_LUT4_I2_O
.sym 16991 switch1$SB_IO_IN
.sym 16994 frog_inst.db3.counter[0]
.sym 16997 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 16998 switch4$SB_IO_IN
.sym 17006 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17008 frog_inst.switch1_prev_SB_LUT4_I1_O[0]
.sym 17009 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17010 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17014 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 17023 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17028 frog_inst.switch1_prev_SB_LUT4_I1_O[1]
.sym 17029 switch3_SB_LUT4_I2_I1[1]
.sym 17037 switch3_SB_LUT4_I2_I1[1]
.sym 17055 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 17056 frog_inst.switch1_prev_SB_LUT4_I1_O[0]
.sym 17057 frog_inst.switch1_prev_SB_LUT4_I1_O[1]
.sym 17058 switch3_SB_LUT4_I2_I1[1]
.sym 17067 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17068 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17069 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17070 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17084 clk$SB_IO_IN_$glb_clk
.sym 17087 switch3_SB_LUT4_I2_I1[1]
.sym 17088 switch3_SB_LUT4_I2_I1[2]
.sym 17089 frog_inst.db3.state_SB_DFFE_Q_E
.sym 17092 switch3_SB_LUT4_I2_O
.sym 17093 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 17119 $PACKER_VCC_NET
.sym 17129 frog_inst.db1.state_SB_DFFE_Q_E
.sym 17131 switch1_SB_LUT4_I1_I3[1]
.sym 17133 switch3$SB_IO_IN
.sym 17139 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 17140 switch1_SB_LUT4_I1_I3[2]
.sym 17141 frog_inst.switch1_prev
.sym 17151 switch1$SB_IO_IN
.sym 17157 switch2$SB_IO_IN
.sym 17158 switch4$SB_IO_IN
.sym 17160 switch1_SB_LUT4_I1_I3[2]
.sym 17161 switch1$SB_IO_IN
.sym 17162 switch1_SB_LUT4_I1_I3[1]
.sym 17173 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 17174 switch1_SB_LUT4_I1_I3[1]
.sym 17175 frog_inst.switch1_prev
.sym 17178 switch2$SB_IO_IN
.sym 17179 switch4$SB_IO_IN
.sym 17180 switch1$SB_IO_IN
.sym 17181 switch3$SB_IO_IN
.sym 17187 switch1$SB_IO_IN
.sym 17191 switch1_SB_LUT4_I1_I3[2]
.sym 17192 switch1$SB_IO_IN
.sym 17193 switch1_SB_LUT4_I1_I3[1]
.sym 17206 frog_inst.db1.state_SB_DFFE_Q_E
.sym 17207 clk$SB_IO_IN_$glb_clk
.sym 17212 frog_inst.db3.counter[0]
.sym 17214 frog_inst.db3.counter[1]
.sym 17221 switch1_SB_LUT4_I2_O
.sym 17223 frog_inst.db1.state_SB_DFFE_Q_E
.sym 17243 switch2$SB_IO_IN
.sym 17252 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 17254 switch1_SB_LUT4_I1_I3[1]
.sym 17261 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 17263 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 17276 $PACKER_VCC_NET
.sym 17279 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 17282 $nextpnr_ICESTORM_LC_35$O
.sym 17285 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 17288 frog_inst.switch1_prev_SB_LUT4_I1_I2[1]
.sym 17290 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 17291 $PACKER_VCC_NET
.sym 17294 frog_inst.switch1_prev_SB_LUT4_I1_I2[2]
.sym 17296 $PACKER_VCC_NET
.sym 17297 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 17300 $nextpnr_ICESTORM_LC_36$I3
.sym 17302 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 17310 $nextpnr_ICESTORM_LC_36$I3
.sym 17319 switch1_SB_LUT4_I1_I3[1]
.sym 17330 clk$SB_IO_IN_$glb_clk
.sym 17334 frog_inst.db4.counter[2]
.sym 17335 frog_inst.db4.counter[3]
.sym 17336 frog_inst.db4.counter[4]
.sym 17337 frog_inst.db4.counter[5]
.sym 17338 frog_inst.db4.counter[6]
.sym 17339 frog_inst.db4.counter[7]
.sym 17358 frog_inst.db4.state_SB_DFFE_Q_E
.sym 17360 switch4_SB_LUT4_I2_O
.sym 17375 frog_inst.db2.counter[2]
.sym 17378 frog_inst.db2.counter[5]
.sym 17384 frog_inst.db2.counter[3]
.sym 17385 frog_inst.db2.counter[4]
.sym 17392 frog_inst.db4.counter[3]
.sym 17393 switch4_SB_LUT4_I2_O
.sym 17397 frog_inst.db4.counter[8]
.sym 17398 frog_inst.db4.counter[0]
.sym 17399 frog_inst.db4.counter[2]
.sym 17400 frog_inst.db4.counter[1]
.sym 17401 frog_inst.db4.counter[4]
.sym 17402 frog_inst.db4.counter[5]
.sym 17404 frog_inst.db4.counter[7]
.sym 17406 frog_inst.db4.counter[5]
.sym 17407 frog_inst.db4.counter[4]
.sym 17408 frog_inst.db4.counter[7]
.sym 17409 frog_inst.db4.counter[8]
.sym 17413 frog_inst.db4.counter[0]
.sym 17418 frog_inst.db4.counter[1]
.sym 17419 frog_inst.db4.counter[2]
.sym 17420 frog_inst.db4.counter[0]
.sym 17421 frog_inst.db4.counter[3]
.sym 17425 frog_inst.db4.counter[1]
.sym 17427 frog_inst.db4.counter[0]
.sym 17448 frog_inst.db2.counter[4]
.sym 17449 frog_inst.db2.counter[2]
.sym 17450 frog_inst.db2.counter[5]
.sym 17451 frog_inst.db2.counter[3]
.sym 17453 clk$SB_IO_IN_$glb_clk
.sym 17454 switch4_SB_LUT4_I2_O
.sym 17455 frog_inst.db4.counter[8]
.sym 17456 frog_inst.db4.counter[9]
.sym 17457 frog_inst.db4.counter[10]
.sym 17458 frog_inst.db4.counter[11]
.sym 17459 frog_inst.db4.counter[12]
.sym 17460 frog_inst.db4.counter[13]
.sym 17461 frog_inst.db4.counter[14]
.sym 17462 frog_inst.db4.counter[15]
.sym 17489 switch4$SB_IO_IN
.sym 17496 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17498 frog_inst.db2.counter[10]
.sym 17499 frog_inst.db2.counter[11]
.sym 17500 frog_inst.db2.counter[12]
.sym 17501 frog_inst.db2.counter[13]
.sym 17502 frog_inst.db4.counter[6]
.sym 17503 frog_inst.db2.counter[15]
.sym 17504 frog_inst.db2.counter[8]
.sym 17506 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17509 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17510 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17512 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17513 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17514 frog_inst.db4.counter[10]
.sym 17515 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17517 frog_inst.db4.counter[13]
.sym 17518 frog_inst.db2.counter[6]
.sym 17519 frog_inst.db4.counter[15]
.sym 17521 frog_inst.db4.counter[9]
.sym 17523 frog_inst.db4.counter[11]
.sym 17524 frog_inst.db4.counter[12]
.sym 17525 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17526 frog_inst.db4.counter[14]
.sym 17527 frog_inst.db2.counter[7]
.sym 17529 frog_inst.db2.counter[6]
.sym 17530 frog_inst.db2.counter[15]
.sym 17531 frog_inst.db2.counter[12]
.sym 17532 frog_inst.db2.counter[13]
.sym 17535 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17538 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17547 frog_inst.db2.counter[11]
.sym 17548 frog_inst.db2.counter[7]
.sym 17549 frog_inst.db2.counter[8]
.sym 17550 frog_inst.db2.counter[10]
.sym 17553 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17556 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17559 frog_inst.db4.counter[12]
.sym 17560 frog_inst.db4.counter[10]
.sym 17561 frog_inst.db4.counter[13]
.sym 17562 frog_inst.db4.counter[11]
.sym 17565 frog_inst.db4.counter[9]
.sym 17566 frog_inst.db4.counter[14]
.sym 17567 frog_inst.db4.counter[6]
.sym 17568 frog_inst.db4.counter[15]
.sym 17571 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17572 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17573 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17574 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17578 frog_inst.db4.counter[16]
.sym 17579 frog_inst.db4.counter[17]
.sym 17580 frog_inst.db4.counter[18]
.sym 17581 frog_inst.db4.counter[19]
.sym 17583 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17626 switch4_SB_LUT4_I1_I3[0]
.sym 17630 frog_inst.db4.state_SB_DFFE_Q_E
.sym 17646 switch4_SB_LUT4_I1_I3[2]
.sym 17649 switch4$SB_IO_IN
.sym 17665 switch4$SB_IO_IN
.sym 17666 switch4_SB_LUT4_I1_I3[2]
.sym 17667 switch4_SB_LUT4_I1_I3[0]
.sym 17670 switch4$SB_IO_IN
.sym 17689 switch4_SB_LUT4_I1_I3[0]
.sym 17690 switch4_SB_LUT4_I1_I3[2]
.sym 17691 switch4$SB_IO_IN
.sym 17698 frog_inst.db4.state_SB_DFFE_Q_E
.sym 17699 clk$SB_IO_IN_$glb_clk
.sym 17726 switch4_SB_LUT4_I2_O
.sym 18639 red[0]$SB_IO_OUT
.sym 18655 red[0]$SB_IO_OUT
.sym 18695 red[0]$SB_IO_OUT
.sym 18706 frog_inst.db1.counter[3]
.sym 18707 frog_inst.db3.counter[4]
.sym 18708 frog_inst.db3.counter[5]
.sym 18710 frog_inst.db3.counter[7]
.sym 18713 frog_inst.db1.counter[2]
.sym 18714 frog_inst.db3.counter[3]
.sym 18715 frog_inst.db1.counter[4]
.sym 18716 frog_inst.db1.counter[5]
.sym 18718 frog_inst.db1.counter[7]
.sym 18723 frog_inst.db1.counter[0]
.sym 18727 frog_inst.db1.counter[1]
.sym 18730 frog_inst.db1.counter[17]
.sym 18738 frog_inst.db1.counter[0]
.sym 18739 frog_inst.db1.counter[1]
.sym 18742 frog_inst.db1.counter[4]
.sym 18743 frog_inst.db1.counter[7]
.sym 18744 frog_inst.db1.counter[3]
.sym 18745 frog_inst.db1.counter[5]
.sym 18754 frog_inst.db3.counter[5]
.sym 18755 frog_inst.db3.counter[3]
.sym 18756 frog_inst.db3.counter[7]
.sym 18757 frog_inst.db3.counter[4]
.sym 18762 frog_inst.db1.counter[0]
.sym 18778 frog_inst.db1.counter[1]
.sym 18779 frog_inst.db1.counter[0]
.sym 18780 frog_inst.db1.counter[2]
.sym 18781 frog_inst.db1.counter[17]
.sym 18783 clk$SB_IO_IN_$glb_clk
.sym 18784 switch1_SB_LUT4_I2_O_$glb_sr
.sym 18820 frog_inst.db3.counter[1]
.sym 18848 frog_inst.db3.counter[6]
.sym 18860 $PACKER_GND_NET
.sym 18868 frog_inst.db3.counter[2]
.sym 18870 switch3_SB_LUT4_I2_O
.sym 18876 frog_inst.db3.counter[1]
.sym 18877 frog_inst.db3.counter[0]
.sym 18881 frog_inst.db3.counter[7]
.sym 18887 frog_inst.db3.counter[5]
.sym 18888 frog_inst.db3.counter[6]
.sym 18893 frog_inst.db3.counter[3]
.sym 18894 frog_inst.db3.counter[4]
.sym 18898 $nextpnr_ICESTORM_LC_17$O
.sym 18901 frog_inst.db3.counter[0]
.sym 18904 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18907 frog_inst.db3.counter[1]
.sym 18910 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18913 frog_inst.db3.counter[2]
.sym 18914 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18916 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18918 frog_inst.db3.counter[3]
.sym 18920 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18922 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18924 frog_inst.db3.counter[4]
.sym 18926 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18928 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18931 frog_inst.db3.counter[5]
.sym 18932 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18934 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18937 frog_inst.db3.counter[6]
.sym 18938 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18940 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 18942 frog_inst.db3.counter[7]
.sym 18944 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18946 clk$SB_IO_IN_$glb_clk
.sym 18947 switch3_SB_LUT4_I2_O
.sym 18963 frog_inst.db3.counter[0]
.sym 18973 frog_inst.db3.counter[2]
.sym 18984 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 18994 frog_inst.db3.counter[13]
.sym 18999 frog_inst.db3.counter[10]
.sym 19009 switch3_SB_LUT4_I2_O
.sym 19013 frog_inst.db3.counter[8]
.sym 19014 frog_inst.db3.counter[9]
.sym 19016 frog_inst.db3.counter[11]
.sym 19017 frog_inst.db3.counter[12]
.sym 19019 frog_inst.db3.counter[14]
.sym 19020 frog_inst.db3.counter[15]
.sym 19021 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19023 frog_inst.db3.counter[8]
.sym 19025 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19027 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19029 frog_inst.db3.counter[9]
.sym 19031 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19033 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19035 frog_inst.db3.counter[10]
.sym 19037 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19039 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19041 frog_inst.db3.counter[11]
.sym 19043 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19045 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19047 frog_inst.db3.counter[12]
.sym 19049 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19051 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19054 frog_inst.db3.counter[13]
.sym 19055 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19057 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19059 frog_inst.db3.counter[14]
.sym 19061 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19063 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19065 frog_inst.db3.counter[15]
.sym 19067 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19069 clk$SB_IO_IN_$glb_clk
.sym 19070 switch3_SB_LUT4_I2_O
.sym 19096 switch3_SB_LUT4_I2_O
.sym 19105 frog_inst.db3.counter[1]
.sym 19107 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19112 frog_inst.db3.counter[8]
.sym 19114 frog_inst.db3.counter[10]
.sym 19115 frog_inst.db3.counter[11]
.sym 19117 frog_inst.db3.counter[13]
.sym 19118 frog_inst.db3.counter[14]
.sym 19119 frog_inst.db3.counter[15]
.sym 19121 frog_inst.db3.counter[9]
.sym 19124 frog_inst.db3.counter[12]
.sym 19125 frog_inst.db3.counter[6]
.sym 19129 frog_inst.db3.counter[17]
.sym 19130 frog_inst.db3.counter[18]
.sym 19131 frog_inst.db3.counter[19]
.sym 19133 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19134 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19136 frog_inst.db3.counter[16]
.sym 19141 switch3_SB_LUT4_I2_O
.sym 19144 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19146 frog_inst.db3.counter[16]
.sym 19148 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19150 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19153 frog_inst.db3.counter[17]
.sym 19154 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19156 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19159 frog_inst.db3.counter[18]
.sym 19160 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19163 frog_inst.db3.counter[19]
.sym 19166 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19169 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19170 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19175 frog_inst.db3.counter[13]
.sym 19176 frog_inst.db3.counter[9]
.sym 19177 frog_inst.db3.counter[15]
.sym 19178 frog_inst.db3.counter[6]
.sym 19181 frog_inst.db3.counter[10]
.sym 19182 frog_inst.db3.counter[11]
.sym 19183 frog_inst.db3.counter[8]
.sym 19184 frog_inst.db3.counter[12]
.sym 19187 frog_inst.db3.counter[16]
.sym 19188 frog_inst.db3.counter[18]
.sym 19189 frog_inst.db3.counter[19]
.sym 19190 frog_inst.db3.counter[14]
.sym 19192 clk$SB_IO_IN_$glb_clk
.sym 19193 switch3_SB_LUT4_I2_O
.sym 19206 red[0]$SB_IO_OUT
.sym 19213 switch2$SB_IO_IN
.sym 19235 switch3$SB_IO_IN
.sym 19236 frog_inst.db3.counter[17]
.sym 19241 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 19242 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 19243 frog_inst.db3.counter[2]
.sym 19244 switch3_SB_LUT4_I2_I1[1]
.sym 19245 switch3_SB_LUT4_I2_I1[2]
.sym 19246 frog_inst.db3.counter[0]
.sym 19247 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 19248 frog_inst.db3.counter[1]
.sym 19250 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 19262 frog_inst.db3.state_SB_DFFE_Q_E
.sym 19275 switch3$SB_IO_IN
.sym 19280 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 19281 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 19282 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 19283 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 19287 switch3$SB_IO_IN
.sym 19288 switch3_SB_LUT4_I2_I1[2]
.sym 19289 switch3_SB_LUT4_I2_I1[1]
.sym 19304 switch3_SB_LUT4_I2_I1[1]
.sym 19306 switch3$SB_IO_IN
.sym 19307 switch3_SB_LUT4_I2_I1[2]
.sym 19310 frog_inst.db3.counter[17]
.sym 19311 frog_inst.db3.counter[0]
.sym 19312 frog_inst.db3.counter[2]
.sym 19313 frog_inst.db3.counter[1]
.sym 19314 frog_inst.db3.state_SB_DFFE_Q_E
.sym 19315 clk$SB_IO_IN_$glb_clk
.sym 19329 switch3$SB_IO_IN
.sym 19350 switch3_SB_LUT4_I2_O
.sym 19369 frog_inst.db3.counter[0]
.sym 19371 frog_inst.db3.counter[1]
.sym 19387 switch3_SB_LUT4_I2_O
.sym 19410 frog_inst.db3.counter[0]
.sym 19422 frog_inst.db3.counter[1]
.sym 19424 frog_inst.db3.counter[0]
.sym 19438 clk$SB_IO_IN_$glb_clk
.sym 19439 switch3_SB_LUT4_I2_O
.sym 19452 switch1$SB_IO_IN
.sym 19459 switch4$SB_IO_IN
.sym 19482 frog_inst.db4.counter[0]
.sym 19484 frog_inst.db4.counter[1]
.sym 19491 frog_inst.db4.counter[2]
.sym 19496 frog_inst.db4.counter[7]
.sym 19501 frog_inst.db4.counter[4]
.sym 19502 frog_inst.db4.counter[5]
.sym 19503 frog_inst.db4.counter[6]
.sym 19508 frog_inst.db4.counter[3]
.sym 19510 switch4_SB_LUT4_I2_O
.sym 19513 $nextpnr_ICESTORM_LC_16$O
.sym 19515 frog_inst.db4.counter[0]
.sym 19519 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19522 frog_inst.db4.counter[1]
.sym 19525 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19527 frog_inst.db4.counter[2]
.sym 19529 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19531 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19533 frog_inst.db4.counter[3]
.sym 19535 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19537 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19540 frog_inst.db4.counter[4]
.sym 19541 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19543 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19546 frog_inst.db4.counter[5]
.sym 19547 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19549 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19552 frog_inst.db4.counter[6]
.sym 19553 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19555 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19557 frog_inst.db4.counter[7]
.sym 19559 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19561 clk$SB_IO_IN_$glb_clk
.sym 19562 switch4_SB_LUT4_I2_O
.sym 19599 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19604 frog_inst.db4.counter[8]
.sym 19613 frog_inst.db4.counter[9]
.sym 19614 frog_inst.db4.counter[10]
.sym 19617 switch4_SB_LUT4_I2_O
.sym 19618 frog_inst.db4.counter[14]
.sym 19619 frog_inst.db4.counter[15]
.sym 19623 frog_inst.db4.counter[11]
.sym 19625 frog_inst.db4.counter[13]
.sym 19632 frog_inst.db4.counter[12]
.sym 19636 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19639 frog_inst.db4.counter[8]
.sym 19640 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19642 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19644 frog_inst.db4.counter[9]
.sym 19646 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19648 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19650 frog_inst.db4.counter[10]
.sym 19652 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19654 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19657 frog_inst.db4.counter[11]
.sym 19658 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19660 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19662 frog_inst.db4.counter[12]
.sym 19664 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19666 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19669 frog_inst.db4.counter[13]
.sym 19670 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19672 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19674 frog_inst.db4.counter[14]
.sym 19676 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19678 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19680 frog_inst.db4.counter[15]
.sym 19682 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19684 clk$SB_IO_IN_$glb_clk
.sym 19685 switch4_SB_LUT4_I2_O
.sym 19705 switch4_SB_LUT4_I2_O
.sym 19722 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19729 frog_inst.db4.counter[18]
.sym 19740 switch4_SB_LUT4_I2_O
.sym 19743 frog_inst.db4.counter[16]
.sym 19744 frog_inst.db4.counter[17]
.sym 19746 frog_inst.db4.counter[19]
.sym 19759 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19762 frog_inst.db4.counter[16]
.sym 19763 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19765 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19768 frog_inst.db4.counter[17]
.sym 19769 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19771 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19774 frog_inst.db4.counter[18]
.sym 19775 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19778 frog_inst.db4.counter[19]
.sym 19781 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19790 frog_inst.db4.counter[19]
.sym 19791 frog_inst.db4.counter[18]
.sym 19792 frog_inst.db4.counter[17]
.sym 19793 frog_inst.db4.counter[16]
.sym 19807 clk$SB_IO_IN_$glb_clk
.sym 19808 switch4_SB_LUT4_I2_O
.sym 20745 $PACKER_GND_NET
.sym 20748 $PACKER_GND_NET
.sym 20755 $PACKER_GND_NET
.sym 20763 $PACKER_GND_NET
.sym 21235 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21741 switch2$SB_IO_IN
.sym 23210 switch3$SB_IO_IN
.sym 23349 switch1_SB_LUT4_I2_O
.sym 24936 switch1$SB_IO_IN
.sym 25089 switch2$SB_IO_IN
.sym 25091 switch3$SB_IO_IN
.sym 25399 switch4$SB_IO_IN
.sym 26034 switch1_SB_LUT4_I2_O
.sym 27245 switch2$SB_IO_IN
.sym 27247 switch3$SB_IO_IN
.sym 27277 switch1$SB_IO_IN
.sym 27365 switch2$SB_IO_IN
.sym 27459 switch1_SB_LUT4_I2_O
.sym 27474 switch1_SB_LUT4_I2_O
.sym 27683 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 27687 $PACKER_VCC_NET
.sym 27688 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 27692 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 27695 $PACKER_VCC_NET
.sym 27696 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 27700 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 27703 $PACKER_VCC_NET
.sym 27704 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27707 $PACKER_VCC_NET
.sym 27708 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 27709 vga_inst.v_counter[6]
.sym 27711 $PACKER_VCC_NET
.sym 27712 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 27713 vga_inst.v_counter[7]
.sym 27715 $PACKER_VCC_NET
.sym 27716 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 27720 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 27721 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 27725 $nextpnr_ICESTORM_LC_21$I3
.sym 27747 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 27751 vga_inst.h_counter[5]
.sym 27755 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27759 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27763 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27764 $PACKER_VCC_NET
.sym 27767 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27771 hsync_SB_LUT4_O_I1[5]
.sym 27772 hsync_SB_LUT4_O_I2[1]
.sym 27773 hsync_SB_LUT4_O_I2[2]
.sym 27779 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 27784 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 27785 vga_inst.v_counter[1]
.sym 27787 $PACKER_VCC_NET
.sym 27788 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 27791 $PACKER_VCC_NET
.sym 27792 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 27796 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 27799 $PACKER_VCC_NET
.sym 27800 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27801 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 27803 $PACKER_VCC_NET
.sym 27804 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 27807 $PACKER_VCC_NET
.sym 27808 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 27811 $PACKER_VCC_NET
.sym 27812 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 27813 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 27816 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 27819 vsync_SB_LUT4_O_I0[0]
.sym 27820 vsync_SB_LUT4_O_I0[1]
.sym 27821 vsync_SB_LUT4_O_I0[2]
.sym 27822 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 27823 vga_inst.v_counter[6]
.sym 27824 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 27825 vga_inst.v_counter[7]
.sym 27835 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27836 vsync_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 27837 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 27838 vsync_SB_LUT4_O_I0[1]
.sym 27839 vsync_SB_LUT4_O_I1[1]
.sym 27840 vsync_SB_LUT4_O_I1[2]
.sym 27841 vsync_SB_LUT4_O_I1[3]
.sym 27843 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27848 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 27849 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 27852 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 27856 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 27860 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 27863 frog_x[5]
.sym 27864 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 27867 frog_x[6]
.sym 27868 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 27871 frog_x[7]
.sym 27872 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 27875 frog_x[8]
.sym 27876 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 27879 frog_x[9]
.sym 27880 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 27882 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 27883 green_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 27884 green_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27885 green_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 27890 vga_inst.v_counter[2]
.sym 27891 vga_inst.v_counter[0]
.sym 27892 vga_inst.v_counter[1]
.sym 27893 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 27898 frog_x[5]
.sym 27899 vga_inst.h_counter[5]
.sym 27900 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27901 frog_x[7]
.sym 27902 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27903 frog_x[9]
.sym 27904 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 27905 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 27907 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 27911 vga_inst.h_counter[5]
.sym 27912 $PACKER_VCC_NET
.sym 27915 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27916 $PACKER_VCC_NET
.sym 27919 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27923 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27924 $PACKER_VCC_NET
.sym 27927 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27933 $nextpnr_ICESTORM_LC_4$I3
.sym 27937 vga_inst.v_counter[0]
.sym 27939 vga_inst.v_counter[0]
.sym 27944 vga_inst.v_counter[1]
.sym 27948 vga_inst.v_counter[2]
.sym 27949 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27952 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 27953 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 27956 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27957 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 27960 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 27961 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 27964 vga_inst.v_counter[6]
.sym 27965 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 27968 vga_inst.v_counter[7]
.sym 27969 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 27972 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 27973 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 27976 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 27977 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28195 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28200 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 28204 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 28208 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 28212 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 28215 $PACKER_VCC_NET
.sym 28216 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 28224 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 28228 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 28232 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 28237 $nextpnr_ICESTORM_LC_23$I3
.sym 28259 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28264 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 28268 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 28269 vga_inst.v_counter[2]
.sym 28272 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 28273 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 28276 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 28277 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28280 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 28284 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 28287 $PACKER_VCC_NET
.sym 28288 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 28292 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 28296 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 28298 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28299 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 28300 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28301 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 28302 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28303 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28304 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28305 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28306 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28307 vga_inst.h_counter[0]
.sym 28308 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28309 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28310 vga_inst.h_counter[5]
.sym 28311 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28312 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28313 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28314 red_SB_LUT4_O_I0[9]
.sym 28315 red_SB_LUT4_O_I1[1]
.sym 28316 red_SB_LUT4_O_I1[2]
.sym 28317 red_SB_LUT4_O_I1[3]
.sym 28318 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28319 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28320 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28321 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28323 car_x1[0]
.sym 28324 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28325 vga_inst.h_counter[0]
.sym 28327 car_x1[1]
.sym 28328 vga_inst.h_counter_SB_DFFSR_Q_9_D[1]
.sym 28331 car_x1[2]
.sym 28332 vga_inst.h_counter_SB_DFFSR_Q_9_D[2]
.sym 28333 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28335 car_x1[3]
.sym 28336 vga_inst.h_counter_SB_DFFSR_Q_9_D[3]
.sym 28337 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28339 car_x1[4]
.sym 28340 red_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 28341 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28343 car_x1[5]
.sym 28344 vga_inst.h_counter_SB_DFFSR_Q_9_D[5]
.sym 28345 vga_inst.h_counter[5]
.sym 28347 car_x1[6]
.sym 28348 vga_inst.h_counter_SB_DFFSR_Q_9_D[6]
.sym 28349 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28351 car_x1[7]
.sym 28352 vga_inst.h_counter_SB_DFFSR_Q_9_D[7]
.sym 28353 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28355 car_x1[8]
.sym 28356 vga_inst.h_counter_SB_DFFSR_Q_9_D[8]
.sym 28357 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28359 car_x1[9]
.sym 28360 vga_inst.h_counter_SB_DFFSR_Q_9_D[9]
.sym 28361 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28362 red_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28363 red_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28364 red_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 28365 red_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28366 vga_inst.h_counter[0]
.sym 28367 car_x1[0]
.sym 28368 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28369 car_x1[1]
.sym 28370 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28371 car_x1[2]
.sym 28372 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28373 car_x1[3]
.sym 28374 car_x1[0]
.sym 28375 vga_inst.h_counter[0]
.sym 28376 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28377 car_x1[4]
.sym 28378 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28379 vga_inst.v_counter[6]
.sym 28380 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28381 vga_inst.v_counter[7]
.sym 28383 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 28384 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 28385 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 28386 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28387 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28388 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28389 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28390 vga_inst.v_counter[1]
.sym 28391 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 28392 vga_inst.v_counter[2]
.sym 28393 vga_inst.v_counter[0]
.sym 28394 green_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28400 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28401 car_x1[6]
.sym 28402 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28403 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28404 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28405 red_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28406 car_x1[8]
.sym 28407 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28408 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28409 car_x1[7]
.sym 28410 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28411 car_x1[9]
.sym 28412 car_x1[5]
.sym 28413 vga_inst.h_counter[5]
.sym 28415 vga_inst.v_counter[1]
.sym 28416 vga_inst.v_counter[2]
.sym 28417 vga_inst.v_counter[0]
.sym 28418 green_SB_LUT4_O_I0[0]
.sym 28419 green_SB_LUT4_O_I0[1]
.sym 28420 green_SB_LUT4_O_I0[2]
.sym 28421 green_SB_LUT4_O_I0[3]
.sym 28422 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28423 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28424 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28425 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28428 vga_inst.v_counter[1]
.sym 28429 vga_inst.v_counter[0]
.sym 28430 vga_inst.v_counter[1]
.sym 28431 vga_inst.v_counter[2]
.sym 28432 vga_inst.h_counter[0]
.sym 28433 vga_inst.v_counter[0]
.sym 28434 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 28435 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28436 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28437 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28438 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28442 vga_inst.v_counter[1]
.sym 28443 vga_inst.v_counter[0]
.sym 28444 vga_inst.h_counter[0]
.sym 28445 vga_inst.v_counter[2]
.sym 28446 vga_inst.v_counter[1]
.sym 28447 vga_inst.v_counter[2]
.sym 28448 vga_inst.v_counter[0]
.sym 28449 vga_inst.h_counter[0]
.sym 28450 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 28451 vga_inst.h_counter[0]
.sym 28452 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28453 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28454 vga_inst.v_counter[7]
.sym 28455 vga_inst.v_counter[6]
.sym 28456 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 28457 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 28458 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28459 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28460 vsync_SB_LUT4_O_I0[0]
.sym 28461 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 28462 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28463 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28464 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28465 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28466 vga_inst.h_counter[5]
.sym 28467 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28468 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28469 vga_inst.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 28470 vga_inst.v_counter[1]
.sym 28471 vga_inst.v_counter[0]
.sym 28472 vga_inst.v_counter[2]
.sym 28473 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 28480 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28481 vga_inst.h_counter[0]
.sym 28497 vga_inst.h_counter_SB_DFFSR_Q_R
.sym 28707 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28712 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 28716 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 28720 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 28724 red_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[1]
.sym 28727 frog_y[5]
.sym 28728 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 28731 frog_y[6]
.sym 28732 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 28735 frog_y[7]
.sym 28736 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 28737 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 28739 frog_y[8]
.sym 28740 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 28741 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 28743 frog_y[9]
.sym 28744 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 28749 $nextpnr_ICESTORM_LC_15$I3
.sym 28771 vga_inst.h_counter[0]
.sym 28772 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 28773 car_x1[0]
.sym 28775 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28776 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 28779 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28780 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 28783 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28784 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 28787 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28788 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 28791 vga_inst.h_counter[5]
.sym 28792 car_x1[5]
.sym 28795 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28796 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 28799 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28800 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 28803 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28804 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 28807 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28808 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 28812 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 28817 $nextpnr_ICESTORM_LC_7$I3
.sym 28820 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28821 car_x1[0]
.sym 28822 vga_inst.v_counter[7]
.sym 28823 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 28824 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 28825 vga_inst.v_counter[6]
.sym 28835 car_x1[0]
.sym 28838 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28840 car_x1[1]
.sym 28841 car_x1[0]
.sym 28842 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28844 car_x1[2]
.sym 28845 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28846 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28848 car_x1[3]
.sym 28849 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28850 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28852 car_x1[4]
.sym 28853 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28854 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28856 car_x1[5]
.sym 28857 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28858 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28860 car_x1[6]
.sym 28861 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28862 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28864 car_x1[7]
.sym 28865 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28866 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28868 car_x1[8]
.sym 28869 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28870 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 28872 car_x1[9]
.sym 28873 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28874 car_x1[6]
.sym 28875 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28876 car_x1[0]
.sym 28877 car_x1[1]
.sym 28879 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28880 frog_y[5]
.sym 28881 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28882 car_x1[2]
.sym 28883 car_x1[3]
.sym 28884 car_x1[4]
.sym 28885 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 28886 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28887 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 28888 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 28889 red_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 28891 car_x1[7]
.sym 28892 frog_x[7]
.sym 28893 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 28894 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 28895 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 28896 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 28897 vga_inst.v_counter[7]
.sym 28899 car_x1[5]
.sym 28904 car_x1[6]
.sym 28908 car_x1[7]
.sym 28909 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 28912 car_x1[8]
.sym 28913 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 28916 car_x1[9]
.sym 28917 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 28921 $nextpnr_ICESTORM_LC_10$I3
.sym 28922 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28923 car_x1[9]
.sym 28924 frog_x[9]
.sym 28925 car_x1[8]
.sym 28931 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28935 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28936 $PACKER_VCC_NET
.sym 28939 vga_inst.h_counter[5]
.sym 28940 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 28941 frog_x[5]
.sym 28943 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28944 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28947 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28948 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 28951 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28952 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28955 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28956 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 28958 green_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 28959 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28960 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28961 green_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 28963 vga_inst.h_counter[0]
.sym 28968 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28972 green_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28973 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28976 green_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28977 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28980 green_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28981 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28984 vga_inst.h_counter[5]
.sym 28985 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28988 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28989 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28992 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28993 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28996 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28997 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29000 hsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29001 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29283 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29288 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 29292 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 29296 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 29300 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 29303 frog_x[5]
.sym 29304 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 29305 car_x1[5]
.sym 29307 frog_x[6]
.sym 29308 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 29309 car_x1[6]
.sym 29311 frog_x[7]
.sym 29312 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 29313 car_x1[7]
.sym 29315 frog_x[8]
.sym 29316 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 29317 car_x1[8]
.sym 29319 frog_x[9]
.sym 29320 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 29321 car_x1[9]
.sym 29322 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29323 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29324 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29325 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29331 frog_y[6]
.sym 29332 $PACKER_VCC_NET
.sym 29333 frog_y[5]
.sym 29347 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29352 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 29353 car_x1[1]
.sym 29356 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 29357 car_x1[2]
.sym 29360 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 29361 car_x1[3]
.sym 29364 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 29365 car_x1[4]
.sym 29367 frog_x[5]
.sym 29368 car_x1[5]
.sym 29370 car_x1[6]
.sym 29371 frog_x[6]
.sym 29372 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 29373 car_x1[5]
.sym 29375 frog_x[7]
.sym 29376 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 29379 frog_x[8]
.sym 29380 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 29381 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29383 frog_x[9]
.sym 29384 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 29388 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 29389 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[10]
.sym 29393 $nextpnr_ICESTORM_LC_30$I3
.sym 29394 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29395 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29396 car1.speed_counter_SB_DFFESR_Q_R[2]
.sym 29397 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29398 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29399 car_x1[6]
.sym 29400 frog_x[5]
.sym 29401 car_x1[5]
.sym 29403 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 29404 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29405 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29406 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29411 frog_x[5]
.sym 29415 frog_x[6]
.sym 29416 $PACKER_VCC_NET
.sym 29417 frog_x[5]
.sym 29419 frog_x[7]
.sym 29420 $PACKER_VCC_NET
.sym 29421 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29423 frog_x[8]
.sym 29424 $PACKER_VCC_NET
.sym 29425 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29426 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29427 frog_x[9]
.sym 29428 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29429 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29432 frog_x[6]
.sym 29433 frog_x[5]
.sym 29435 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 29436 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29437 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29439 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 29440 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29441 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29443 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29447 $PACKER_VCC_NET
.sym 29448 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29452 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 29453 frog_x[7]
.sym 29456 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29459 $PACKER_VCC_NET
.sym 29460 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 29461 frog_x[9]
.sym 29465 $nextpnr_ICESTORM_LC_34$I3
.sym 29475 car_x1[7]
.sym 29479 car_x1[8]
.sym 29480 $PACKER_VCC_NET
.sym 29483 car_x1[9]
.sym 29489 $nextpnr_ICESTORM_LC_27$I3
.sym 29733 car1.speed_counter[0]
.sym 29740 car1.speed_counter[1]
.sym 29741 car1.speed_counter[0]
.sym 29746 car1.speed_counter[0]
.sym 29747 car1.speed_counter[1]
.sym 29748 car1.speed_counter[2]
.sym 29749 car1.speed_counter[3]
.sym 29750 car1.speed_counter[4]
.sym 29751 car1.speed_counter[6]
.sym 29752 car1.speed_counter[7]
.sym 29753 car1.speed_counter[9]
.sym 29778 car1.speed_counter[10]
.sym 29779 car1.speed_counter[11]
.sym 29780 car1.speed_counter[12]
.sym 29781 car1.speed_counter[14]
.sym 29784 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29785 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29795 frog_y[5]
.sym 29800 frog_y[6]
.sym 29801 frog_y[5]
.sym 29804 frog_y[7]
.sym 29805 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29808 frog_y[8]
.sym 29809 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29812 frog_y[9]
.sym 29813 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 29822 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 29823 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 29824 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 29825 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 29827 frog_y[5]
.sym 29831 frog_y[6]
.sym 29832 $PACKER_VCC_NET
.sym 29833 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 29835 frog_y[7]
.sym 29836 $PACKER_VCC_NET
.sym 29837 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29839 frog_y[8]
.sym 29840 $PACKER_VCC_NET
.sym 29841 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29842 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29843 frog_y[9]
.sym 29844 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 29845 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29847 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29848 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29849 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29851 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29852 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29853 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29855 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 29856 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29857 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 29859 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29864 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 29867 $PACKER_VCC_NET
.sym 29868 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 29872 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 29876 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 29877 frog_y[9]
.sym 29878 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 29879 switch1_SB_LUT4_I0_O[0]
.sym 29880 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 29881 switch1_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 29882 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29888 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29889 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29891 frog_x[5]
.sym 29896 frog_x[6]
.sym 29897 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29900 frog_x[7]
.sym 29901 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29904 frog_x[8]
.sym 29905 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29908 frog_x[9]
.sym 29909 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 29910 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 29911 frog_y[9]
.sym 29912 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 29913 vga_inst.v_counter[6]
.sym 29918 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29919 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29920 frog_inst.switch4_prev_SB_LUT4_I1_O[2]
.sym 29921 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29927 frog_x[7]
.sym 29928 frog_x[9]
.sym 29929 frog_x[5]
.sym 29934 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 29935 frog_inst.switch4_prev
.sym 29936 switch4_SB_LUT4_I1_I3[2]
.sym 29937 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29938 switch4_SB_LUT4_I1_I3[2]
.sym 29947 frog_inst.switch2_prev
.sym 29948 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 29949 switch2_SB_LUT4_I2_I1[2]
.sym 29950 switch2_SB_LUT4_I2_I1[2]
.sym 29955 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29960 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 29964 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29968 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 29970 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 29971 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29972 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29973 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 29991 switch2_SB_LUT4_I2_I1[0]
.sym 29992 switch2$SB_IO_IN
.sym 29993 switch2_SB_LUT4_I2_I1[2]
.sym 29999 switch2$SB_IO_IN
.sym 30000 switch2_SB_LUT4_I2_I1[2]
.sym 30001 switch2_SB_LUT4_I2_I1[0]
.sym 30002 switch2$SB_IO_IN
.sym 30243 car1.speed_counter[0]
.sym 30248 car1.speed_counter[1]
.sym 30252 car1.speed_counter[2]
.sym 30253 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30256 car1.speed_counter[3]
.sym 30257 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 car1.speed_counter[4]
.sym 30261 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30264 car1.speed_counter[5]
.sym 30265 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30268 car1.speed_counter[6]
.sym 30269 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30272 car1.speed_counter[7]
.sym 30273 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30276 car1.speed_counter[8]
.sym 30277 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 car1.speed_counter[9]
.sym 30281 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30284 car1.speed_counter[10]
.sym 30285 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30288 car1.speed_counter[11]
.sym 30289 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30292 car1.speed_counter[12]
.sym 30293 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30296 car1.speed_counter[13]
.sym 30297 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 30300 car1.speed_counter[14]
.sym 30301 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 30304 car1.speed_counter[15]
.sym 30305 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 30308 car1.speed_counter[16]
.sym 30309 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30312 car1.speed_counter[17]
.sym 30313 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 30316 car1.speed_counter[18]
.sym 30317 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 30320 car1.speed_counter[19]
.sym 30321 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 30322 car1.speed_counter[5]
.sym 30323 car1.speed_counter[16]
.sym 30324 car1.speed_counter[17]
.sym 30325 car1.speed_counter[18]
.sym 30330 car1.speed_counter[19]
.sym 30331 car1.speed_counter[8]
.sym 30332 car1.speed_counter[13]
.sym 30333 car1.speed_counter[15]
.sym 30339 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30344 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30348 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30352 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 30355 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30356 switch1_SB_LUT4_I0_O[1]
.sym 30357 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30359 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 30360 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30361 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 30363 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 30364 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 30365 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 30366 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 30367 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 30368 frog_inst.switch3_prev_SB_LUT4_I1_O[2]
.sym 30369 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 30371 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30376 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30380 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 30382 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30383 frog_y[5]
.sym 30384 switch1_SB_LUT4_I0_O[1]
.sym 30385 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 30388 frog_y[5]
.sym 30389 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30391 frog_y[9]
.sym 30392 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30393 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30395 switch1_SB_LUT4_I0_O[0]
.sym 30396 switch1_SB_LUT4_I0_O[1]
.sym 30397 switch1_SB_LUT4_I0_O[2]
.sym 30399 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30400 frog_y[9]
.sym 30401 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30403 green_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30407 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30408 $PACKER_VCC_NET
.sym 30411 red_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 30412 switch1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30413 frog_y[5]
.sym 30415 vga_inst.v_counter[6]
.sym 30416 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30419 vga_inst.v_counter[7]
.sym 30420 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30423 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
.sym 30424 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30427 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 30428 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 30433 $nextpnr_ICESTORM_LC_19$I3
.sym 30435 frog_inst.db2.counter[0]
.sym 30440 frog_inst.db2.counter[1]
.sym 30444 frog_inst.db2.counter[2]
.sym 30445 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30448 frog_inst.db2.counter[3]
.sym 30449 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30452 frog_inst.db2.counter[4]
.sym 30453 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30456 frog_inst.db2.counter[5]
.sym 30457 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30460 frog_inst.db2.counter[6]
.sym 30461 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30464 frog_inst.db2.counter[7]
.sym 30465 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30468 frog_inst.db2.counter[8]
.sym 30469 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30472 frog_inst.db2.counter[9]
.sym 30473 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30476 frog_inst.db2.counter[10]
.sym 30477 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30480 frog_inst.db2.counter[11]
.sym 30481 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30484 frog_inst.db2.counter[12]
.sym 30485 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30488 frog_inst.db2.counter[13]
.sym 30489 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30492 frog_inst.db2.counter[14]
.sym 30493 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30496 frog_inst.db2.counter[15]
.sym 30497 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30500 frog_inst.db2.counter[16]
.sym 30501 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30504 frog_inst.db2.counter[17]
.sym 30505 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30508 frog_inst.db2.counter[18]
.sym 30509 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30512 frog_inst.db2.counter[19]
.sym 30513 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30514 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 30515 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 30516 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 30517 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 30520 frog_inst.db2.counter[1]
.sym 30521 frog_inst.db2.counter[0]
.sym 30522 frog_inst.db2.counter[9]
.sym 30523 frog_inst.db2.counter[16]
.sym 30524 frog_inst.db2.counter[18]
.sym 30525 frog_inst.db2.counter[19]
.sym 30526 frog_inst.db2.counter[0]
.sym 30527 frog_inst.db2.counter[1]
.sym 30528 frog_inst.db2.counter[14]
.sym 30529 frog_inst.db2.counter[17]
.sym 30553 frog_inst.db2.counter[0]
.sym 30755 frog_inst.db1.counter[0]
.sym 30760 frog_inst.db1.counter[1]
.sym 30764 frog_inst.db1.counter[2]
.sym 30765 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30768 frog_inst.db1.counter[3]
.sym 30769 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30772 frog_inst.db1.counter[4]
.sym 30773 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30776 frog_inst.db1.counter[5]
.sym 30777 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30780 frog_inst.db1.counter[6]
.sym 30781 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30784 frog_inst.db1.counter[7]
.sym 30785 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30788 frog_inst.db1.counter[8]
.sym 30789 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30792 frog_inst.db1.counter[9]
.sym 30793 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30796 frog_inst.db1.counter[10]
.sym 30797 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30800 frog_inst.db1.counter[11]
.sym 30801 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30804 frog_inst.db1.counter[12]
.sym 30805 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30808 frog_inst.db1.counter[13]
.sym 30809 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30812 frog_inst.db1.counter[14]
.sym 30813 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30816 frog_inst.db1.counter[15]
.sym 30817 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30820 frog_inst.db1.counter[16]
.sym 30821 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30824 frog_inst.db1.counter[17]
.sym 30825 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30828 frog_inst.db1.counter[18]
.sym 30829 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30832 frog_inst.db1.counter[19]
.sym 30833 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30834 frog_inst.db1.counter[8]
.sym 30835 frog_inst.db1.counter[10]
.sym 30836 frog_inst.db1.counter[11]
.sym 30837 frog_inst.db1.counter[12]
.sym 30838 frog_inst.db1.counter[14]
.sym 30839 frog_inst.db1.counter[16]
.sym 30840 frog_inst.db1.counter[18]
.sym 30841 frog_inst.db1.counter[19]
.sym 30844 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30845 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30846 frog_inst.db1.counter[13]
.sym 30847 frog_inst.db1.counter[15]
.sym 30848 frog_inst.db1.counter[6]
.sym 30849 frog_inst.db1.counter[9]
.sym 30850 switch3_SB_LUT4_I2_I1[1]
.sym 30862 frog_inst.switch1_prev_SB_LUT4_I1_O[0]
.sym 30863 frog_inst.switch1_prev_SB_LUT4_I1_O[1]
.sym 30864 switch3_SB_LUT4_I2_I1[1]
.sym 30865 frog_inst.switch1_prev_SB_LUT4_I1_O[3]
.sym 30870 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 30871 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 30872 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 30873 switch1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 30883 switch1_SB_LUT4_I1_I3[2]
.sym 30884 switch1$SB_IO_IN
.sym 30885 switch1_SB_LUT4_I1_I3[1]
.sym 30891 frog_inst.switch1_prev
.sym 30892 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 30893 switch1_SB_LUT4_I1_I3[1]
.sym 30894 switch1$SB_IO_IN
.sym 30895 switch2$SB_IO_IN
.sym 30896 switch3$SB_IO_IN
.sym 30897 switch4$SB_IO_IN
.sym 30898 switch1$SB_IO_IN
.sym 30903 switch1$SB_IO_IN
.sym 30904 switch1_SB_LUT4_I1_I3[1]
.sym 30905 switch1_SB_LUT4_I1_I3[2]
.sym 30915 frog_inst.switch1_prev_SB_LUT4_I1_I2[0]
.sym 30919 $PACKER_VCC_NET
.sym 30920 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 30923 $PACKER_VCC_NET
.sym 30924 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 30928 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 30933 $nextpnr_ICESTORM_LC_36$I3
.sym 30938 switch1_SB_LUT4_I1_I3[1]
.sym 30946 frog_inst.db4.counter[4]
.sym 30947 frog_inst.db4.counter[5]
.sym 30948 frog_inst.db4.counter[7]
.sym 30949 frog_inst.db4.counter[8]
.sym 30953 frog_inst.db4.counter[0]
.sym 30954 frog_inst.db4.counter[0]
.sym 30955 frog_inst.db4.counter[1]
.sym 30956 frog_inst.db4.counter[2]
.sym 30957 frog_inst.db4.counter[3]
.sym 30960 frog_inst.db4.counter[1]
.sym 30961 frog_inst.db4.counter[0]
.sym 30974 frog_inst.db2.counter[2]
.sym 30975 frog_inst.db2.counter[3]
.sym 30976 frog_inst.db2.counter[4]
.sym 30977 frog_inst.db2.counter[5]
.sym 30978 frog_inst.db2.counter[12]
.sym 30979 frog_inst.db2.counter[13]
.sym 30980 frog_inst.db2.counter[15]
.sym 30981 frog_inst.db2.counter[6]
.sym 30984 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30985 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30990 frog_inst.db2.counter[7]
.sym 30991 frog_inst.db2.counter[8]
.sym 30992 frog_inst.db2.counter[10]
.sym 30993 frog_inst.db2.counter[11]
.sym 30996 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30997 switch2_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30998 frog_inst.db4.counter[10]
.sym 30999 frog_inst.db4.counter[11]
.sym 31000 frog_inst.db4.counter[12]
.sym 31001 frog_inst.db4.counter[13]
.sym 31002 frog_inst.db4.counter[15]
.sym 31003 frog_inst.db4.counter[6]
.sym 31004 frog_inst.db4.counter[9]
.sym 31005 frog_inst.db4.counter[14]
.sym 31006 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 31007 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31008 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 31009 switch4_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 31019 switch4_SB_LUT4_I1_I3[0]
.sym 31020 switch4$SB_IO_IN
.sym 31021 switch4_SB_LUT4_I1_I3[2]
.sym 31022 switch4$SB_IO_IN
.sym 31035 switch4$SB_IO_IN
.sym 31036 switch4_SB_LUT4_I1_I3[2]
.sym 31037 switch4_SB_LUT4_I1_I3[0]
.sym 31268 frog_inst.db1.counter[1]
.sym 31269 frog_inst.db1.counter[0]
.sym 31270 frog_inst.db1.counter[3]
.sym 31271 frog_inst.db1.counter[4]
.sym 31272 frog_inst.db1.counter[5]
.sym 31273 frog_inst.db1.counter[7]
.sym 31278 frog_inst.db3.counter[3]
.sym 31279 frog_inst.db3.counter[4]
.sym 31280 frog_inst.db3.counter[5]
.sym 31281 frog_inst.db3.counter[7]
.sym 31285 frog_inst.db1.counter[0]
.sym 31294 frog_inst.db1.counter[0]
.sym 31295 frog_inst.db1.counter[1]
.sym 31296 frog_inst.db1.counter[2]
.sym 31297 frog_inst.db1.counter[17]
.sym 31299 frog_inst.db3.counter[0]
.sym 31304 frog_inst.db3.counter[1]
.sym 31308 frog_inst.db3.counter[2]
.sym 31309 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31312 frog_inst.db3.counter[3]
.sym 31313 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31316 frog_inst.db3.counter[4]
.sym 31317 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31320 frog_inst.db3.counter[5]
.sym 31321 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31324 frog_inst.db3.counter[6]
.sym 31325 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31328 frog_inst.db3.counter[7]
.sym 31329 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31332 frog_inst.db3.counter[8]
.sym 31333 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31336 frog_inst.db3.counter[9]
.sym 31337 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31340 frog_inst.db3.counter[10]
.sym 31341 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31344 frog_inst.db3.counter[11]
.sym 31345 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31348 frog_inst.db3.counter[12]
.sym 31349 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31352 frog_inst.db3.counter[13]
.sym 31353 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31356 frog_inst.db3.counter[14]
.sym 31357 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31360 frog_inst.db3.counter[15]
.sym 31361 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31364 frog_inst.db3.counter[16]
.sym 31365 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31368 frog_inst.db3.counter[17]
.sym 31369 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31372 frog_inst.db3.counter[18]
.sym 31373 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 31376 frog_inst.db3.counter[19]
.sym 31377 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 31380 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31381 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31382 frog_inst.db3.counter[13]
.sym 31383 frog_inst.db3.counter[15]
.sym 31384 frog_inst.db3.counter[6]
.sym 31385 frog_inst.db3.counter[9]
.sym 31386 frog_inst.db3.counter[8]
.sym 31387 frog_inst.db3.counter[10]
.sym 31388 frog_inst.db3.counter[11]
.sym 31389 frog_inst.db3.counter[12]
.sym 31390 frog_inst.db3.counter[14]
.sym 31391 frog_inst.db3.counter[16]
.sym 31392 frog_inst.db3.counter[18]
.sym 31393 frog_inst.db3.counter[19]
.sym 31398 switch3$SB_IO_IN
.sym 31402 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 31403 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 31404 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 31405 switch3_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 31407 switch3$SB_IO_IN
.sym 31408 switch3_SB_LUT4_I2_I1[1]
.sym 31409 switch3_SB_LUT4_I2_I1[2]
.sym 31419 switch3_SB_LUT4_I2_I1[2]
.sym 31420 switch3$SB_IO_IN
.sym 31421 switch3_SB_LUT4_I2_I1[1]
.sym 31422 frog_inst.db3.counter[0]
.sym 31423 frog_inst.db3.counter[1]
.sym 31424 frog_inst.db3.counter[2]
.sym 31425 frog_inst.db3.counter[17]
.sym 31441 frog_inst.db3.counter[0]
.sym 31448 frog_inst.db3.counter[1]
.sym 31449 frog_inst.db3.counter[0]
.sym 31459 frog_inst.db4.counter[0]
.sym 31464 frog_inst.db4.counter[1]
.sym 31468 frog_inst.db4.counter[2]
.sym 31469 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31472 frog_inst.db4.counter[3]
.sym 31473 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31476 frog_inst.db4.counter[4]
.sym 31477 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31480 frog_inst.db4.counter[5]
.sym 31481 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31484 frog_inst.db4.counter[6]
.sym 31485 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31488 frog_inst.db4.counter[7]
.sym 31489 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31492 frog_inst.db4.counter[8]
.sym 31493 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31496 frog_inst.db4.counter[9]
.sym 31497 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31500 frog_inst.db4.counter[10]
.sym 31501 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31504 frog_inst.db4.counter[11]
.sym 31505 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31508 frog_inst.db4.counter[12]
.sym 31509 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31512 frog_inst.db4.counter[13]
.sym 31513 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31516 frog_inst.db4.counter[14]
.sym 31517 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31520 frog_inst.db4.counter[15]
.sym 31521 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31524 frog_inst.db4.counter[16]
.sym 31525 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31528 frog_inst.db4.counter[17]
.sym 31529 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31532 frog_inst.db4.counter[18]
.sym 31533 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 31536 frog_inst.db4.counter[19]
.sym 31537 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 31542 frog_inst.db4.counter[16]
.sym 31543 frog_inst.db4.counter[17]
.sym 31544 frog_inst.db4.counter[18]
.sym 31545 frog_inst.db4.counter[19]
