read -sv run_verilog_mid/adder_32b_9_93_427f921d92bebc680f7f609849e4c1f0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_427f921d92bebc680f7f609849e4c1f0_yosys.v
