set design_path        "../../../../../../../model/vhdl/code"
set verification_path  "../../../../../../../validation/tasks/vhdl/library"
set simulation_path    "../../../../../../../sim/vhdl/verification/tests"
