{"vcs1":{"timestamp_begin":1679795507.380566643, "rt":0.54, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1679795507.979520334, "rt":0.47, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1679795508.503919899, "rt":0.21, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795507.028782448}
{"VCS_COMP_START_TIME": 1679795507.028782448}
{"VCS_COMP_END_TIME": 1679795508.777349632}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339108}}
{"stitch_vcselab": {"peak_mem": 230988}}
