Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 18 16:58:54 2025
| Host         : DESKTOP-7OC3ATR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mac_control_sets_placed.rpt
| Design       : mac
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         |                  |                1 |              4 |
|  clk_IBUF_BUFG | u_mult/count[4]_i_1_n_0 | u_ctrl/SR[0]     |                2 |             10 |
|  clk_IBUF_BUFG |                         | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | u_ctrl/E[0]             | rst_IBUF         |                4 |             32 |
|  clk_IBUF_BUFG | u_ctrl/mn_reg[15][0]    | rst_IBUF         |                4 |             32 |
|  clk_IBUF_BUFG | u_mult/mt[15]_i_1_n_0   | rst_IBUF         |                5 |             32 |
|  clk_IBUF_BUFG | u_mult/sum[30]_i_2_n_0  | u_ctrl/SR[0]     |                6 |             32 |
+----------------+-------------------------+------------------+------------------+----------------+


