<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lcdram00_lcdram00.ncd.
Design name: toplcdram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 26 17:07:52 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcdram00_lcdram00.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcdram00/promote.xml lcdram00_lcdram00.ncd lcdram00_lcdram00.prf 
Design file:     lcdram00_lcdram00.ncd
Preference file: lcdram00_lcdram00.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "U0/soscout0" 2.080000 MHz (0 errors)</A></LI>            1444 items scored, 0 timing errors detected.
Report:   76.464MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;
            1444 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[16]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[15]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_19 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C18A.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18A.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[4]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[3]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_25 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C16C.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[12]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[11]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_21 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C17C.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C17C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[20]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[19]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_17 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C18C.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[0]  (to U0/soscout0 -)

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_27 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C16A.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16A.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[6]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[5]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_24 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C16D.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[18]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[17]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C18B.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[10]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[9]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_22 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C17B.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C17B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[2]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[1]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_26 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C16B.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[14]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[13]

   Delay:              12.821ns  (24.3% logic, 75.7% route), 7 logic levels.

 Constraint Details:

     12.821ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_20 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 467.691ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     1.640     R16C16C.Q1 to     R17C17D.B0 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_326
ROUTE         1     0.854     R17C17D.F0 to     R17C17A.A1 U0/OS01/un15_sdivlto18_i_a2_17_0_a2_0_a2_1_0
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 SLICE_296
ROUTE         2     0.893     R17C17A.F1 to     R17C17D.B1 U0/OS01/N_88
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 SLICE_326
ROUTE         2     0.961     R17C17D.F1 to     R15C17D.C1 U0/OS01/N_92
CTOF_DEL    ---     0.452     R15C17D.C1 to     R15C17D.F1 SLICE_297
ROUTE         1     0.384     R15C17D.F1 to     R15C17D.C0 U0/OS01/N_65
CTOF_DEL    ---     0.452     R15C17D.C0 to     R15C17D.F0 SLICE_297
ROUTE         1     2.159     R15C17D.F0 to      R2C16B.A1 U0/OS01/N_71
CTOF_DEL    ---     0.452      R2C16B.A1 to      R2C16B.F1 U0/OS01/SLICE_180
ROUTE        12     2.809      R2C16B.F1 to    R16C17D.LSR U0/OS01/un1_outdiv_0_sqmuxa_1_0_a2_10_RNIQFK96 (to U0/soscout0)
                  --------
                   12.821   (24.3% logic, 75.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   76.464MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U0/soscout0" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|   76.464 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: U0/OS01/SLICE_180.Q0   Loads: 173
   No transfer within this clock domain is found

Clock Domain: U0/soscout0   Source: U0/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1444 paths, 1 nets, and 1464 connections (65.24% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 26 17:07:53 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcdram00_lcdram00.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcdram00/promote.xml lcdram00_lcdram00.ncd lcdram00_lcdram00.prf 
Design file:     lcdram00_lcdram00.ncd
Preference file: lcdram00_lcdram00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "U0/soscout0" 2.080000 MHz (0 errors)</A></LI>            1444 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;
            1444 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[16]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[16]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_19 to U0/OS01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_19 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18A.CLK to     R16C18A.Q1 U0/OS01/SLICE_19 (from U0/soscout0)
ROUTE         5     0.132     R16C18A.Q1 to     R16C18A.A1 U0/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R16C18A.A1 to     R16C18A.F1 U0/OS01/SLICE_19
ROUTE         1     0.000     R16C18A.F1 to    R16C18A.DI1 U0/OS01/un1_sdiv_1[17] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[14]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[14]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_20 to U0/OS01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_20 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17D.CLK to     R16C17D.Q1 U0/OS01/SLICE_20 (from U0/soscout0)
ROUTE         2     0.132     R16C17D.Q1 to     R16C17D.A1 U0/OS01/sdiv[14]
CTOF_DEL    ---     0.101     R16C17D.A1 to     R16C17D.F1 U0/OS01/SLICE_20
ROUTE         1     0.000     R16C17D.F1 to    R16C17D.DI1 U0/OS01/un1_sdiv_1[15] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[15]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[15]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_19 to U0/OS01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_19 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18A.CLK to     R16C18A.Q0 U0/OS01/SLICE_19 (from U0/soscout0)
ROUTE         2     0.132     R16C18A.Q0 to     R16C18A.A0 U0/OS01/sdiv[15]
CTOF_DEL    ---     0.101     R16C18A.A0 to     R16C18A.F0 U0/OS01/SLICE_19
ROUTE         1     0.000     R16C18A.F0 to    R16C18A.DI0 U0/OS01/un1_sdiv_1[16] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[19]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[19]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_17 to U0/OS01/SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_17 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18C.CLK to     R16C18C.Q0 U0/OS01/SLICE_17 (from U0/soscout0)
ROUTE         3     0.132     R16C18C.Q0 to     R16C18C.A0 U0/OS01/sdiv[19]
CTOF_DEL    ---     0.101     R16C18C.A0 to     R16C18C.F0 U0/OS01/SLICE_17
ROUTE         1     0.000     R16C18C.F0 to    R16C18C.DI0 U0/OS01/un1_sdiv_1[20] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/outdiv  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/outdiv  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_180 to U0/OS01/SLICE_180 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_180 to U0/OS01/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C16B.CLK to      R2C16B.Q0 U0/OS01/SLICE_180 (from U0/soscout0)
ROUTE       173     0.132      R2C16B.Q0 to      R2C16B.A0 clk0_c
CTOF_DEL    ---     0.101      R2C16B.A0 to      R2C16B.F0 U0/OS01/SLICE_180
ROUTE         1     0.000      R2C16B.F0 to     R2C16B.DI0 U0/OS01/outdiv_0 (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C16B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C16B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[13]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[13]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_20 to U0/OS01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_20 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17D.CLK to     R16C17D.Q0 U0/OS01/SLICE_20 (from U0/soscout0)
ROUTE         3     0.132     R16C17D.Q0 to     R16C17D.A0 U0/OS01/sdiv[13]
CTOF_DEL    ---     0.101     R16C17D.A0 to     R16C17D.F0 U0/OS01/SLICE_20
ROUTE         1     0.000     R16C17D.F0 to    R16C17D.DI0 U0/OS01/un1_sdiv_1[14] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[0]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[0]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_27 to U0/OS01/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_27 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16A.CLK to     R16C16A.Q1 U0/OS01/SLICE_27 (from U0/soscout0)
ROUTE         2     0.132     R16C16A.Q1 to     R16C16A.A1 U0/OS01/sdiv[0]
CTOF_DEL    ---     0.101     R16C16A.A1 to     R16C16A.F1 U0/OS01/SLICE_27
ROUTE         1     0.000     R16C16A.F1 to    R16C16A.DI1 U0/OS01/un1_sdiv_1[1] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[4]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16C.CLK to     R16C16C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     0.132     R16C16C.Q1 to     R16C16C.A1 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R16C16C.A1 to     R16C16C.F1 U0/OS01/SLICE_25
ROUTE         1     0.000     R16C16C.F1 to    R16C16C.DI1 U0/OS01/un1_sdiv_1[5] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[2]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[2]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_26 to U0/OS01/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_26 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16B.CLK to     R16C16B.Q1 U0/OS01/SLICE_26 (from U0/soscout0)
ROUTE         2     0.132     R16C16B.Q1 to     R16C16B.A1 U0/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R16C16B.A1 to     R16C16B.F1 U0/OS01/SLICE_26
ROUTE         1     0.000     R16C16B.F1 to    R16C16B.DI1 U0/OS01/un1_sdiv_1[3] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[5]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16D.CLK to     R16C16D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     0.132     R16C16D.Q0 to     R16C16D.A0 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.101     R16C16D.A0 to     R16C16D.F0 U0/OS01/SLICE_24
ROUTE         1     0.000     R16C16D.F0 to    R16C16D.DI0 U0/OS01/un1_sdiv_1[6] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C16D.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U0/soscout0" 2.080000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: U0/OS01/SLICE_180.Q0   Loads: 173
   No transfer within this clock domain is found

Clock Domain: U0/soscout0   Source: U0/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1444 paths, 1 nets, and 1464 connections (65.24% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
