// Seed: 199084982
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 <= 1;
  wire id_3;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output supply0 id_6
);
  reg id_8;
  assign id_3 = 1;
  wire id_9;
  bit id_10, id_11;
  assign id_8 = id_10;
  reg id_12, id_13;
  wire id_14, id_15;
  wire id_16;
  module_0 modCall_1 (id_12);
  assign id_12 = id_10;
  initial id_10 <= id_0;
endmodule
