Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 23 13:05:26 2025
| Host         : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   338 |
|    Minimum number of control sets                        |   338 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   882 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   338 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |     0 |
| >= 16              |   159 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1307 |          369 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1792 |          605 |
| Yes          | No                    | No                     |            2490 |         1220 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2393 |          753 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                                                               Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift                          |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                     |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                  |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                        |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                  |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG              | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/counter_rgb                                                                                                                    |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                    |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift                          |                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift   |                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset_reg                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg      |                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                        | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                 |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                      |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.id_ff_reg[16]_0                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                   |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/mar_fifo1_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.done_ff_reg_0                                                                                       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/mar_fifo2_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/mar_fifo3_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                             | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/in_ptr_ff[2]_i_1__20_n_0                                 |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                               |                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                  |                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff[2]_i_1__17_n_0               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/in_ptr_ff[2]_i_1__18_n_0               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/in_ptr_ff[2]_i_1__19_n_0               |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/in_ptr_ff[2]_i_1__7_n_0                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/in_ptr_ff[2]_i_1__6_n_0                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                     | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/rom_ptr_ff[6]_i_1_n_0                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[3]                                                                                               |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[1]                                                                                               |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Bfifo/bfifo_push                                                                                                       |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/headreg_ff0[0]                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/in_ptr_ff[2]_i_1__11_n_0               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift                                                            |                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_2_n_0                                                                                                      | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awaddr[9]_i_1_n_0                                                                                                          | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/id_ff0[0]                                                                                                     | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff_reg[42]_0                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_araddr[9]_i_1_n_0                                                                                                          | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                    | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift                                         |                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                           |                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[0]                                                                                               |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg_0                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/in_ptr_ff[2]_i_1__12_n_0               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg_1                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/in_ptr_ff[2]_i_1__13_n_0               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/SR[0]                                                        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                         | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg                                                                                                 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/in_ptr_ff[2]_i_1__14_n_0                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[2]                                                                                               |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/valid_ff_reg_0                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/cur_itrn_done                                                                                                         | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/E[0]                                                                                                           | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/headreg_ff_reg[43]_0[0]                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_0[0]                                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/headreg_ff_reg[43]_0[0]                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_1[0]                                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/headreg_ff_reg[43]_0[0]                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_2[0]                                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/headreg_ff_reg[43]_0[0]                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/cur_itrn_done                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_complete_depth[8]_i_1_n_0                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/addr_offset_ff0[0]                                                                                             | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/SR[0]                                                       |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/p_9_in                                                                                                                         | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_araddr11_out                                                                                                               | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff_reg[46]_1                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_0                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_2                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[1]                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_1                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[2]                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_0                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                    |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_2                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/sel                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_3                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_4                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_0[0]                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_3[0]                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/addr_offset_ff0[0]                                                                                             | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_2[0]                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_5[0]                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_1[0]                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_4[0]                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg[0]                                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/SR[0]                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_1                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/rlast_i                                                                      | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                            |                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                          |                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                            |                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                            |                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                            |                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__11_n_0                                     |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/s_axi_aresetn_0                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/s_axi_aresetn_0                                                                                    |                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/notfull_ff_i_1__4_n_0                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                          |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                          |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                           |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/in_ptr_ff[2]_i_1__11_n_0               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Bfifo/valid_ff_i_1__4_n_0                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_fifo0/out_ptr_ff[2]_i_1__3_n_0                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/notfull_ff_i_1_n_0                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo3/out_ptr_ff[2]_i_1__5_n_0                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/out_ptr_ff[2]_i_1__4_n_0                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/in_ptr_ff[2]_i_1__13_n_0               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo1/out_ptr_ff[2]_i_1__2_n_0                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/valid_ff_i_1__7_n_0                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/in_ptr_ff[2]_i_1__10_n_0                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/in_ptr_ff[2]_i_1__14_n_0                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__10_n_0                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/in_ptr_ff[2]_i_1__12_n_0               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/valid_ff_i_1__5__0_n_0                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                      |                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[3]_2                                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/id_ff0[0]                                                                                                     | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                5 |             18 |         3.60 |
|  sys_clock_IBUF_BUFG              |                                                                                                                                                                                                          | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/clear                                                                      |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/SR[0]                                                              |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[3]_1                                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/E[0]                                                                | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |               14 |             21 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                      |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                   |                                                                                                                                                      |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_1.cmdr_rand/E[0]                                                                | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                   |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[0]                                                                                           |                                                                                                                                                      |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/E[0]                                                                                                                   | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg_0[0]                                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[1]                                                                                           |                                                                                                                                                      |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[2]                                                                                           |                                                                                                                                                      |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[3]                                                                                           |                                                                                                                                                      |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/reg0_loop_en_ff_reg                                                                         | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                   |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                      |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                    |                                                                                                                                                      |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/headreg_ff[92]_i_1_n_0                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/valid_ff_i_1__5__0_n_0                  |                9 |             29 |         3.22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[4]_0                                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/s_axi_aresetn_0                                            |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/mar_fifo3_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/mar_fifo1_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               12 |             31 |         2.58 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/mar_fifo2_pop                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               11 |             31 |         2.82 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.done_ff_reg_0                                                                                       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[36]_73                                                                                                                  |                                                                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[13]_112                                                                                                                 |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[17]_126                                                                                                                 |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[26]_122                                                                                                                 |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[11]_106                                                                                                                 |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[27]_98                                                                                                                  |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[29]_92                                                                                                                  |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[2]_111                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[31]_102                                                                                                                 |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[39]_94                                                                                                                  |                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[21]_79                                                                                                                  |                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[25]_127                                                                                                                 |                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[40]_72                                                                                                                  |                                                                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[30]_86                                                                                                                  |                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[19]_81                                                                                                                  |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[34]_70                                                                                                                  |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[41]_68                                                                                                                  |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[43]_97                                                                                                                  |                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[62]_82                                                                                                                  |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[7]_108                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[59]_95                                                                                                                  |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[57]_89                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[56]_118                                                                                                                 |                                                                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[5]_115                                                                                                                  |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[9]_113                                                                                                                  |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[61]_87                                                                                                                  |                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[54]_84                                                                                                                  |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[55]_93                                                                                                                  |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[58]_83                                                                                                                  |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[6]_109                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[53]_90                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[60]_88                                                                                                                  |                                                                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[8]_114                                                                                                                  |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[63]_100                                                                                                                 |                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[22]_77                                                                                                                  |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.id_ff_reg[16]_1                                                                                       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                         | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_addrmode_ff_reg[1][0]                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_1.cmdr_rand/PARAMRAM_ON_1.param_cmdr_addrmode_ff_reg[1][0]                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0                                                                             |                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                   | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[14]_104                                                                                                                 |                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[15]_103                                                                                                                 |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[38]_76                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[12]_105                                                                                                                 |                                                                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[23]_99                                                                                                                  |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[10]_107                                                                                                                 |                                                                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[44]_71                                                                                                                  |                                                                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[1]_117                                                                                                                  |                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[45]_91                                                                                                                  |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[46]_85                                                                                                                  |                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[47]_101                                                                                                                 |                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[48]_121                                                                                                                 |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[18]_129                                                                                                                 |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[20]_125                                                                                                                 |                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[49]_119                                                                                                                 |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[32]_75                                                                                                                  |                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[35]_80                                                                                                                  |                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[3]_110                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[33]_74                                                                                                                  |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[24]_124                                                                                                                 |                                                                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[28]_123                                                                                                                 |                                                                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[37]_78                                                                                                                  |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[16]_128                                                                                                                 |                                                                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[42]_69                                                                                                                  |                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[4]_116                                                                                                                  |                                                                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[50]_130                                                                                                                 |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[51]_96                                                                                                                  |                                                                                                                                                      |               17 |             32 |         1.88 |
|  sys_clock_IBUF_BUFG              |                                                                                                                                                                                                          | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/cronometer_reg[0]_i_1_n_5                                                  |                8 |             32 |         4.00 |
|  sys_clock_IBUF_BUFG              | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/R_buff[31]_i_1_n_0                                                                                                             |                                                                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/reg_in[52]_120                                                                                                                 |                                                                                                                                                      |               28 |             32 |         1.14 |
|  sys_clock_IBUF_BUFG              | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/counter_rgb                                                                                                                    | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/counter_rgb[31]_i_1_n_0                                                    |                8 |             32 |         4.00 |
|  sys_clock_IBUF_BUFG              | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/B_buff[31]_i_1_n_0                                                                                                             |                                                                                                                                                      |               19 |             32 |         1.68 |
|  sys_clock_IBUF_BUFG              | design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/G_buff[31]_i_1_n_0                                                                                                             |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/headreg_ff[92]_i_1__0_n_0                                                                   | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__10_n_0                    |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                    |                                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                  |                                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff[40]_i_1__3_n_0                                                                                     | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/in_ptr_ff[2]_i_1__7_n_0                                   |               13 |             35 |         2.69 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/headreg_ff0_0[0]                                                                                             | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__11_n_0                                     |               13 |             36 |         2.77 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                    |                                                                                                                                                      |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                       |                                                                                                                                                      |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/headreg_ff0[20]                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/notfull_ff_i_1__4_n_0                                        |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                  |                                                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                    |                                                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/headreg_ff[36]_i_1__3_n_0                                                                                      | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/valid_ff_i_1__7_n_0                                        |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                      |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                    |                9 |             40 |         4.44 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               11 |             41 |         3.73 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff0[35]                                                                                              | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/in_ptr_ff[2]_i_1__10_n_0                                 |               12 |             42 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                    |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                            |               23 |             44 |         1.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg_0                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/in_ptr_ff[2]_i_1__19_n_0               |               13 |             45 |         3.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg_1                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/in_ptr_ff[2]_i_1__18_n_0               |               16 |             45 |         2.81 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg                                                                                                 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/in_ptr_ff[2]_i_1__20_n_0                                 |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/headreg_ff0[0]                                                                                               | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff[2]_i_1__17_n_0               |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/in_push0                                                                                                       |                                                                                                                                                      |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout_in_push_ff                                                                                                    |                                                                                                                                                      |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_agen_pop_ff                                                                                                        |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifo_push_3ff                                                                                                      |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/wbuf_valid                                                                                                       |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/valid_ff_reg_1                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |               12 |             56 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                      |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff[57]_i_1_n_0                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/notfull_ff_i_1_n_0                                          |               20 |             58 |         2.90 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/headreg_ff[57]_i_1__0_n_0                                                                                       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/in_ptr_ff[2]_i_1__6_n_0                                     |               19 |             58 |         3.05 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_1ff                                                                                                      |                                                                                                                                                      |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                     |               15 |             65 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                     |               15 |             68 |         4.53 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff                                                                                                     |                                                                                                                                                      |                9 |             72 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[0]                                                                                           |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[2]                                                                                           |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/awbuf_valid                                                                                                     |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/arfifo_push                                                                                                     |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/in_push                                                                                                      |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[1]                                                                                           |                                                                                                                                                      |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                             |                                                                                                                                                      |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                  |               51 |             97 |         1.90 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                             |                                                                                                                                                      |               13 |            104 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                              |               32 |            122 |         3.81 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0 |              100 |            329 |         3.29 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                          |              134 |            381 |         2.84 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/s_axi_aresetn_0                                 |              128 |            452 |         3.53 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                          |                                                                                                                                                      |              401 |           1423 |         3.55 |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


