
CheetahRobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ae4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002c6c  08002c6c  00012c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c9c  08002c9c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08002c9c  08002c9c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c9c  08002c9c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c9c  08002c9c  00012c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ca0  08002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08002ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000008  08002cac  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08002cac  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005e5c  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001555  00000000  00000000  00025e94  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000790  00000000  00000000  000273f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006c8  00000000  00000000  00027b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003814  00000000  00000000  00028248  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000053a9  00000000  00000000  0002ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000733d3  00000000  00000000  00030e05  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a41d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dc4  00000000  00000000  000a4254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002c54 	.word	0x08002c54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08002c54 	.word	0x08002c54

080001c8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b089      	sub	sp, #36	; 0x24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	68bb      	ldr	r3, [r7, #8]
 80001da:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001dc:	697b      	ldr	r3, [r7, #20]
 80001de:	fa93 f3a3 	rbit	r3, r3
 80001e2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80001e4:	693b      	ldr	r3, [r7, #16]
 80001e6:	fab3 f383 	clz	r3, r3
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	2103      	movs	r1, #3
 80001ee:	fa01 f303 	lsl.w	r3, r1, r3
 80001f2:	43db      	mvns	r3, r3
 80001f4:	401a      	ands	r2, r3
 80001f6:	68bb      	ldr	r3, [r7, #8]
 80001f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001fa:	69fb      	ldr	r3, [r7, #28]
 80001fc:	fa93 f3a3 	rbit	r3, r3
 8000200:	61bb      	str	r3, [r7, #24]
  return(result);
 8000202:	69bb      	ldr	r3, [r7, #24]
 8000204:	fab3 f383 	clz	r3, r3
 8000208:	005b      	lsls	r3, r3, #1
 800020a:	6879      	ldr	r1, [r7, #4]
 800020c:	fa01 f303 	lsl.w	r3, r1, r3
 8000210:	431a      	orrs	r2, r3
 8000212:	68fb      	ldr	r3, [r7, #12]
 8000214:	601a      	str	r2, [r3, #0]
}
 8000216:	bf00      	nop
 8000218:	3724      	adds	r7, #36	; 0x24
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr

08000222 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000222:	b480      	push	{r7}
 8000224:	b085      	sub	sp, #20
 8000226:	af00      	add	r7, sp, #0
 8000228:	60f8      	str	r0, [r7, #12]
 800022a:	60b9      	str	r1, [r7, #8]
 800022c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	685a      	ldr	r2, [r3, #4]
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	43db      	mvns	r3, r3
 8000236:	401a      	ands	r2, r3
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	6879      	ldr	r1, [r7, #4]
 800023c:	fb01 f303 	mul.w	r3, r1, r3
 8000240:	431a      	orrs	r2, r3
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	605a      	str	r2, [r3, #4]
}
 8000246:	bf00      	nop
 8000248:	3714      	adds	r7, #20
 800024a:	46bd      	mov	sp, r7
 800024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000250:	4770      	bx	lr

08000252 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000252:	b480      	push	{r7}
 8000254:	b089      	sub	sp, #36	; 0x24
 8000256:	af00      	add	r7, sp, #0
 8000258:	60f8      	str	r0, [r7, #12]
 800025a:	60b9      	str	r1, [r7, #8]
 800025c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	689a      	ldr	r2, [r3, #8]
 8000262:	68bb      	ldr	r3, [r7, #8]
 8000264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000266:	697b      	ldr	r3, [r7, #20]
 8000268:	fa93 f3a3 	rbit	r3, r3
 800026c:	613b      	str	r3, [r7, #16]
  return(result);
 800026e:	693b      	ldr	r3, [r7, #16]
 8000270:	fab3 f383 	clz	r3, r3
 8000274:	005b      	lsls	r3, r3, #1
 8000276:	2103      	movs	r1, #3
 8000278:	fa01 f303 	lsl.w	r3, r1, r3
 800027c:	43db      	mvns	r3, r3
 800027e:	401a      	ands	r2, r3
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000284:	69fb      	ldr	r3, [r7, #28]
 8000286:	fa93 f3a3 	rbit	r3, r3
 800028a:	61bb      	str	r3, [r7, #24]
  return(result);
 800028c:	69bb      	ldr	r3, [r7, #24]
 800028e:	fab3 f383 	clz	r3, r3
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	6879      	ldr	r1, [r7, #4]
 8000296:	fa01 f303 	lsl.w	r3, r1, r3
 800029a:	431a      	orrs	r2, r3
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80002a0:	bf00      	nop
 80002a2:	3724      	adds	r7, #36	; 0x24
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr

080002ac <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b089      	sub	sp, #36	; 0x24
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	68da      	ldr	r2, [r3, #12]
 80002bc:	68bb      	ldr	r3, [r7, #8]
 80002be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	fa93 f3a3 	rbit	r3, r3
 80002c6:	613b      	str	r3, [r7, #16]
  return(result);
 80002c8:	693b      	ldr	r3, [r7, #16]
 80002ca:	fab3 f383 	clz	r3, r3
 80002ce:	005b      	lsls	r3, r3, #1
 80002d0:	2103      	movs	r1, #3
 80002d2:	fa01 f303 	lsl.w	r3, r1, r3
 80002d6:	43db      	mvns	r3, r3
 80002d8:	401a      	ands	r2, r3
 80002da:	68bb      	ldr	r3, [r7, #8]
 80002dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002de:	69fb      	ldr	r3, [r7, #28]
 80002e0:	fa93 f3a3 	rbit	r3, r3
 80002e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80002e6:	69bb      	ldr	r3, [r7, #24]
 80002e8:	fab3 f383 	clz	r3, r3
 80002ec:	005b      	lsls	r3, r3, #1
 80002ee:	6879      	ldr	r1, [r7, #4]
 80002f0:	fa01 f303 	lsl.w	r3, r1, r3
 80002f4:	431a      	orrs	r2, r3
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	60da      	str	r2, [r3, #12]
}
 80002fa:	bf00      	nop
 80002fc:	3724      	adds	r7, #36	; 0x24
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr

08000306 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000306:	b480      	push	{r7}
 8000308:	b089      	sub	sp, #36	; 0x24
 800030a:	af00      	add	r7, sp, #0
 800030c:	60f8      	str	r0, [r7, #12]
 800030e:	60b9      	str	r1, [r7, #8]
 8000310:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	6a1a      	ldr	r2, [r3, #32]
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	fa93 f3a3 	rbit	r3, r3
 8000320:	613b      	str	r3, [r7, #16]
  return(result);
 8000322:	693b      	ldr	r3, [r7, #16]
 8000324:	fab3 f383 	clz	r3, r3
 8000328:	009b      	lsls	r3, r3, #2
 800032a:	210f      	movs	r1, #15
 800032c:	fa01 f303 	lsl.w	r3, r1, r3
 8000330:	43db      	mvns	r3, r3
 8000332:	401a      	ands	r2, r3
 8000334:	68bb      	ldr	r3, [r7, #8]
 8000336:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000338:	69fb      	ldr	r3, [r7, #28]
 800033a:	fa93 f3a3 	rbit	r3, r3
 800033e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000340:	69bb      	ldr	r3, [r7, #24]
 8000342:	fab3 f383 	clz	r3, r3
 8000346:	009b      	lsls	r3, r3, #2
 8000348:	6879      	ldr	r1, [r7, #4]
 800034a:	fa01 f303 	lsl.w	r3, r1, r3
 800034e:	431a      	orrs	r2, r3
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000354:	bf00      	nop
 8000356:	3724      	adds	r7, #36	; 0x24
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr

08000360 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000360:	b480      	push	{r7}
 8000362:	b089      	sub	sp, #36	; 0x24
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	60b9      	str	r1, [r7, #8]
 800036a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	0a1b      	lsrs	r3, r3, #8
 8000374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000376:	697b      	ldr	r3, [r7, #20]
 8000378:	fa93 f3a3 	rbit	r3, r3
 800037c:	613b      	str	r3, [r7, #16]
  return(result);
 800037e:	693b      	ldr	r3, [r7, #16]
 8000380:	fab3 f383 	clz	r3, r3
 8000384:	009b      	lsls	r3, r3, #2
 8000386:	210f      	movs	r1, #15
 8000388:	fa01 f303 	lsl.w	r3, r1, r3
 800038c:	43db      	mvns	r3, r3
 800038e:	401a      	ands	r2, r3
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	0a1b      	lsrs	r3, r3, #8
 8000394:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	fa93 f3a3 	rbit	r3, r3
 800039c:	61bb      	str	r3, [r7, #24]
  return(result);
 800039e:	69bb      	ldr	r3, [r7, #24]
 80003a0:	fab3 f383 	clz	r3, r3
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	6879      	ldr	r1, [r7, #4]
 80003a8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ac:	431a      	orrs	r2, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80003b2:	bf00      	nop
 80003b4:	3724      	adds	r7, #36	; 0x24
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b088      	sub	sp, #32
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
 80003c6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80003c8:	2300      	movs	r3, #0
 80003ca:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80003cc:	2300      	movs	r3, #0
 80003ce:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	fa93 f3a3 	rbit	r3, r3
 80003dc:	613b      	str	r3, [r7, #16]
  return(result);
 80003de:	693b      	ldr	r3, [r7, #16]
 80003e0:	fab3 f383 	clz	r3, r3
 80003e4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80003e6:	e048      	b.n	800047a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80003e8:	683b      	ldr	r3, [r7, #0]
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	2101      	movs	r1, #1
 80003ee:	69fb      	ldr	r3, [r7, #28]
 80003f0:	fa01 f303 	lsl.w	r3, r1, r3
 80003f4:	4013      	ands	r3, r2
 80003f6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80003f8:	69bb      	ldr	r3, [r7, #24]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d03a      	beq.n	8000474 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	461a      	mov	r2, r3
 8000404:	69b9      	ldr	r1, [r7, #24]
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	f7ff fede 	bl	80001c8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800040c:	683b      	ldr	r3, [r7, #0]
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	2b01      	cmp	r3, #1
 8000412:	d003      	beq.n	800041c <LL_GPIO_Init+0x5e>
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	2b02      	cmp	r3, #2
 800041a:	d106      	bne.n	800042a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	461a      	mov	r2, r3
 8000422:	69b9      	ldr	r1, [r7, #24]
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f7ff ff14 	bl	8000252 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	691b      	ldr	r3, [r3, #16]
 800042e:	461a      	mov	r2, r3
 8000430:	69b9      	ldr	r1, [r7, #24]
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f7ff ff3a 	bl	80002ac <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	2b02      	cmp	r3, #2
 800043e:	d119      	bne.n	8000474 <LL_GPIO_Init+0xb6>
 8000440:	69bb      	ldr	r3, [r7, #24]
 8000442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	fa93 f3a3 	rbit	r3, r3
 800044a:	60bb      	str	r3, [r7, #8]
  return(result);
 800044c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800044e:	fab3 f383 	clz	r3, r3
 8000452:	2b07      	cmp	r3, #7
 8000454:	d807      	bhi.n	8000466 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	461a      	mov	r2, r3
 800045c:	69b9      	ldr	r1, [r7, #24]
 800045e:	6878      	ldr	r0, [r7, #4]
 8000460:	f7ff ff51 	bl	8000306 <LL_GPIO_SetAFPin_0_7>
 8000464:	e006      	b.n	8000474 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	461a      	mov	r2, r3
 800046c:	69b9      	ldr	r1, [r7, #24]
 800046e:	6878      	ldr	r0, [r7, #4]
 8000470:	f7ff ff76 	bl	8000360 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000474:	69fb      	ldr	r3, [r7, #28]
 8000476:	3301      	adds	r3, #1
 8000478:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	69fb      	ldr	r3, [r7, #28]
 8000480:	fa22 f303 	lsr.w	r3, r2, r3
 8000484:	2b00      	cmp	r3, #0
 8000486:	d1af      	bne.n	80003e8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	2b01      	cmp	r3, #1
 800048e:	d003      	beq.n	8000498 <LL_GPIO_Init+0xda>
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	685b      	ldr	r3, [r3, #4]
 8000494:	2b02      	cmp	r3, #2
 8000496:	d107      	bne.n	80004a8 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	6819      	ldr	r1, [r3, #0]
 800049c:	683b      	ldr	r3, [r7, #0]
 800049e:	68db      	ldr	r3, [r3, #12]
 80004a0:	461a      	mov	r2, r3
 80004a2:	6878      	ldr	r0, [r7, #4]
 80004a4:	f7ff febd 	bl	8000222 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80004a8:	2300      	movs	r3, #0
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3720      	adds	r7, #32
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80004b8:	4b06      	ldr	r3, [pc, #24]	; (80004d4 <LL_RCC_HSI_IsReady+0x20>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	f003 0302 	and.w	r3, r3, #2
 80004c0:	2b02      	cmp	r3, #2
 80004c2:	bf0c      	ite	eq
 80004c4:	2301      	moveq	r3, #1
 80004c6:	2300      	movne	r3, #0
 80004c8:	b2db      	uxtb	r3, r3
}
 80004ca:	4618      	mov	r0, r3
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40021000 	.word	0x40021000

080004d8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <LL_RCC_LSE_IsReady+0x20>)
 80004de:	6a1b      	ldr	r3, [r3, #32]
 80004e0:	f003 0302 	and.w	r3, r3, #2
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	bf0c      	ite	eq
 80004e8:	2301      	moveq	r3, #1
 80004ea:	2300      	movne	r3, #0
 80004ec:	b2db      	uxtb	r3, r3
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	40021000 	.word	0x40021000

080004fc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <LL_RCC_GetSysClkSource+0x18>)
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	f003 030c 	and.w	r3, r3, #12
}
 8000508:	4618      	mov	r0, r3
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40021000 	.word	0x40021000

08000518 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <LL_RCC_GetAHBPrescaler+0x18>)
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000524:	4618      	mov	r0, r3
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40021000 	.word	0x40021000

08000534 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000538:	4b04      	ldr	r3, [pc, #16]	; (800054c <LL_RCC_GetAPB1Prescaler+0x18>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000

08000550 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800055c:	4618      	mov	r0, r3
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000

0800056c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000574:	4b07      	ldr	r3, [pc, #28]	; (8000594 <LL_RCC_GetUSARTClockSource+0x28>)
 8000576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000578:	2103      	movs	r1, #3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	401a      	ands	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	061b      	lsls	r3, r3, #24
 8000586:	4313      	orrs	r3, r2
}
 8000588:	4618      	mov	r0, r3
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	40021000 	.word	0x40021000

08000598 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800059c:	4b04      	ldr	r3, [pc, #16]	; (80005b0 <LL_RCC_PLL_GetMainSource+0x18>)
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40021000 	.word	0x40021000

080005b4 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80005b8:	4b04      	ldr	r3, [pc, #16]	; (80005cc <LL_RCC_PLL_GetMultiplicator+0x18>)
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40021000 	.word	0x40021000

080005d0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80005d4:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <LL_RCC_PLL_GetPrediv+0x18>)
 80005d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005d8:	f003 030f 	and.w	r3, r3, #15
}
 80005dc:	4618      	mov	r0, r3
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40021000 	.word	0x40021000

080005ec <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80005f4:	f000 f860 	bl	80006b8 <RCC_GetSystemClockFreq>
 80005f8:	4602      	mov	r2, r0
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4618      	mov	r0, r3
 8000604:	f000 f87a 	bl	80006fc <RCC_GetHCLKClockFreq>
 8000608:	4602      	mov	r2, r0
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f888 	bl	8000728 <RCC_GetPCLK1ClockFreq>
 8000618:	4602      	mov	r2, r0
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f894 	bl	8000750 <RCC_GetPCLK2ClockFreq>
 8000628:	4602      	mov	r2, r0
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	60da      	str	r2, [r3, #12]
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000640:	2300      	movs	r3, #0
 8000642:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d12a      	bne.n	80006a0 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f7ff ff8e 	bl	800056c <LL_RCC_GetUSARTClockSource>
 8000650:	4603      	mov	r3, r0
 8000652:	2b02      	cmp	r3, #2
 8000654:	d00f      	beq.n	8000676 <LL_RCC_GetUSARTClockFreq+0x3e>
 8000656:	2b03      	cmp	r3, #3
 8000658:	d005      	beq.n	8000666 <LL_RCC_GetUSARTClockFreq+0x2e>
 800065a:	2b01      	cmp	r3, #1
 800065c:	d114      	bne.n	8000688 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800065e:	f000 f82b 	bl	80006b8 <RCC_GetSystemClockFreq>
 8000662:	60f8      	str	r0, [r7, #12]
        break;
 8000664:	e021      	b.n	80006aa <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000666:	f7ff ff25 	bl	80004b4 <LL_RCC_HSI_IsReady>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d019      	beq.n	80006a4 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8000670:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8000672:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000674:	e016      	b.n	80006a4 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000676:	f7ff ff2f 	bl	80004d8 <LL_RCC_LSE_IsReady>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d013      	beq.n	80006a8 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8000680:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000684:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000686:	e00f      	b.n	80006a8 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000688:	f000 f816 	bl	80006b8 <RCC_GetSystemClockFreq>
 800068c:	4603      	mov	r3, r0
 800068e:	4618      	mov	r0, r3
 8000690:	f000 f834 	bl	80006fc <RCC_GetHCLKClockFreq>
 8000694:	4603      	mov	r3, r0
 8000696:	4618      	mov	r0, r3
 8000698:	f000 f846 	bl	8000728 <RCC_GetPCLK1ClockFreq>
 800069c:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800069e:	e004      	b.n	80006aa <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 80006a0:	bf00      	nop
 80006a2:	e002      	b.n	80006aa <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 80006a4:	bf00      	nop
 80006a6:	e000      	b.n	80006aa <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 80006a8:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80006aa:	68fb      	ldr	r3, [r7, #12]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	007a1200 	.word	0x007a1200

080006b8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80006be:	2300      	movs	r3, #0
 80006c0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80006c2:	f7ff ff1b 	bl	80004fc <LL_RCC_GetSysClkSource>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d006      	beq.n	80006da <RCC_GetSystemClockFreq+0x22>
 80006cc:	2b08      	cmp	r3, #8
 80006ce:	d007      	beq.n	80006e0 <RCC_GetSystemClockFreq+0x28>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d109      	bne.n	80006e8 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <RCC_GetSystemClockFreq+0x40>)
 80006d6:	607b      	str	r3, [r7, #4]
      break;
 80006d8:	e009      	b.n	80006ee <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80006da:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <RCC_GetSystemClockFreq+0x40>)
 80006dc:	607b      	str	r3, [r7, #4]
      break;
 80006de:	e006      	b.n	80006ee <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80006e0:	f000 f84a 	bl	8000778 <RCC_PLL_GetFreqDomain_SYS>
 80006e4:	6078      	str	r0, [r7, #4]
      break;
 80006e6:	e002      	b.n	80006ee <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80006e8:	4b03      	ldr	r3, [pc, #12]	; (80006f8 <RCC_GetSystemClockFreq+0x40>)
 80006ea:	607b      	str	r3, [r7, #4]
      break;
 80006ec:	bf00      	nop
  }

  return frequency;
 80006ee:	687b      	ldr	r3, [r7, #4]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	007a1200 	.word	0x007a1200

080006fc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000704:	f7ff ff08 	bl	8000518 <LL_RCC_GetAHBPrescaler>
 8000708:	4603      	mov	r3, r0
 800070a:	091b      	lsrs	r3, r3, #4
 800070c:	f003 030f 	and.w	r3, r3, #15
 8000710:	4a04      	ldr	r2, [pc, #16]	; (8000724 <RCC_GetHCLKClockFreq+0x28>)
 8000712:	5cd3      	ldrb	r3, [r2, r3]
 8000714:	461a      	mov	r2, r3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	40d3      	lsrs	r3, r2
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	08002c6c 	.word	0x08002c6c

08000728 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000730:	f7ff ff00 	bl	8000534 <LL_RCC_GetAPB1Prescaler>
 8000734:	4603      	mov	r3, r0
 8000736:	0a1b      	lsrs	r3, r3, #8
 8000738:	4a04      	ldr	r2, [pc, #16]	; (800074c <RCC_GetPCLK1ClockFreq+0x24>)
 800073a:	5cd3      	ldrb	r3, [r2, r3]
 800073c:	461a      	mov	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	40d3      	lsrs	r3, r2
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	08002c7c 	.word	0x08002c7c

08000750 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000758:	f7ff fefa 	bl	8000550 <LL_RCC_GetAPB2Prescaler>
 800075c:	4603      	mov	r3, r0
 800075e:	0adb      	lsrs	r3, r3, #11
 8000760:	4a04      	ldr	r2, [pc, #16]	; (8000774 <RCC_GetPCLK2ClockFreq+0x24>)
 8000762:	5cd3      	ldrb	r3, [r2, r3]
 8000764:	461a      	mov	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	40d3      	lsrs	r3, r2
}
 800076a:	4618      	mov	r0, r3
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	08002c7c 	.word	0x08002c7c

08000778 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000786:	f7ff ff07 	bl	8000598 <LL_RCC_PLL_GetMainSource>
 800078a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d003      	beq.n	800079a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8000792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000796:	d003      	beq.n	80007a0 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8000798:	e005      	b.n	80007a6 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800079a:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800079c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800079e:	e005      	b.n	80007ac <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80007a2:	60fb      	str	r3, [r7, #12]
      break;
 80007a4:	e002      	b.n	80007ac <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 80007a6:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 80007a8:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80007aa:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80007ac:	f7ff ff10 	bl	80005d0 <LL_RCC_PLL_GetPrediv>
 80007b0:	4603      	mov	r3, r0
 80007b2:	3301      	adds	r3, #1
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	fbb2 f4f3 	udiv	r4, r2, r3
 80007ba:	f7ff fefb 	bl	80005b4 <LL_RCC_PLL_GetMultiplicator>
 80007be:	4603      	mov	r3, r0
 80007c0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80007c4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80007c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	fa92 f2a2 	rbit	r2, r2
 80007d0:	603a      	str	r2, [r7, #0]
  return(result);
 80007d2:	683a      	ldr	r2, [r7, #0]
 80007d4:	fab2 f282 	clz	r2, r2
 80007d8:	40d3      	lsrs	r3, r2
 80007da:	3302      	adds	r3, #2
 80007dc:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd90      	pop	{r4, r7, pc}
 80007e8:	003d0900 	.word	0x003d0900
 80007ec:	007a1200 	.word	0x007a1200

080007f0 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr

08000844 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	683a      	ldr	r2, [r7, #0]
 8000852:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	683a      	ldr	r2, [r7, #0]
 800086e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	683a      	ldr	r2, [r7, #0]
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	683a      	ldr	r2, [r7, #0]
 80008a6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	683a      	ldr	r2, [r7, #0]
 80008c2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	683a      	ldr	r2, [r7, #0]
 80008de:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	695b      	ldr	r3, [r3, #20]
 80008f8:	f043 0201 	orr.w	r2, r3, #1
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	615a      	str	r2, [r3, #20]
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4a2f      	ldr	r2, [pc, #188]	; (80009e0 <LL_TIM_Init+0xd4>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d007      	beq.n	8000938 <LL_TIM_Init+0x2c>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800092e:	d003      	beq.n	8000938 <LL_TIM_Init+0x2c>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a2c      	ldr	r2, [pc, #176]	; (80009e4 <LL_TIM_Init+0xd8>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d106      	bne.n	8000946 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	4313      	orrs	r3, r2
 8000944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a25      	ldr	r2, [pc, #148]	; (80009e0 <LL_TIM_Init+0xd4>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d013      	beq.n	8000976 <LL_TIM_Init+0x6a>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000954:	d00f      	beq.n	8000976 <LL_TIM_Init+0x6a>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a22      	ldr	r2, [pc, #136]	; (80009e4 <LL_TIM_Init+0xd8>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d00b      	beq.n	8000976 <LL_TIM_Init+0x6a>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a21      	ldr	r2, [pc, #132]	; (80009e8 <LL_TIM_Init+0xdc>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d007      	beq.n	8000976 <LL_TIM_Init+0x6a>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a20      	ldr	r2, [pc, #128]	; (80009ec <LL_TIM_Init+0xe0>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d003      	beq.n	8000976 <LL_TIM_Init+0x6a>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a1f      	ldr	r2, [pc, #124]	; (80009f0 <LL_TIM_Init+0xe4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d106      	bne.n	8000984 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	4313      	orrs	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	4619      	mov	r1, r3
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff ff3b 	bl	800080c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	881b      	ldrh	r3, [r3, #0]
 800099a:	4619      	mov	r1, r3
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff ff27 	bl	80007f0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <LL_TIM_Init+0xd4>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d00b      	beq.n	80009c2 <LL_TIM_Init+0xb6>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a0e      	ldr	r2, [pc, #56]	; (80009e8 <LL_TIM_Init+0xdc>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d007      	beq.n	80009c2 <LL_TIM_Init+0xb6>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a0d      	ldr	r2, [pc, #52]	; (80009ec <LL_TIM_Init+0xe0>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d003      	beq.n	80009c2 <LL_TIM_Init+0xb6>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a0c      	ldr	r2, [pc, #48]	; (80009f0 <LL_TIM_Init+0xe4>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d105      	bne.n	80009ce <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	7c1b      	ldrb	r3, [r3, #16]
 80009c6:	4619      	mov	r1, r3
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff2d 	bl	8000828 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f7ff ff8c 	bl	80008ec <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40012c00 	.word	0x40012c00
 80009e4:	40000400 	.word	0x40000400
 80009e8:	40014000 	.word	0x40014000
 80009ec:	40014400 	.word	0x40014400
 80009f0:	40014800 	.word	0x40014800

080009f4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a0a:	d01f      	beq.n	8000a4c <LL_TIM_OC_Init+0x58>
 8000a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a10:	d804      	bhi.n	8000a1c <LL_TIM_OC_Init+0x28>
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d00c      	beq.n	8000a30 <LL_TIM_OC_Init+0x3c>
 8000a16:	2b10      	cmp	r3, #16
 8000a18:	d011      	beq.n	8000a3e <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 8000a1a:	e033      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8000a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a20:	d022      	beq.n	8000a68 <LL_TIM_OC_Init+0x74>
 8000a22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000a26:	d026      	beq.n	8000a76 <LL_TIM_OC_Init+0x82>
 8000a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a2c:	d015      	beq.n	8000a5a <LL_TIM_OC_Init+0x66>
      break;
 8000a2e:	e029      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8000a30:	6879      	ldr	r1, [r7, #4]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f000 f82c 	bl	8000a90 <OC1Config>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8000a3c:	e022      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	68f8      	ldr	r0, [r7, #12]
 8000a42:	f000 f8a5 	bl	8000b90 <OC2Config>
 8000a46:	4603      	mov	r3, r0
 8000a48:	75fb      	strb	r3, [r7, #23]
      break;
 8000a4a:	e01b      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8000a4c:	6879      	ldr	r1, [r7, #4]
 8000a4e:	68f8      	ldr	r0, [r7, #12]
 8000a50:	f000 f922 	bl	8000c98 <OC3Config>
 8000a54:	4603      	mov	r3, r0
 8000a56:	75fb      	strb	r3, [r7, #23]
      break;
 8000a58:	e014      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	68f8      	ldr	r0, [r7, #12]
 8000a5e:	f000 f99f 	bl	8000da0 <OC4Config>
 8000a62:	4603      	mov	r3, r0
 8000a64:	75fb      	strb	r3, [r7, #23]
      break;
 8000a66:	e00d      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	68f8      	ldr	r0, [r7, #12]
 8000a6c:	f000 fa04 	bl	8000e78 <OC5Config>
 8000a70:	4603      	mov	r3, r0
 8000a72:	75fb      	strb	r3, [r7, #23]
      break;
 8000a74:	e006      	b.n	8000a84 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8000a76:	6879      	ldr	r1, [r7, #4]
 8000a78:	68f8      	ldr	r0, [r7, #12]
 8000a7a:	f000 fa5f 	bl	8000f3c <OC6Config>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	75fb      	strb	r3, [r7, #23]
      break;
 8000a82:	bf00      	nop
  }

  return result;
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3718      	adds	r7, #24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	f023 0201 	bic.w	r2, r3, #1
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6a1b      	ldr	r3, [r3, #32]
 8000ab6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f023 0303 	bic.w	r3, r3, #3
 8000aca:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ad6:	683a      	ldr	r2, [r7, #0]
 8000ad8:	6812      	ldr	r2, [r2, #0]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	f023 0202 	bic.w	r2, r3, #2
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	691b      	ldr	r3, [r3, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f023 0201 	bic.w	r2, r3, #1
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a20      	ldr	r2, [pc, #128]	; (8000b80 <OC1Config+0xf0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d00b      	beq.n	8000b1a <OC1Config+0x8a>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a1f      	ldr	r2, [pc, #124]	; (8000b84 <OC1Config+0xf4>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d007      	beq.n	8000b1a <OC1Config+0x8a>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <OC1Config+0xf8>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d003      	beq.n	8000b1a <OC1Config+0x8a>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <OC1Config+0xfc>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d11e      	bne.n	8000b58 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	f023 0208 	bic.w	r2, r3, #8
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	695b      	ldr	r3, [r3, #20]
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4313      	orrs	r3, r2
 8000b28:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	f023 0204 	bic.w	r2, r3, #4
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4313      	orrs	r3, r2
 8000b38:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68fa      	ldr	r2, [r7, #12]
 8000b62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff fe6a 	bl	8000844 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	697a      	ldr	r2, [r7, #20]
 8000b74:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000b76:	2300      	movs	r3, #0
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40012c00 	.word	0x40012c00
 8000b84:	40014000 	.word	0x40014000
 8000b88:	40014400 	.word	0x40014400
 8000b8c:	40014800 	.word	0x40014800

08000b90 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	f023 0210 	bic.w	r2, r3, #16
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6a1b      	ldr	r3, [r3, #32]
 8000bb6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000bd6:	683a      	ldr	r2, [r7, #0]
 8000bd8:	6812      	ldr	r2, [r2, #0]
 8000bda:	0212      	lsls	r2, r2, #8
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	f023 0220 	bic.w	r2, r3, #32
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	691b      	ldr	r3, [r3, #16]
 8000bea:	011b      	lsls	r3, r3, #4
 8000bec:	4313      	orrs	r3, r2
 8000bee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	f023 0210 	bic.w	r2, r3, #16
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	011b      	lsls	r3, r3, #4
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a21      	ldr	r2, [pc, #132]	; (8000c88 <OC2Config+0xf8>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d00b      	beq.n	8000c20 <OC2Config+0x90>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a20      	ldr	r2, [pc, #128]	; (8000c8c <OC2Config+0xfc>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d007      	beq.n	8000c20 <OC2Config+0x90>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4a1f      	ldr	r2, [pc, #124]	; (8000c90 <OC2Config+0x100>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d003      	beq.n	8000c20 <OC2Config+0x90>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4a1e      	ldr	r2, [pc, #120]	; (8000c94 <OC2Config+0x104>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d11f      	bne.n	8000c60 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	019b      	lsls	r3, r3, #6
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	019b      	lsls	r3, r3, #6
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	69db      	ldr	r3, [r3, #28]
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	68fa      	ldr	r2, [r7, #12]
 8000c6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	4619      	mov	r1, r3
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f7ff fdf4 	bl	8000860 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	697a      	ldr	r2, [r7, #20]
 8000c7c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000c7e:	2300      	movs	r3, #0
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3718      	adds	r7, #24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40012c00 	.word	0x40012c00
 8000c8c:	40014000 	.word	0x40014000
 8000c90:	40014400 	.word	0x40014400
 8000c94:	40014800 	.word	0x40014800

08000c98 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a1b      	ldr	r3, [r3, #32]
 8000cb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6a1b      	ldr	r3, [r3, #32]
 8000cbe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	f023 0303 	bic.w	r3, r3, #3
 8000cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000cde:	683a      	ldr	r2, [r7, #0]
 8000ce0:	6812      	ldr	r2, [r2, #0]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	021b      	lsls	r3, r3, #8
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	021b      	lsls	r3, r3, #8
 8000d02:	4313      	orrs	r3, r2
 8000d04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a21      	ldr	r2, [pc, #132]	; (8000d90 <OC3Config+0xf8>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d00b      	beq.n	8000d26 <OC3Config+0x8e>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a20      	ldr	r2, [pc, #128]	; (8000d94 <OC3Config+0xfc>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d007      	beq.n	8000d26 <OC3Config+0x8e>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a1f      	ldr	r2, [pc, #124]	; (8000d98 <OC3Config+0x100>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d003      	beq.n	8000d26 <OC3Config+0x8e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a1e      	ldr	r2, [pc, #120]	; (8000d9c <OC3Config+0x104>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d11f      	bne.n	8000d66 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	695b      	ldr	r3, [r3, #20]
 8000d30:	029b      	lsls	r3, r3, #10
 8000d32:	4313      	orrs	r3, r2
 8000d34:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	029b      	lsls	r3, r3, #10
 8000d42:	4313      	orrs	r3, r2
 8000d44:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	011b      	lsls	r3, r3, #4
 8000d52:	4313      	orrs	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	69db      	ldr	r3, [r3, #28]
 8000d60:	015b      	lsls	r3, r3, #5
 8000d62:	4313      	orrs	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	4619      	mov	r1, r3
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff fd7f 	bl	800087c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40012c00 	.word	0x40012c00
 8000d94:	40014000 	.word	0x40014000
 8000d98:	40014400 	.word	0x40014400
 8000d9c:	40014800 	.word	0x40014800

08000da0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6a1b      	ldr	r3, [r3, #32]
 8000dba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a1b      	ldr	r3, [r3, #32]
 8000dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000dda:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000de2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	6812      	ldr	r2, [r2, #0]
 8000dea:	0212      	lsls	r2, r2, #8
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	031b      	lsls	r3, r3, #12
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	031b      	lsls	r3, r3, #12
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a15      	ldr	r2, [pc, #84]	; (8000e68 <OC4Config+0xc8>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d00b      	beq.n	8000e30 <OC4Config+0x90>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4a14      	ldr	r2, [pc, #80]	; (8000e6c <OC4Config+0xcc>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d007      	beq.n	8000e30 <OC4Config+0x90>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4a13      	ldr	r2, [pc, #76]	; (8000e70 <OC4Config+0xd0>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d003      	beq.n	8000e30 <OC4Config+0x90>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	4a12      	ldr	r2, [pc, #72]	; (8000e74 <OC4Config+0xd4>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d107      	bne.n	8000e40 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	019b      	lsls	r3, r3, #6
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	4619      	mov	r1, r3
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff fd20 	bl	8000898 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40012c00 	.word	0x40012c00
 8000e6c:	40014000 	.word	0x40014000
 8000e70:	40014400 	.word	0x40014400
 8000e74:	40014800 	.word	0x40014800

08000e78 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6a1b      	ldr	r3, [r3, #32]
 8000e8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a1b      	ldr	r3, [r3, #32]
 8000e9a:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ea0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	041b      	lsls	r3, r3, #16
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	041b      	lsls	r3, r3, #16
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a15      	ldr	r2, [pc, #84]	; (8000f2c <OC5Config+0xb4>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d00b      	beq.n	8000ef4 <OC5Config+0x7c>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <OC5Config+0xb8>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d007      	beq.n	8000ef4 <OC5Config+0x7c>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4a13      	ldr	r2, [pc, #76]	; (8000f34 <OC5Config+0xbc>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d003      	beq.n	8000ef4 <OC5Config+0x7c>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a12      	ldr	r2, [pc, #72]	; (8000f38 <OC5Config+0xc0>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d109      	bne.n	8000f08 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	021b      	lsls	r3, r3, #8
 8000f02:	431a      	orrs	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	4619      	mov	r1, r3
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff fccd 	bl	80008b4 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	68ba      	ldr	r2, [r7, #8]
 8000f1e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40012c00 	.word	0x40012c00
 8000f30:	40014000 	.word	0x40014000
 8000f34:	40014400 	.word	0x40014400
 8000f38:	40014800 	.word	0x40014800

08000f3c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6a1b      	ldr	r3, [r3, #32]
 8000f52:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f70:	683a      	ldr	r2, [r7, #0]
 8000f72:	6812      	ldr	r2, [r2, #0]
 8000f74:	0212      	lsls	r2, r2, #8
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	051b      	lsls	r3, r3, #20
 8000f86:	4313      	orrs	r3, r2
 8000f88:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	051b      	lsls	r3, r3, #20
 8000f96:	4313      	orrs	r3, r2
 8000f98:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <OC6Config+0xb4>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d00b      	beq.n	8000fba <OC6Config+0x7e>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a13      	ldr	r2, [pc, #76]	; (8000ff4 <OC6Config+0xb8>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d007      	beq.n	8000fba <OC6Config+0x7e>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a12      	ldr	r2, [pc, #72]	; (8000ff8 <OC6Config+0xbc>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d003      	beq.n	8000fba <OC6Config+0x7e>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a11      	ldr	r2, [pc, #68]	; (8000ffc <OC6Config+0xc0>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d109      	bne.n	8000fce <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	029b      	lsls	r3, r3, #10
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff fc78 	bl	80008d0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68ba      	ldr	r2, [r7, #8]
 8000fe4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40012c00 	.word	0x40012c00
 8000ff4:	40014000 	.word	0x40014000
 8000ff8:	40014400 	.word	0x40014400
 8000ffc:	40014800 	.word	0x40014800

08001000 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b01      	cmp	r3, #1
 8001012:	bf0c      	ite	eq
 8001014:	2301      	moveq	r3, #1
 8001016:	2300      	movne	r3, #0
 8001018:	b2db      	uxtb	r3, r3
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001026:	b480      	push	{r7}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
 800102e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	431a      	orrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	605a      	str	r2, [r3, #4]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	609a      	str	r2, [r3, #8]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001072:	b4b0      	push	{r4, r5, r7}
 8001074:	b085      	sub	sp, #20
 8001076:	af00      	add	r7, sp, #0
 8001078:	60f8      	str	r0, [r7, #12]
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001080:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001082:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800108a:	d114      	bne.n	80010b6 <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	005a      	lsls	r2, r3, #1
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	441a      	add	r2, r3
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	fbb2 f3f3 	udiv	r3, r2, r3
 800109c:	b29b      	uxth	r3, r3
 800109e:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 80010a0:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 80010a4:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80010a6:	086b      	lsrs	r3, r5, #1
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	f003 0307 	and.w	r3, r3, #7
 80010ae:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 80010b4:	e00a      	b.n	80010cc <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	085a      	lsrs	r2, r3, #1
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	441a      	add	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	60da      	str	r2, [r3, #12]
}
 80010cc:	bf00      	nop
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bcb0      	pop	{r4, r5, r7}
 80010d4:	4770      	bx	lr
	...

080010d8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ff88 	bl	8001000 <LL_USART_IsEnabled>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d14e      	bne.n	8001194 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <LL_USART_Init+0xc8>)
 80010fc:	4013      	ands	r3, r2
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	6851      	ldr	r1, [r2, #4]
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	68d2      	ldr	r2, [r2, #12]
 8001106:	4311      	orrs	r1, r2
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	6912      	ldr	r2, [r2, #16]
 800110c:	4311      	orrs	r1, r2
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	6992      	ldr	r2, [r2, #24]
 8001112:	430a      	orrs	r2, r1
 8001114:	431a      	orrs	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	4619      	mov	r1, r3
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff80 	bl	8001026 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	4619      	mov	r1, r3
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff8d 	bl	800104c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a1b      	ldr	r2, [pc, #108]	; (80011a4 <LL_USART_Init+0xcc>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d104      	bne.n	8001144 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800113a:	2000      	movs	r0, #0
 800113c:	f7ff fa7c 	bl	8000638 <LL_RCC_GetUSARTClockFreq>
 8001140:	61b8      	str	r0, [r7, #24]
 8001142:	e016      	b.n	8001172 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a18      	ldr	r2, [pc, #96]	; (80011a8 <LL_USART_Init+0xd0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d107      	bne.n	800115c <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fa4b 	bl	80005ec <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	61bb      	str	r3, [r7, #24]
 800115a:	e00a      	b.n	8001172 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a13      	ldr	r2, [pc, #76]	; (80011ac <LL_USART_Init+0xd4>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d106      	bne.n	8001172 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fa3f 	bl	80005ec <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00d      	beq.n	8001194 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d009      	beq.n	8001194 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001180:	2300      	movs	r3, #0
 8001182:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	699a      	ldr	r2, [r3, #24]
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	69b9      	ldr	r1, [r7, #24]
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ff6f 	bl	8001072 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001194:	7ffb      	ldrb	r3, [r7, #31]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3720      	adds	r7, #32
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	efff69f3 	.word	0xefff69f3
 80011a4:	40013800 	.word	0x40013800
 80011a8:	40004400 	.word	0x40004400
 80011ac:	40004800 	.word	0x40004800

080011b0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4a07      	ldr	r2, [pc, #28]	; (80011e0 <LL_InitTick+0x30>)
 80011c4:	3b01      	subs	r3, #1
 80011c6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <LL_InitTick+0x30>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <LL_InitTick+0x30>)
 80011d0:	2205      	movs	r2, #5
 80011d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000e010 	.word	0xe000e010

080011e4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80011ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ffdd 	bl	80011b0 <LL_InitTick>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001208:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <LL_mDelay+0x44>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800120e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001216:	d00c      	beq.n	8001232 <LL_mDelay+0x32>
  {
    Delay++;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3301      	adds	r3, #1
 800121c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800121e:	e008      	b.n	8001232 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <LL_mDelay+0x44>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <LL_mDelay+0x32>
    {
      Delay--;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1f3      	bne.n	8001220 <LL_mDelay+0x20>
    }
  }
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000e010 	.word	0xe000e010

08001248 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001250:	4a04      	ldr	r2, [pc, #16]	; (8001264 <LL_SetSystemCoreClock+0x1c>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000004 	.word	0x20000004

08001268 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001270:	4b08      	ldr	r3, [pc, #32]	; (8001294 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001272:	695a      	ldr	r2, [r3, #20]
 8001274:	4907      	ldr	r1, [pc, #28]	; (8001294 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4313      	orrs	r3, r2
 800127a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4013      	ands	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	40021000 	.word	0x40021000

08001298 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800129c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80012a0:	f7ff ffe2 	bl	8001268 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80012a4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80012a8:	f7ff ffde 	bl	8001268 <LL_AHB1_GRP1_EnableClock>

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c0:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <NVIC_SetPriorityGrouping+0x44>)
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012cc:	4013      	ands	r3, r2
 80012ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <NVIC_SetPriorityGrouping+0x44>)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	60d3      	str	r3, [r2, #12]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <LL_RCC_HSI_Enable>:
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <LL_RCC_HSI_Enable+0x1c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a04      	ldr	r2, [pc, #16]	; (8001314 <LL_RCC_HSI_Enable+0x1c>)
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000

08001318 <LL_RCC_HSI_IsReady>:
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <LL_RCC_HSI_IsReady+0x20>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b02      	cmp	r3, #2
 8001326:	bf0c      	ite	eq
 8001328:	2301      	moveq	r3, #1
 800132a:	2300      	movne	r3, #0
 800132c:	b2db      	uxtb	r3, r3
}
 800132e:	4618      	mov	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40021000 	.word	0x40021000

0800133c <LL_RCC_HSI_SetCalibTrimming>:
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	4904      	ldr	r1, [pc, #16]	; (8001364 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001352:	4313      	orrs	r3, r2
 8001354:	600b      	str	r3, [r1, #0]
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000

08001368 <LL_RCC_SetSysClkSource>:
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <LL_RCC_SetSysClkSource+0x24>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f023 0203 	bic.w	r2, r3, #3
 8001378:	4904      	ldr	r1, [pc, #16]	; (800138c <LL_RCC_SetSysClkSource+0x24>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4313      	orrs	r3, r2
 800137e:	604b      	str	r3, [r1, #4]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	40021000 	.word	0x40021000

08001390 <LL_RCC_GetSysClkSource>:
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <LL_RCC_GetSysClkSource+0x18>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 030c 	and.w	r3, r3, #12
}
 800139c:	4618      	mov	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000

080013ac <LL_RCC_SetAHBPrescaler>:
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013bc:	4904      	ldr	r1, [pc, #16]	; (80013d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	604b      	str	r3, [r1, #4]
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	40021000 	.word	0x40021000

080013d4 <LL_RCC_SetAPB1Prescaler>:
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013e4:	4904      	ldr	r1, [pc, #16]	; (80013f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	604b      	str	r3, [r1, #4]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	40021000 	.word	0x40021000

080013fc <LL_RCC_SetAPB2Prescaler>:
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800140c:	4904      	ldr	r1, [pc, #16]	; (8001420 <LL_RCC_SetAPB2Prescaler+0x24>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4313      	orrs	r3, r2
 8001412:	604b      	str	r3, [r1, #4]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	40021000 	.word	0x40021000

08001424 <LL_RCC_SetUSARTClockSource>:
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 800142c:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <LL_RCC_SetUSARTClockSource+0x34>)
 800142e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	0e1b      	lsrs	r3, r3, #24
 8001434:	2103      	movs	r1, #3
 8001436:	fa01 f303 	lsl.w	r3, r1, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	401a      	ands	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001444:	4904      	ldr	r1, [pc, #16]	; (8001458 <LL_RCC_SetUSARTClockSource+0x34>)
 8001446:	4313      	orrs	r3, r2
 8001448:	630b      	str	r3, [r1, #48]	; 0x30
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000

0800145c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001466:	69da      	ldr	r2, [r3, #28]
 8001468:	4907      	ldr	r1, [pc, #28]	; (8001488 <LL_APB1_GRP1_EnableClock+0x2c>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4313      	orrs	r3, r2
 800146e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001470:	4b05      	ldr	r3, [pc, #20]	; (8001488 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001472:	69da      	ldr	r2, [r3, #28]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4013      	ands	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800147a:	68fb      	ldr	r3, [r7, #12]
}
 800147c:	bf00      	nop
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000

0800148c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001494:	4b08      	ldr	r3, [pc, #32]	; (80014b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001496:	699a      	ldr	r2, [r3, #24]
 8001498:	4907      	ldr	r1, [pc, #28]	; (80014b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4313      	orrs	r3, r2
 800149e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014a0:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80014a2:	699a      	ldr	r2, [r3, #24]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4013      	ands	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014aa:	68fb      	ldr	r3, [r7, #12]
}
 80014ac:	bf00      	nop
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	40021000 	.word	0x40021000

080014bc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <LL_FLASH_SetLatency+0x24>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f023 0207 	bic.w	r2, r3, #7
 80014cc:	4904      	ldr	r1, [pc, #16]	; (80014e0 <LL_FLASH_SetLatency+0x24>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	600b      	str	r3, [r1, #0]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	40022000 	.word	0x40022000

080014e4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80014e8:	4b04      	ldr	r3, [pc, #16]	; (80014fc <LL_FLASH_GetLatency+0x18>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0307 	and.w	r3, r3, #7
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40022000 	.word	0x40022000

08001500 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b04      	cmp	r3, #4
 800150c:	d106      	bne.n	800151c <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <LL_SYSTICK_SetClkSource+0x34>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a08      	ldr	r2, [pc, #32]	; (8001534 <LL_SYSTICK_SetClkSource+0x34>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800151a:	e005      	b.n	8001528 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <LL_SYSTICK_SetClkSource+0x34>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <LL_SYSTICK_SetClkSource+0x34>)
 8001522:	f023 0304 	bic.w	r3, r3, #4
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000e010 	.word	0xe000e010

08001538 <LL_TIM_EnableCounter>:
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f043 0201 	orr.w	r2, r3, #1
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	601a      	str	r2, [r3, #0]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_TIM_CC_EnableChannel>:
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a1a      	ldr	r2, [r3, #32]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	621a      	str	r2, [r3, #32]
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001580:	2001      	movs	r0, #1
 8001582:	f7ff ff83 	bl	800148c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001586:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800158a:	f7ff ff67 	bl	800145c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800158e:	2003      	movs	r0, #3
 8001590:	f7ff fe8e 	bl	80012b0 <NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001594:	f000 f8f4 	bl	8001780 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001598:	f7ff fe7e 	bl	8001298 <MX_GPIO_Init>
  MX_TIM2_Init();
 800159c:	f000 ffd4 	bl	8002548 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015a0:	f001 f8a4 	bl	80026ec <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80015a4:	f001 fa84 	bl	8002ab0 <MX_USART1_UART_Init>
  USART1_RegisterCallback(process_serial_data);
 80015a8:	4871      	ldr	r0, [pc, #452]	; (8001770 <main+0x1f4>)
 80015aa:	f001 fa71 	bl	8002a90 <USART1_RegisterCallback>
  /* USER CODE BEGIN 2 */
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80015ae:	2101      	movs	r1, #1
 80015b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015b4:	f7ff ffd0 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 80015b8:	2110      	movs	r1, #16
 80015ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015be:	f7ff ffcb 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH3);
 80015c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015ca:	f7ff ffc5 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH4);
 80015ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015d6:	f7ff ffbf 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 80015da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015de:	f7ff ffab 	bl	8001538 <LL_TIM_EnableCounter>

  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 80015e2:	2101      	movs	r1, #1
 80015e4:	4863      	ldr	r0, [pc, #396]	; (8001774 <main+0x1f8>)
 80015e6:	f7ff ffb7 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 80015ea:	2110      	movs	r1, #16
 80015ec:	4861      	ldr	r0, [pc, #388]	; (8001774 <main+0x1f8>)
 80015ee:	f7ff ffb3 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH3);
 80015f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f6:	485f      	ldr	r0, [pc, #380]	; (8001774 <main+0x1f8>)
 80015f8:	f7ff ffae 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80015fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001600:	485c      	ldr	r0, [pc, #368]	; (8001774 <main+0x1f8>)
 8001602:	f7ff ffa9 	bl	8001558 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8001606:	485b      	ldr	r0, [pc, #364]	; (8001774 <main+0x1f8>)
 8001608:	f7ff ff96 	bl	8001538 <LL_TIM_EnableCounter>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



  stand_up();
 800160c:	f000 f960 	bl	80018d0 <stand_up>


  while (1)
  {
    /* USER CODE END WHILE */
	  right_walk();
 8001610:	f000 fc78 	bl	8001f04 <right_walk>
	  if (recived=='m'){
 8001614:	4b58      	ldr	r3, [pc, #352]	; (8001778 <main+0x1fc>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b6d      	cmp	r3, #109	; 0x6d
 800161a:	d105      	bne.n	8001628 <main+0xac>
		  push_ups();
 800161c:	f000 f98e 	bl	800193c <push_ups>
		  state('m');
 8001620:	206d      	movs	r0, #109	; 0x6d
 8001622:	f000 f8fd 	bl	8001820 <state>
 8001626:	e7f3      	b.n	8001610 <main+0x94>

	  }
	  else if (recived=='b') {
 8001628:	4b53      	ldr	r3, [pc, #332]	; (8001778 <main+0x1fc>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b62      	cmp	r3, #98	; 0x62
 800162e:	d105      	bne.n	800163c <main+0xc0>
		  stand_up();
 8001630:	f000 f94e 	bl	80018d0 <stand_up>
		  state('b');
 8001634:	2062      	movs	r0, #98	; 0x62
 8001636:	f000 f8f3 	bl	8001820 <state>
 800163a:	e7e9      	b.n	8001610 <main+0x94>

	  }
	  else if (recived=='h') {
 800163c:	4b4e      	ldr	r3, [pc, #312]	; (8001778 <main+0x1fc>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b68      	cmp	r3, #104	; 0x68
 8001642:	d105      	bne.n	8001650 <main+0xd4>
	  		check();
 8001644:	f000 f9bc 	bl	80019c0 <check>
	  		state('h');
 8001648:	2068      	movs	r0, #104	; 0x68
 800164a:	f000 f8e9 	bl	8001820 <state>
 800164e:	e7df      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='i') {
 8001650:	4b49      	ldr	r3, [pc, #292]	; (8001778 <main+0x1fc>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b69      	cmp	r3, #105	; 0x69
 8001656:	d10d      	bne.n	8001674 <main+0xf8>
		  if(prev_recived != recived){
 8001658:	4b48      	ldr	r3, [pc, #288]	; (800177c <main+0x200>)
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	4b46      	ldr	r3, [pc, #280]	; (8001778 <main+0x1fc>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d001      	beq.n	8001668 <main+0xec>
			  stand_up();
 8001664:	f000 f934 	bl	80018d0 <stand_up>
		  }
	  		sit();
 8001668:	f000 fa00 	bl	8001a6c <sit>
	  		state('i');
 800166c:	2069      	movs	r0, #105	; 0x69
 800166e:	f000 f8d7 	bl	8001820 <state>
 8001672:	e7cd      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='k') {
 8001674:	4b40      	ldr	r3, [pc, #256]	; (8001778 <main+0x1fc>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b6b      	cmp	r3, #107	; 0x6b
 800167a:	d105      	bne.n	8001688 <main+0x10c>
	  		lay();
 800167c:	f000 fa28 	bl	8001ad0 <lay>
	  		state('k');
 8001680:	206b      	movs	r0, #107	; 0x6b
 8001682:	f000 f8cd 	bl	8001820 <state>
 8001686:	e7c3      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='g') {
 8001688:	4b3b      	ldr	r3, [pc, #236]	; (8001778 <main+0x1fc>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b67      	cmp	r3, #103	; 0x67
 800168e:	d113      	bne.n	80016b8 <main+0x13c>
		  if(prev_recived != recived){
 8001690:	4b3a      	ldr	r3, [pc, #232]	; (800177c <main+0x200>)
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	4b38      	ldr	r3, [pc, #224]	; (8001778 <main+0x1fc>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	429a      	cmp	r2, r3
 800169a:	d007      	beq.n	80016ac <main+0x130>
		  			stand_up();
 800169c:	f000 f918 	bl	80018d0 <stand_up>
		  			sit();
 80016a0:	f000 f9e4 	bl	8001a6c <sit>
		  			LL_mDelay(1000);
 80016a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016a8:	f7ff fdaa 	bl	8001200 <LL_mDelay>
		  }

	  		hello();
 80016ac:	f000 fa50 	bl	8001b50 <hello>
	  		state('g');
 80016b0:	2067      	movs	r0, #103	; 0x67
 80016b2:	f000 f8b5 	bl	8001820 <state>
 80016b6:	e7ab      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='j') {
 80016b8:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <main+0x1fc>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b6a      	cmp	r3, #106	; 0x6a
 80016be:	d10d      	bne.n	80016dc <main+0x160>
		  if(prev_recived != recived){
 80016c0:	4b2e      	ldr	r3, [pc, #184]	; (800177c <main+0x200>)
 80016c2:	781a      	ldrb	r2, [r3, #0]
 80016c4:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <main+0x1fc>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d001      	beq.n	80016d0 <main+0x154>
			  stand_up();
 80016cc:	f000 f900 	bl	80018d0 <stand_up>
		  }
	  		sit_inv();
 80016d0:	f000 fa62 	bl	8001b98 <sit_inv>
	  		state('j');
 80016d4:	206a      	movs	r0, #106	; 0x6a
 80016d6:	f000 f8a3 	bl	8001820 <state>
 80016da:	e799      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='e') {
 80016dc:	4b26      	ldr	r3, [pc, #152]	; (8001778 <main+0x1fc>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b65      	cmp	r3, #101	; 0x65
 80016e2:	d10d      	bne.n	8001700 <main+0x184>
		  if(prev_recived != recived){
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <main+0x200>)
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	4b23      	ldr	r3, [pc, #140]	; (8001778 <main+0x1fc>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d001      	beq.n	80016f4 <main+0x178>
			  stand_up();
 80016f0:	f000 f8ee 	bl	80018d0 <stand_up>
		  }
	  		walk();
 80016f4:	f000 fa82 	bl	8001bfc <walk>
	  		state('e');
 80016f8:	2065      	movs	r0, #101	; 0x65
 80016fa:	f000 f891 	bl	8001820 <state>
 80016fe:	e787      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='l') {
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <main+0x1fc>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b6c      	cmp	r3, #108	; 0x6c
 8001706:	d10d      	bne.n	8001724 <main+0x1a8>
		  if(prev_recived != recived){
 8001708:	4b1c      	ldr	r3, [pc, #112]	; (800177c <main+0x200>)
 800170a:	781a      	ldrb	r2, [r3, #0]
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <main+0x1fc>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <main+0x19c>
			  lay();
 8001714:	f000 f9dc 	bl	8001ad0 <lay>
		  }
	  		sleep();
 8001718:	f000 fc8e 	bl	8002038 <sleep>
	  		state('l');
 800171c:	206c      	movs	r0, #108	; 0x6c
 800171e:	f000 f87f 	bl	8001820 <state>
 8001722:	e775      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='f') {
 8001724:	4b14      	ldr	r3, [pc, #80]	; (8001778 <main+0x1fc>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b66      	cmp	r3, #102	; 0x66
 800172a:	d10d      	bne.n	8001748 <main+0x1cc>
		  if(prev_recived != recived){
 800172c:	4b13      	ldr	r3, [pc, #76]	; (800177c <main+0x200>)
 800172e:	781a      	ldrb	r2, [r3, #0]
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <main+0x1fc>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <main+0x1c0>
			  stand_up();
 8001738:	f000 f8ca 	bl	80018d0 <stand_up>
		  }
		  	  back_walk();
 800173c:	f000 fb20 	bl	8001d80 <back_walk>
		  	  state('f');
 8001740:	2066      	movs	r0, #102	; 0x66
 8001742:	f000 f86d 	bl	8001820 <state>
 8001746:	e763      	b.n	8001610 <main+0x94>

	  	  }
	  else if (recived=='d') {
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <main+0x1fc>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b64      	cmp	r3, #100	; 0x64
 800174e:	f47f af5f 	bne.w	8001610 <main+0x94>
		  if(prev_recived != recived){
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <main+0x200>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <main+0x1fc>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d001      	beq.n	8001762 <main+0x1e6>
			  stand_up();
 800175e:	f000 f8b7 	bl	80018d0 <stand_up>
		  }
		  	  right_walk();
 8001762:	f000 fbcf 	bl	8001f04 <right_walk>
		  	  state('d');
 8001766:	2064      	movs	r0, #100	; 0x64
 8001768:	f000 f85a 	bl	8001820 <state>
  {
 800176c:	e750      	b.n	8001610 <main+0x94>
 800176e:	bf00      	nop
 8001770:	080017f5 	.word	0x080017f5
 8001774:	40000400 	.word	0x40000400
 8001778:	20000000 	.word	0x20000000
 800177c:	20000001 	.word	0x20000001

08001780 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff fe99 	bl	80014bc <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 800178a:	f7ff feab 	bl	80014e4 <LL_FLASH_GetLatency>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8001794:	f000 f85c 	bl	8001850 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001798:	f7ff fdae 	bl	80012f8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800179c:	bf00      	nop
 800179e:	f7ff fdbb 	bl	8001318 <LL_RCC_HSI_IsReady>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d1fa      	bne.n	800179e <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80017a8:	2010      	movs	r0, #16
 80017aa:	f7ff fdc7 	bl	800133c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7ff fdfc 	bl	80013ac <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f7ff fe0d 	bl	80013d4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff fe1e 	bl	80013fc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff fdd1 	bl	8001368 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80017c6:	bf00      	nop
 80017c8:	f7ff fde2 	bl	8001390 <LL_RCC_GetSysClkSource>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1fa      	bne.n	80017c8 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 80017d2:	4807      	ldr	r0, [pc, #28]	; (80017f0 <SystemClock_Config+0x70>)
 80017d4:	f7ff fd06 	bl	80011e4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80017d8:	2004      	movs	r0, #4
 80017da:	f7ff fe91 	bl	8001500 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80017de:	4804      	ldr	r0, [pc, #16]	; (80017f0 <SystemClock_Config+0x70>)
 80017e0:	f7ff fd32 	bl	8001248 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff fe1d 	bl	8001424 <LL_RCC_SetUSARTClockSource>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	007a1200 	.word	0x007a1200

080017f4 <process_serial_data>:

/* USER CODE BEGIN 4 */
void process_serial_data(uint8_t ch)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
	//static uint8_t count = 0;

	if(ch>=97 && ch<=122){
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b60      	cmp	r3, #96	; 0x60
 8001802:	d905      	bls.n	8001810 <process_serial_data+0x1c>
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	2b7a      	cmp	r3, #122	; 0x7a
 8001808:	d802      	bhi.n	8001810 <process_serial_data+0x1c>
		recived = ch;
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <process_serial_data+0x28>)
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	7013      	strb	r3, [r2, #0]
			//LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
			recived = ch;

		}*/

}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	20000000 	.word	0x20000000

08001820 <state>:


void state(uint8_t s){
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	if(recived==s){
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <state+0x28>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	79fa      	ldrb	r2, [r7, #7]
 8001830:	429a      	cmp	r2, r3
 8001832:	d102      	bne.n	800183a <state+0x1a>
		prev_recived=s;
 8001834:	4a05      	ldr	r2, [pc, #20]	; (800184c <state+0x2c>)
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	7013      	strb	r3, [r2, #0]
	}
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000000 	.word	0x20000000
 800184c:	20000001 	.word	0x20000001

08001850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <LL_TIM_OC_SetCompareCH1>:
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_TIM_OC_SetCompareCH2>:
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	639a      	str	r2, [r3, #56]	; 0x38
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <LL_TIM_OC_SetCompareCH3>:
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <LL_TIM_OC_SetCompareCH4>:
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
	...

080018d0 <stand_up>:
#include "moves.h"

 uint16_t SERVO1 = 1400;

void stand_up(){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	//PZ
  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 80018d4:	f240 21ee 	movw	r1, #750	; 0x2ee
 80018d8:	4817      	ldr	r0, [pc, #92]	; (8001938 <stand_up+0x68>)
 80018da:	f7ff ffc0 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2040);
 80018de:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 80018e2:	4815      	ldr	r0, [pc, #84]	; (8001938 <stand_up+0x68>)
 80018e4:	f7ff ffe5 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	//PP
  	LL_TIM_OC_SetCompareCH2(TIM3, 850);
 80018e8:	f240 3152 	movw	r1, #850	; 0x352
 80018ec:	4812      	ldr	r0, [pc, #72]	; (8001938 <stand_up+0x68>)
 80018ee:	f7ff ffc4 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2150);
 80018f2:	f640 0166 	movw	r1, #2150	; 0x866
 80018f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80018fa:	f7ff ffbe 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	//LZ
  	LL_TIM_OC_SetCompareCH3(TIM2, 750); //FS
 80018fe:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001902:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001906:	f7ff ffc6 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2200);
 800190a:	f640 0198 	movw	r1, #2200	; 0x898
 800190e:	480a      	ldr	r0, [pc, #40]	; (8001938 <stand_up+0x68>)
 8001910:	f7ff ffc1 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	//LP
  	LL_TIM_OC_SetCompareCH4(TIM2, 700);
 8001914:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001918:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800191c:	f7ff ffc9 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);
 8001920:	f640 0102 	movw	r1, #2050	; 0x802
 8001924:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001928:	f7ff ff99 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_mDelay(1000);
 800192c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001930:	f7ff fc66 	bl	8001200 <LL_mDelay>

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40000400 	.word	0x40000400

0800193c <push_ups>:

void push_ups(){
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	stand_up();
 8001940:	f7ff ffc6 	bl	80018d0 <stand_up>

	LL_TIM_OC_SetCompareCH1(TIM3, SERVO1);
 8001944:	4b1c      	ldr	r3, [pc, #112]	; (80019b8 <push_ups+0x7c>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	4619      	mov	r1, r3
 800194a:	481c      	ldr	r0, [pc, #112]	; (80019bc <push_ups+0x80>)
 800194c:	f7ff ff87 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_TIM_OC_SetCompareCH4(TIM3, SERVO1);
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <push_ups+0x7c>)
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	4619      	mov	r1, r3
 8001956:	4819      	ldr	r0, [pc, #100]	; (80019bc <push_ups+0x80>)
 8001958:	f7ff ffab 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH2(TIM3, SERVO1);
 800195c:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <push_ups+0x7c>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	4816      	ldr	r0, [pc, #88]	; (80019bc <push_ups+0x80>)
 8001964:	f7ff ff89 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, SERVO1);
 8001968:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <push_ups+0x7c>)
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	4619      	mov	r1, r3
 800196e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001972:	f7ff ff82 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, SERVO1);
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <push_ups+0x7c>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	4619      	mov	r1, r3
 800197c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001980:	f7ff ff89 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, SERVO1);
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <push_ups+0x7c>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	480c      	ldr	r0, [pc, #48]	; (80019bc <push_ups+0x80>)
 800198c:	f7ff ff83 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH4(TIM2, SERVO1);
 8001990:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <push_ups+0x7c>)
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	4619      	mov	r1, r3
 8001996:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800199a:	f7ff ff8a 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, SERVO1);
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <push_ups+0x7c>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	4619      	mov	r1, r3
 80019a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80019a8:	f7ff ff59 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_mDelay(1000);
 80019ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019b0:	f7ff fc26 	bl	8001200 <LL_mDelay>


}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000002 	.word	0x20000002
 80019bc:	40000400 	.word	0x40000400

080019c0 <check>:

void check(){
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0

	stand_up();
 80019c4:	f7ff ff84 	bl	80018d0 <stand_up>
	LL_TIM_OC_SetCompareCH1(TIM3, SERVO1);
 80019c8:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <check+0xa4>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	4826      	ldr	r0, [pc, #152]	; (8001a68 <check+0xa8>)
 80019d0:	f7ff ff45 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_TIM_OC_SetCompareCH4(TIM3, SERVO1);
 80019d4:	4b23      	ldr	r3, [pc, #140]	; (8001a64 <check+0xa4>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	4823      	ldr	r0, [pc, #140]	; (8001a68 <check+0xa8>)
 80019dc:	f7ff ff69 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
	LL_mDelay(1000);
 80019e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019e4:	f7ff fc0c 	bl	8001200 <LL_mDelay>
	stand_up();
 80019e8:	f7ff ff72 	bl	80018d0 <stand_up>
  	LL_TIM_OC_SetCompareCH2(TIM3, SERVO1);
 80019ec:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <check+0xa4>)
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	4619      	mov	r1, r3
 80019f2:	481d      	ldr	r0, [pc, #116]	; (8001a68 <check+0xa8>)
 80019f4:	f7ff ff41 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, SERVO1);
 80019f8:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <check+0xa4>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a02:	f7ff ff3a 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_mDelay(1000);
 8001a06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a0a:	f7ff fbf9 	bl	8001200 <LL_mDelay>
  	stand_up();
 8001a0e:	f7ff ff5f 	bl	80018d0 <stand_up>
  	LL_TIM_OC_SetCompareCH3(TIM2, SERVO1);
 8001a12:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <check+0xa4>)
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	4619      	mov	r1, r3
 8001a18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a1c:	f7ff ff3b 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, SERVO1);
 8001a20:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <check+0xa4>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	4810      	ldr	r0, [pc, #64]	; (8001a68 <check+0xa8>)
 8001a28:	f7ff ff35 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_mDelay(1000);
 8001a2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a30:	f7ff fbe6 	bl	8001200 <LL_mDelay>
  	stand_up();
 8001a34:	f7ff ff4c 	bl	80018d0 <stand_up>
  	LL_TIM_OC_SetCompareCH4(TIM2, SERVO1);
 8001a38:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <check+0xa4>)
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a42:	f7ff ff36 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, SERVO1);
 8001a46:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <check+0xa4>)
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a50:	f7ff ff05 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_mDelay(1000);
 8001a54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a58:	f7ff fbd2 	bl	8001200 <LL_mDelay>
  	stand_up();
 8001a5c:	f7ff ff38 	bl	80018d0 <stand_up>

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000002 	.word	0x20000002
 8001a68:	40000400 	.word	0x40000400

08001a6c <sit>:

void sit(){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  	LL_TIM_OC_SetCompareCH2(TIM3, 850);
 8001a70:	f240 3152 	movw	r1, #850	; 0x352
 8001a74:	4815      	ldr	r0, [pc, #84]	; (8001acc <sit+0x60>)
 8001a76:	f7ff ff00 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2050);
 8001a7a:	f640 0102 	movw	r1, #2050	; 0x802
 8001a7e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a82:	f7ff fefa 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH4(TIM2, 700);
 8001a86:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001a8a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a8e:	f7ff ff10 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);
 8001a92:	f640 0102 	movw	r1, #2050	; 0x802
 8001a96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a9a:	f7ff fee0 	bl	800185e <LL_TIM_OC_SetCompareCH1>

	LL_TIM_OC_SetCompareCH1(TIM3, 1800);
 8001a9e:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001aa2:	480a      	ldr	r0, [pc, #40]	; (8001acc <sit+0x60>)
 8001aa4:	f7ff fedb 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_TIM_OC_SetCompareCH4(TIM3, 1000);
 8001aa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001aac:	4807      	ldr	r0, [pc, #28]	; (8001acc <sit+0x60>)
 8001aae:	f7ff ff00 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1800);
 8001ab2:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001ab6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001aba:	f7ff feec 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1000);
 8001abe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ac2:	4802      	ldr	r0, [pc, #8]	; (8001acc <sit+0x60>)
 8001ac4:	f7ff fee7 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40000400 	.word	0x40000400

08001ad0 <lay>:

void lay(){
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

	LL_TIM_OC_SetCompareCH1(TIM3, SERVO1);
 8001ad4:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <lay+0x78>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	481c      	ldr	r0, [pc, #112]	; (8001b4c <lay+0x7c>)
 8001adc:	f7ff febf 	bl	800185e <LL_TIM_OC_SetCompareCH1>
	LL_TIM_OC_SetCompareCH4(TIM3, SERVO1);
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <lay+0x78>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4819      	ldr	r0, [pc, #100]	; (8001b4c <lay+0x7c>)
 8001ae8:	f7ff fee3 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH2(TIM3, SERVO1);
 8001aec:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <lay+0x78>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	4619      	mov	r1, r3
 8001af2:	4816      	ldr	r0, [pc, #88]	; (8001b4c <lay+0x7c>)
 8001af4:	f7ff fec1 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, SERVO1);
 8001af8:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <lay+0x78>)
 8001afa:	881b      	ldrh	r3, [r3, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b02:	f7ff feba 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, SERVO1);
 8001b06:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <lay+0x78>)
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b10:	f7ff fec1 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, SERVO1);
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <lay+0x78>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480c      	ldr	r0, [pc, #48]	; (8001b4c <lay+0x7c>)
 8001b1c:	f7ff febb 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH4(TIM2, SERVO1);
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <lay+0x78>)
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b2a:	f7ff fec2 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, SERVO1);
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <lay+0x78>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b38:	f7ff fe91 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_mDelay(500);
 8001b3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b40:	f7ff fb5e 	bl	8001200 <LL_mDelay>

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000002 	.word	0x20000002
 8001b4c:	40000400 	.word	0x40000400

08001b50 <hello>:

void hello(){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  	LL_TIM_OC_SetCompareCH4(TIM2, 700);
 8001b54:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001b58:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b5c:	f7ff fea9 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);
 8001b60:	f640 0102 	movw	r1, #2050	; 0x802
 8001b64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b68:	f7ff fe79 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH2(TIM3, 1800);
 8001b6c:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001b70:	4808      	ldr	r0, [pc, #32]	; (8001b94 <hello+0x44>)
 8001b72:	f7ff fe82 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_mDelay(300);
 8001b76:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b7a:	f7ff fb41 	bl	8001200 <LL_mDelay>
  	LL_TIM_OC_SetCompareCH2(TIM3, 1500);
 8001b7e:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001b82:	4804      	ldr	r0, [pc, #16]	; (8001b94 <hello+0x44>)
 8001b84:	f7ff fe79 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_mDelay(300);
 8001b88:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b8c:	f7ff fb38 	bl	8001200 <LL_mDelay>

}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40000400 	.word	0x40000400

08001b98 <sit_inv>:

void sit_inv(){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0

  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 8001b9c:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001ba0:	4815      	ldr	r0, [pc, #84]	; (8001bf8 <sit_inv+0x60>)
 8001ba2:	f7ff fe5c 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2040);
 8001ba6:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8001baa:	4813      	ldr	r0, [pc, #76]	; (8001bf8 <sit_inv+0x60>)
 8001bac:	f7ff fe81 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH3(TIM2, 750); //FS
 8001bb0:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001bb4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001bb8:	f7ff fe6d 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2100);
 8001bbc:	f640 0134 	movw	r1, #2100	; 0x834
 8001bc0:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <sit_inv+0x60>)
 8001bc2:	f7ff fe68 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	LL_TIM_OC_SetCompareCH2(TIM3, 1800);
 8001bc6:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001bca:	480b      	ldr	r0, [pc, #44]	; (8001bf8 <sit_inv+0x60>)
 8001bcc:	f7ff fe55 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1000);
 8001bd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bd4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001bd8:	f7ff fe4f 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH4(TIM2, 1800);
 8001bdc:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001be0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001be4:	f7ff fe65 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1000);
 8001be8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001bf0:	f7ff fe35 	bl	800185e <LL_TIM_OC_SetCompareCH1>

}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40000400 	.word	0x40000400

08001bfc <walk>:

void walk(){
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	/////////////////////////////////zdvih PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 1000);
 8001c00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c04:	485d      	ldr	r0, [pc, #372]	; (8001d7c <walk+0x180>)
 8001c06:	f7ff fe38 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1900);
 8001c0a:	f240 716c 	movw	r1, #1900	; 0x76c
 8001c0e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c12:	f7ff fe32 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1000); //FS
 8001c16:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c1e:	f7ff fe3a 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1900);
 8001c22:	f240 716c 	movw	r1, #1900	; 0x76c
 8001c26:	4855      	ldr	r0, [pc, #340]	; (8001d7c <walk+0x180>)
 8001c28:	f7ff fe35 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	//dole LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 700);
 8001c2c:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001c30:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c34:	f7ff fe3d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);
 8001c38:	f640 0102 	movw	r1, #2050	; 0x802
 8001c3c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c40:	f7ff fe0d 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 8001c44:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001c48:	484c      	ldr	r0, [pc, #304]	; (8001d7c <walk+0x180>)
 8001c4a:	f7ff fe08 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2040);
 8001c4e:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8001c52:	484a      	ldr	r0, [pc, #296]	; (8001d7c <walk+0x180>)
 8001c54:	f7ff fe2d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001c58:	20c8      	movs	r0, #200	; 0xc8
 8001c5a:	f7ff fad1 	bl	8001200 <LL_mDelay>

  	////////////////////vpred PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 1300);
 8001c5e:	f240 5114 	movw	r1, #1300	; 0x514
 8001c62:	4846      	ldr	r0, [pc, #280]	; (8001d7c <walk+0x180>)
 8001c64:	f7ff fe09 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2200);
 8001c68:	f640 0198 	movw	r1, #2200	; 0x898
 8001c6c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c70:	f7ff fe03 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 650); //FS
 8001c74:	f240 218a 	movw	r1, #650	; 0x28a
 8001c78:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c7c:	f7ff fe0b 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1550);
 8001c80:	f240 610e 	movw	r1, #1550	; 0x60e
 8001c84:	483d      	ldr	r0, [pc, #244]	; (8001d7c <walk+0x180>)
 8001c86:	f7ff fe06 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//vzad LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 1300);
 8001c8a:	f240 5114 	movw	r1, #1300	; 0x514
 8001c8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c92:	f7ff fe0e 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2200);
 8001c96:	f640 0198 	movw	r1, #2200	; 0x898
 8001c9a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c9e:	f7ff fdde 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 650);
 8001ca2:	f240 218a 	movw	r1, #650	; 0x28a
 8001ca6:	4835      	ldr	r0, [pc, #212]	; (8001d7c <walk+0x180>)
 8001ca8:	f7ff fdd9 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1550);
 8001cac:	f240 610e 	movw	r1, #1550	; 0x60e
 8001cb0:	4832      	ldr	r0, [pc, #200]	; (8001d7c <walk+0x180>)
 8001cb2:	f7ff fdfe 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001cb6:	20c8      	movs	r0, #200	; 0xc8
 8001cb8:	f7ff faa2 	bl	8001200 <LL_mDelay>

  	///////////////////dole PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 850);
 8001cbc:	f240 3152 	movw	r1, #850	; 0x352
 8001cc0:	482e      	ldr	r0, [pc, #184]	; (8001d7c <walk+0x180>)
 8001cc2:	f7ff fdda 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2050);
 8001cc6:	f640 0102 	movw	r1, #2050	; 0x802
 8001cca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cce:	f7ff fdd4 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 750); //FS
 8001cd2:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001cd6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cda:	f7ff fddc 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2100);
 8001cde:	f640 0134 	movw	r1, #2100	; 0x834
 8001ce2:	4826      	ldr	r0, [pc, #152]	; (8001d7c <walk+0x180>)
 8001ce4:	f7ff fdd7 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//hore LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 1000);
 8001ce8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cf0:	f7ff fddf 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1900);
 8001cf4:	f240 716c 	movw	r1, #1900	; 0x76c
 8001cf8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cfc:	f7ff fdaf 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 1000);
 8001d00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d04:	481d      	ldr	r0, [pc, #116]	; (8001d7c <walk+0x180>)
 8001d06:	f7ff fdaa 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1900);
 8001d0a:	f240 716c 	movw	r1, #1900	; 0x76c
 8001d0e:	481b      	ldr	r0, [pc, #108]	; (8001d7c <walk+0x180>)
 8001d10:	f7ff fdcf 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001d14:	20c8      	movs	r0, #200	; 0xc8
 8001d16:	f7ff fa73 	bl	8001200 <LL_mDelay>


  	//vzad PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 650);
 8001d1a:	f240 218a 	movw	r1, #650	; 0x28a
 8001d1e:	4817      	ldr	r0, [pc, #92]	; (8001d7c <walk+0x180>)
 8001d20:	f7ff fdab 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1550);
 8001d24:	f240 610e 	movw	r1, #1550	; 0x60e
 8001d28:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d2c:	f7ff fda5 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1300); //FS
 8001d30:	f240 5114 	movw	r1, #1300	; 0x514
 8001d34:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d38:	f7ff fdad 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2200);
 8001d3c:	f640 0198 	movw	r1, #2200	; 0x898
 8001d40:	480e      	ldr	r0, [pc, #56]	; (8001d7c <walk+0x180>)
 8001d42:	f7ff fda8 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//vpred LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 650);
 8001d46:	f240 218a 	movw	r1, #650	; 0x28a
 8001d4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d4e:	f7ff fdb0 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1550);
 8001d52:	f240 610e 	movw	r1, #1550	; 0x60e
 8001d56:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d5a:	f7ff fd80 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 1300);
 8001d5e:	f240 5114 	movw	r1, #1300	; 0x514
 8001d62:	4806      	ldr	r0, [pc, #24]	; (8001d7c <walk+0x180>)
 8001d64:	f7ff fd7b 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2200);
 8001d68:	f640 0198 	movw	r1, #2200	; 0x898
 8001d6c:	4803      	ldr	r0, [pc, #12]	; (8001d7c <walk+0x180>)
 8001d6e:	f7ff fda0 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001d72:	20c8      	movs	r0, #200	; 0xc8
 8001d74:	f7ff fa44 	bl	8001200 <LL_mDelay>

}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40000400 	.word	0x40000400

08001d80 <back_walk>:

void back_walk(){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0

	/////////////////////////////////zdvih PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 1000);
 8001d84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d88:	485d      	ldr	r0, [pc, #372]	; (8001f00 <back_walk+0x180>)
 8001d8a:	f7ff fd76 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1800);
 8001d8e:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001d92:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d96:	f7ff fd70 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1000); //FS
 8001d9a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001da2:	f7ff fd78 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1900);
 8001da6:	f240 716c 	movw	r1, #1900	; 0x76c
 8001daa:	4855      	ldr	r0, [pc, #340]	; (8001f00 <back_walk+0x180>)
 8001dac:	f7ff fd73 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	//dole LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 700); /////////////////////////
 8001db0:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001db4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001db8:	f7ff fd7b 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);//////////////////
 8001dbc:	f640 0102 	movw	r1, #2050	; 0x802
 8001dc0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001dc4:	f7ff fd4b 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 8001dc8:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001dcc:	484c      	ldr	r0, [pc, #304]	; (8001f00 <back_walk+0x180>)
 8001dce:	f7ff fd46 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2040);
 8001dd2:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8001dd6:	484a      	ldr	r0, [pc, #296]	; (8001f00 <back_walk+0x180>)
 8001dd8:	f7ff fd6b 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001ddc:	20c8      	movs	r0, #200	; 0xc8
 8001dde:	f7ff fa0f 	bl	8001200 <LL_mDelay>

  	//vzad PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 750);
 8001de2:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001de6:	4846      	ldr	r0, [pc, #280]	; (8001f00 <back_walk+0x180>)
 8001de8:	f7ff fd47 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1550);
 8001dec:	f240 610e 	movw	r1, #1550	; 0x60e
 8001df0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001df4:	f7ff fd41 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1300); //FS
 8001df8:	f240 5114 	movw	r1, #1300	; 0x514
 8001dfc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e00:	f7ff fd49 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2200);
 8001e04:	f640 0198 	movw	r1, #2200	; 0x898
 8001e08:	483d      	ldr	r0, [pc, #244]	; (8001f00 <back_walk+0x180>)
 8001e0a:	f7ff fd44 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//vpred LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 650);
 8001e0e:	f240 218a 	movw	r1, #650	; 0x28a
 8001e12:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e16:	f7ff fd4c 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1550);
 8001e1a:	f240 610e 	movw	r1, #1550	; 0x60e
 8001e1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e22:	f7ff fd1c 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 1300);
 8001e26:	f240 5114 	movw	r1, #1300	; 0x514
 8001e2a:	4835      	ldr	r0, [pc, #212]	; (8001f00 <back_walk+0x180>)
 8001e2c:	f7ff fd17 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2200);
 8001e30:	f640 0198 	movw	r1, #2200	; 0x898
 8001e34:	4832      	ldr	r0, [pc, #200]	; (8001f00 <back_walk+0x180>)
 8001e36:	f7ff fd3c 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001e3a:	20c8      	movs	r0, #200	; 0xc8
 8001e3c:	f7ff f9e0 	bl	8001200 <LL_mDelay>

  	///////////////////dole PP LZ
  	LL_TIM_OC_SetCompareCH2(TIM3, 850);
 8001e40:	f240 3152 	movw	r1, #850	; 0x352
 8001e44:	482e      	ldr	r0, [pc, #184]	; (8001f00 <back_walk+0x180>)
 8001e46:	f7ff fd18 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2050);
 8001e4a:	f640 0102 	movw	r1, #2050	; 0x802
 8001e4e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e52:	f7ff fd12 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 750); //FS
 8001e56:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001e5a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e5e:	f7ff fd1a 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2100);
 8001e62:	f640 0134 	movw	r1, #2100	; 0x834
 8001e66:	4826      	ldr	r0, [pc, #152]	; (8001f00 <back_walk+0x180>)
 8001e68:	f7ff fd15 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//hore LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 900);
 8001e6c:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001e70:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e74:	f7ff fd1d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1850);
 8001e78:	f240 713a 	movw	r1, #1850	; 0x73a
 8001e7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e80:	f7ff fced 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 1000);
 8001e84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e88:	481d      	ldr	r0, [pc, #116]	; (8001f00 <back_walk+0x180>)
 8001e8a:	f7ff fce8 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1800);
 8001e8e:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001e92:	481b      	ldr	r0, [pc, #108]	; (8001f00 <back_walk+0x180>)
 8001e94:	f7ff fd0d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001e98:	20c8      	movs	r0, #200	; 0xc8
 8001e9a:	f7ff f9b1 	bl	8001200 <LL_mDelay>

  	//vpred
  	LL_TIM_OC_SetCompareCH2(TIM3, 1300);
 8001e9e:	f240 5114 	movw	r1, #1300	; 0x514
 8001ea2:	4817      	ldr	r0, [pc, #92]	; (8001f00 <back_walk+0x180>)
 8001ea4:	f7ff fce9 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2200);
 8001ea8:	f640 0198 	movw	r1, #2200	; 0x898
 8001eac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb0:	f7ff fce3 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 650); //FS
 8001eb4:	f240 218a 	movw	r1, #650	; 0x28a
 8001eb8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ebc:	f7ff fceb 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1550);
 8001ec0:	f240 610e 	movw	r1, #1550	; 0x60e
 8001ec4:	480e      	ldr	r0, [pc, #56]	; (8001f00 <back_walk+0x180>)
 8001ec6:	f7ff fce6 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//vzad LP PZ
  	LL_TIM_OC_SetCompareCH4(TIM2, 1300);
 8001eca:	f240 5114 	movw	r1, #1300	; 0x514
 8001ece:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ed2:	f7ff fcee 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2200);
 8001ed6:	f640 0198 	movw	r1, #2200	; 0x898
 8001eda:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ede:	f7ff fcbe 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 8001ee2:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001ee6:	4806      	ldr	r0, [pc, #24]	; (8001f00 <back_walk+0x180>)
 8001ee8:	f7ff fcb9 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1550);
 8001eec:	f240 610e 	movw	r1, #1550	; 0x60e
 8001ef0:	4803      	ldr	r0, [pc, #12]	; (8001f00 <back_walk+0x180>)
 8001ef2:	f7ff fcde 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001ef6:	20c8      	movs	r0, #200	; 0xc8
 8001ef8:	f7ff f982 	bl	8001200 <LL_mDelay>

}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40000400 	.word	0x40000400

08001f04 <right_walk>:

void right_walk(){
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0

  	//LZ dole
  	LL_TIM_OC_SetCompareCH3(TIM2, 750); //FS
 8001f08:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001f0c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f10:	f7ff fcc1 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 2200);
 8001f14:	f640 0198 	movw	r1, #2200	; 0x898
 8001f18:	4846      	ldr	r0, [pc, #280]	; (8002034 <right_walk+0x130>)
 8001f1a:	f7ff fcbc 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	//dole PP
  	LL_TIM_OC_SetCompareCH2(TIM3, 850);
 8001f1e:	f240 3152 	movw	r1, #850	; 0x352
 8001f22:	4844      	ldr	r0, [pc, #272]	; (8002034 <right_walk+0x130>)
 8001f24:	f7ff fca9 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 2150);
 8001f28:	f640 0166 	movw	r1, #2150	; 0x866
 8001f2c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f30:	f7ff fca3 	bl	800187a <LL_TIM_OC_SetCompareCH2>


	//hore

  	LL_TIM_OC_SetCompareCH1(TIM3, 1100);
 8001f34:	f240 414c 	movw	r1, #1100	; 0x44c
 8001f38:	483e      	ldr	r0, [pc, #248]	; (8002034 <right_walk+0x130>)
 8001f3a:	f7ff fc90 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1800);
 8001f3e:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001f42:	483c      	ldr	r0, [pc, #240]	; (8002034 <right_walk+0x130>)
 8001f44:	f7ff fcb5 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(50);
 8001f48:	2032      	movs	r0, #50	; 0x32
 8001f4a:	f7ff f959 	bl	8001200 <LL_mDelay>
  	LL_TIM_OC_SetCompareCH4(TIM2, 1000);
 8001f4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f56:	f7ff fcac 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1800);
 8001f5a:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001f5e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f62:	f7ff fc7c 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_mDelay(150);
 8001f66:	2096      	movs	r0, #150	; 0x96
 8001f68:	f7ff f94a 	bl	8001200 <LL_mDelay>

  	//vpred LP
  	LL_TIM_OC_SetCompareCH4(TIM2, 650);
 8001f6c:	f240 218a 	movw	r1, #650	; 0x28a
 8001f70:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f74:	f7ff fc9d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 1350);
 8001f78:	f240 5146 	movw	r1, #1350	; 0x546
 8001f7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f80:	f7ff fc6d 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	//vzad
  	LL_TIM_OC_SetCompareCH1(TIM3, 650);
 8001f84:	f240 218a 	movw	r1, #650	; 0x28a
 8001f88:	482a      	ldr	r0, [pc, #168]	; (8002034 <right_walk+0x130>)
 8001f8a:	f7ff fc68 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 1550);
 8001f8e:	f240 610e 	movw	r1, #1550	; 0x60e
 8001f92:	4828      	ldr	r0, [pc, #160]	; (8002034 <right_walk+0x130>)
 8001f94:	f7ff fc8d 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001f98:	20c8      	movs	r0, #200	; 0xc8
 8001f9a:	f7ff f931 	bl	8001200 <LL_mDelay>


  	LL_TIM_OC_SetCompareCH2(TIM3, 1100);
 8001f9e:	f240 414c 	movw	r1, #1100	; 0x44c
 8001fa2:	4824      	ldr	r0, [pc, #144]	; (8002034 <right_walk+0x130>)
 8001fa4:	f7ff fc69 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 1800);
 8001fa8:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001fac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fb0:	f7ff fc63 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH3(TIM2, 1100); //FS
 8001fb4:	f240 414c 	movw	r1, #1100	; 0x44c
 8001fb8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fbc:	f7ff fc6b 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 1800);
 8001fc0:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001fc4:	481b      	ldr	r0, [pc, #108]	; (8002034 <right_walk+0x130>)
 8001fc6:	f7ff fc66 	bl	8001896 <LL_TIM_OC_SetCompareCH3>

  	//dole
  	LL_TIM_OC_SetCompareCH4(TIM2, 700);
 8001fca:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001fce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fd2:	f7ff fc6e 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2050);
 8001fd6:	f640 0102 	movw	r1, #2050	; 0x802
 8001fda:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fde:	f7ff fc3e 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH1(TIM3, 750);
 8001fe2:	f240 21ee 	movw	r1, #750	; 0x2ee
 8001fe6:	4813      	ldr	r0, [pc, #76]	; (8002034 <right_walk+0x130>)
 8001fe8:	f7ff fc39 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2040);
 8001fec:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8001ff0:	4810      	ldr	r0, [pc, #64]	; (8002034 <right_walk+0x130>)
 8001ff2:	f7ff fc5e 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8001ff6:	20c8      	movs	r0, #200	; 0xc8
 8001ff8:	f7ff f902 	bl	8001200 <LL_mDelay>


  	//vzad LP
  	LL_TIM_OC_SetCompareCH4(TIM2, 850);
 8001ffc:	f240 3152 	movw	r1, #850	; 0x352
 8002000:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002004:	f7ff fc55 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 2200);
 8002008:	f640 0198 	movw	r1, #2200	; 0x898
 800200c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002010:	f7ff fc25 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	//vpred P
  	LL_TIM_OC_SetCompareCH1(TIM3, 850);
 8002014:	f240 3152 	movw	r1, #850	; 0x352
 8002018:	4806      	ldr	r0, [pc, #24]	; (8002034 <right_walk+0x130>)
 800201a:	f7ff fc20 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 2200);
 800201e:	f640 0198 	movw	r1, #2200	; 0x898
 8002022:	4804      	ldr	r0, [pc, #16]	; (8002034 <right_walk+0x130>)
 8002024:	f7ff fc45 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_mDelay(200);
 8002028:	20c8      	movs	r0, #200	; 0xc8
 800202a:	f7ff f8e9 	bl	8001200 <LL_mDelay>





}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40000400 	.word	0x40000400

08002038 <sleep>:
void sleep(){
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0

  	LL_TIM_OC_SetCompareCH1(TIM3, 2040);
 800203c:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 8002040:	4815      	ldr	r0, [pc, #84]	; (8002098 <sleep+0x60>)
 8002042:	f7ff fc0c 	bl	800185e <LL_TIM_OC_SetCompareCH1>
  	LL_TIM_OC_SetCompareCH4(TIM3, 750);
 8002046:	f240 21ee 	movw	r1, #750	; 0x2ee
 800204a:	4813      	ldr	r0, [pc, #76]	; (8002098 <sleep+0x60>)
 800204c:	f7ff fc31 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	//PP
  	LL_TIM_OC_SetCompareCH2(TIM3, 2050);
 8002050:	f640 0102 	movw	r1, #2050	; 0x802
 8002054:	4810      	ldr	r0, [pc, #64]	; (8002098 <sleep+0x60>)
 8002056:	f7ff fc10 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	LL_TIM_OC_SetCompareCH2(TIM2, 850);
 800205a:	f240 3152 	movw	r1, #850	; 0x352
 800205e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002062:	f7ff fc0a 	bl	800187a <LL_TIM_OC_SetCompareCH2>
  	//LZ
  	LL_TIM_OC_SetCompareCH3(TIM2, 2100); //FS
 8002066:	f640 0134 	movw	r1, #2100	; 0x834
 800206a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800206e:	f7ff fc12 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	LL_TIM_OC_SetCompareCH3(TIM3, 750);
 8002072:	f240 21ee 	movw	r1, #750	; 0x2ee
 8002076:	4808      	ldr	r0, [pc, #32]	; (8002098 <sleep+0x60>)
 8002078:	f7ff fc0d 	bl	8001896 <LL_TIM_OC_SetCompareCH3>
  	//LP
  	LL_TIM_OC_SetCompareCH4(TIM2, 2050);
 800207c:	f640 0102 	movw	r1, #2050	; 0x802
 8002080:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002084:	f7ff fc15 	bl	80018b2 <LL_TIM_OC_SetCompareCH4>
  	LL_TIM_OC_SetCompareCH1(TIM2, 700);
 8002088:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 800208c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002090:	f7ff fbe5 	bl	800185e <LL_TIM_OC_SetCompareCH1>


}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40000400 	.word	0x40000400

0800209c <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	2b20      	cmp	r3, #32
 80020ae:	bf0c      	ite	eq
 80020b0:	2301      	moveq	r3, #1
 80020b2:	2300      	movne	r3, #0
 80020b4:	b2db      	uxtb	r3, r3
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <HardFault_Handler+0x4>

080020f2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f6:	e7fe      	b.n	80020f6 <MemManage_Handler+0x4>

080020f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fc:	e7fe      	b.n	80020fc <BusFault_Handler+0x4>

080020fe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002102:	e7fe      	b.n	8002102 <UsageFault_Handler+0x4>

08002104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212e:	b480      	push	{r7}
 8002130:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART1))
 800215c:	4807      	ldr	r0, [pc, #28]	; (800217c <USART1_IRQHandler+0x24>)
 800215e:	f7ff ff9d 	bl	800209c <LL_USART_IsActiveFlag_RXNE>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d006      	beq.n	8002176 <USART1_IRQHandler+0x1e>
	{
		rx_usart1(LL_USART_ReceiveData8(USART1));
 8002168:	4804      	ldr	r0, [pc, #16]	; (800217c <USART1_IRQHandler+0x24>)
 800216a:	f7ff ffaa 	bl	80020c2 <LL_USART_ReceiveData8>
 800216e:	4603      	mov	r3, r0
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fd05 	bl	8002b80 <rx_usart1>
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40013800 	.word	0x40013800

08002180 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002184:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <SystemInit+0x84>)
 8002186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <SystemInit+0x84>)
 800218c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002190:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002194:	4b1c      	ldr	r3, [pc, #112]	; (8002208 <SystemInit+0x88>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <SystemInit+0x88>)
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <SystemInit+0x88>)
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	4918      	ldr	r1, [pc, #96]	; (8002208 <SystemInit+0x88>)
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <SystemInit+0x8c>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80021ac:	4b16      	ldr	r3, [pc, #88]	; (8002208 <SystemInit+0x88>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a15      	ldr	r2, [pc, #84]	; (8002208 <SystemInit+0x88>)
 80021b2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80021b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <SystemInit+0x88>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a11      	ldr	r2, [pc, #68]	; (8002208 <SystemInit+0x88>)
 80021c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80021c8:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <SystemInit+0x88>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	4a0e      	ldr	r2, [pc, #56]	; (8002208 <SystemInit+0x88>)
 80021ce:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80021d2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80021d4:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <SystemInit+0x88>)
 80021d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d8:	4a0b      	ldr	r2, [pc, #44]	; (8002208 <SystemInit+0x88>)
 80021da:	f023 030f 	bic.w	r3, r3, #15
 80021de:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80021e0:	4b09      	ldr	r3, [pc, #36]	; (8002208 <SystemInit+0x88>)
 80021e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021e4:	4908      	ldr	r1, [pc, #32]	; (8002208 <SystemInit+0x88>)
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <SystemInit+0x90>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80021ec:	4b06      	ldr	r3, [pc, #24]	; (8002208 <SystemInit+0x88>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021f2:	4b04      	ldr	r3, [pc, #16]	; (8002204 <SystemInit+0x84>)
 80021f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021f8:	609a      	str	r2, [r3, #8]
#endif
}
 80021fa:	bf00      	nop
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00
 8002208:	40021000 	.word	0x40021000
 800220c:	f87fc00c 	.word	0xf87fc00c
 8002210:	ff00fccc 	.word	0xff00fccc

08002214 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002218:	4b04      	ldr	r3, [pc, #16]	; (800222c <NVIC_GetPriorityGrouping+0x18>)
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	0a1b      	lsrs	r3, r3, #8
 800221e:	f003 0307 	and.w	r3, r3, #7
}
 8002222:	4618      	mov	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	f003 021f 	and.w	r2, r3, #31
 8002240:	4907      	ldr	r1, [pc, #28]	; (8002260 <NVIC_EnableIRQ+0x30>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	2001      	movs	r0, #1
 800224a:	fa00 f202 	lsl.w	r2, r0, r2
 800224e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000e100 	.word	0xe000e100

08002264 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	6039      	str	r1, [r7, #0]
 800226e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	2b00      	cmp	r3, #0
 8002276:	da0b      	bge.n	8002290 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	b2da      	uxtb	r2, r3
 800227c:	490c      	ldr	r1, [pc, #48]	; (80022b0 <NVIC_SetPriority+0x4c>)
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	f003 030f 	and.w	r3, r3, #15
 8002284:	3b04      	subs	r3, #4
 8002286:	0112      	lsls	r2, r2, #4
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	440b      	add	r3, r1
 800228c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800228e:	e009      	b.n	80022a4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	4907      	ldr	r1, [pc, #28]	; (80022b4 <NVIC_SetPriority+0x50>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	0112      	lsls	r2, r2, #4
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	440b      	add	r3, r1
 80022a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00
 80022b4:	e000e100 	.word	0xe000e100

080022b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b089      	sub	sp, #36	; 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f1c3 0307 	rsb	r3, r3, #7
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	bf28      	it	cs
 80022d6:	2304      	movcs	r3, #4
 80022d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3304      	adds	r3, #4
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d902      	bls.n	80022e8 <NVIC_EncodePriority+0x30>
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3b03      	subs	r3, #3
 80022e6:	e000      	b.n	80022ea <NVIC_EncodePriority+0x32>
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ec:	f04f 32ff 	mov.w	r2, #4294967295
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	401a      	ands	r2, r3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	43d9      	mvns	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002310:	4313      	orrs	r3, r2
         );
}
 8002312:	4618      	mov	r0, r3
 8002314:	3724      	adds	r7, #36	; 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <LL_AHB1_GRP1_EnableClock>:
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800232a:	695a      	ldr	r2, [r3, #20]
 800232c:	4907      	ldr	r1, [pc, #28]	; (800234c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4313      	orrs	r3, r2
 8002332:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002336:	695a      	ldr	r2, [r3, #20]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4013      	ands	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800233e:	68fb      	ldr	r3, [r7, #12]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	40021000 	.word	0x40021000

08002350 <LL_APB1_GRP1_EnableClock>:
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 800235a:	69da      	ldr	r2, [r3, #28]
 800235c:	4907      	ldr	r1, [pc, #28]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4313      	orrs	r3, r2
 8002362:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002366:	69da      	ldr	r2, [r3, #28]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4013      	ands	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236e:	68fb      	ldr	r3, [r7, #12]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40021000 	.word	0x40021000

08002380 <LL_TIM_DisableARRPreload>:
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	601a      	str	r2, [r3, #0]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_TIM_OC_DisableFast>:
{
 80023a0:	b4b0      	push	{r4, r5, r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d028      	beq.n	8002402 <LL_TIM_OC_DisableFast+0x62>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d023      	beq.n	80023fe <LL_TIM_OC_DisableFast+0x5e>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	2b10      	cmp	r3, #16
 80023ba:	d01e      	beq.n	80023fa <LL_TIM_OC_DisableFast+0x5a>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	2b40      	cmp	r3, #64	; 0x40
 80023c0:	d019      	beq.n	80023f6 <LL_TIM_OC_DisableFast+0x56>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023c8:	d013      	beq.n	80023f2 <LL_TIM_OC_DisableFast+0x52>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023d0:	d00d      	beq.n	80023ee <LL_TIM_OC_DisableFast+0x4e>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d8:	d007      	beq.n	80023ea <LL_TIM_OC_DisableFast+0x4a>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e0:	d101      	bne.n	80023e6 <LL_TIM_OC_DisableFast+0x46>
 80023e2:	2307      	movs	r3, #7
 80023e4:	e00e      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023e6:	2308      	movs	r3, #8
 80023e8:	e00c      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023ea:	2306      	movs	r3, #6
 80023ec:	e00a      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023ee:	2305      	movs	r3, #5
 80023f0:	e008      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023f2:	2304      	movs	r3, #4
 80023f4:	e006      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023f6:	2303      	movs	r3, #3
 80023f8:	e004      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e002      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <LL_TIM_OC_DisableFast+0x64>
 8002402:	2300      	movs	r3, #0
 8002404:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3318      	adds	r3, #24
 800240a:	461a      	mov	r2, r3
 800240c:	4629      	mov	r1, r5
 800240e:	4b09      	ldr	r3, [pc, #36]	; (8002434 <LL_TIM_OC_DisableFast+0x94>)
 8002410:	5c5b      	ldrb	r3, [r3, r1]
 8002412:	4413      	add	r3, r2
 8002414:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002416:	6822      	ldr	r2, [r4, #0]
 8002418:	4629      	mov	r1, r5
 800241a:	4b07      	ldr	r3, [pc, #28]	; (8002438 <LL_TIM_OC_DisableFast+0x98>)
 800241c:	5c5b      	ldrb	r3, [r3, r1]
 800241e:	4619      	mov	r1, r3
 8002420:	2304      	movs	r3, #4
 8002422:	408b      	lsls	r3, r1
 8002424:	43db      	mvns	r3, r3
 8002426:	4013      	ands	r3, r2
 8002428:	6023      	str	r3, [r4, #0]
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bcb0      	pop	{r4, r5, r7}
 8002432:	4770      	bx	lr
 8002434:	08002c84 	.word	0x08002c84
 8002438:	08002c90 	.word	0x08002c90

0800243c <LL_TIM_OC_EnablePreload>:
{
 800243c:	b4b0      	push	{r4, r5, r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d028      	beq.n	800249e <LL_TIM_OC_EnablePreload+0x62>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	2b04      	cmp	r3, #4
 8002450:	d023      	beq.n	800249a <LL_TIM_OC_EnablePreload+0x5e>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	2b10      	cmp	r3, #16
 8002456:	d01e      	beq.n	8002496 <LL_TIM_OC_EnablePreload+0x5a>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	2b40      	cmp	r3, #64	; 0x40
 800245c:	d019      	beq.n	8002492 <LL_TIM_OC_EnablePreload+0x56>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002464:	d013      	beq.n	800248e <LL_TIM_OC_EnablePreload+0x52>
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800246c:	d00d      	beq.n	800248a <LL_TIM_OC_EnablePreload+0x4e>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002474:	d007      	beq.n	8002486 <LL_TIM_OC_EnablePreload+0x4a>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800247c:	d101      	bne.n	8002482 <LL_TIM_OC_EnablePreload+0x46>
 800247e:	2307      	movs	r3, #7
 8002480:	e00e      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 8002482:	2308      	movs	r3, #8
 8002484:	e00c      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 8002486:	2306      	movs	r3, #6
 8002488:	e00a      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 800248a:	2305      	movs	r3, #5
 800248c:	e008      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 800248e:	2304      	movs	r3, #4
 8002490:	e006      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 8002492:	2303      	movs	r3, #3
 8002494:	e004      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 8002496:	2302      	movs	r3, #2
 8002498:	e002      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_TIM_OC_EnablePreload+0x64>
 800249e:	2300      	movs	r3, #0
 80024a0:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3318      	adds	r3, #24
 80024a6:	461a      	mov	r2, r3
 80024a8:	4629      	mov	r1, r5
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <LL_TIM_OC_EnablePreload+0x94>)
 80024ac:	5c5b      	ldrb	r3, [r3, r1]
 80024ae:	4413      	add	r3, r2
 80024b0:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80024b2:	6822      	ldr	r2, [r4, #0]
 80024b4:	4629      	mov	r1, r5
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <LL_TIM_OC_EnablePreload+0x98>)
 80024b8:	5c5b      	ldrb	r3, [r3, r1]
 80024ba:	4619      	mov	r1, r3
 80024bc:	2308      	movs	r3, #8
 80024be:	408b      	lsls	r3, r1
 80024c0:	4313      	orrs	r3, r2
 80024c2:	6023      	str	r3, [r4, #0]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bcb0      	pop	{r4, r5, r7}
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	08002c84 	.word	0x08002c84
 80024d4:	08002c90 	.word	0x08002c90

080024d8 <LL_TIM_SetClockSource>:
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80024ea:	f023 0307 	bic.w	r3, r3, #7
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	431a      	orrs	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	609a      	str	r2, [r3, #8]
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <LL_TIM_SetTriggerOutput>:
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	605a      	str	r2, [r3, #4]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <LL_TIM_DisableMasterSlaveMode>:
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	609a      	str	r2, [r3, #8]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b094      	sub	sp, #80	; 0x50
 800254c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800254e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	605a      	str	r2, [r3, #4]
 8002558:	609a      	str	r2, [r3, #8]
 800255a:	60da      	str	r2, [r3, #12]
 800255c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800255e:	f107 031c 	add.w	r3, r7, #28
 8002562:	2220      	movs	r2, #32
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fb6c 	bl	8002c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	1d3b      	adds	r3, r7, #4
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]
 8002574:	609a      	str	r2, [r3, #8]
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	611a      	str	r2, [r3, #16]
 800257a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800257c:	2001      	movs	r0, #1
 800257e:	f7ff fee7 	bl	8002350 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002582:	f7ff fe47 	bl	8002214 <NVIC_GetPriorityGrouping>
 8002586:	4603      	mov	r3, r0
 8002588:	2200      	movs	r2, #0
 800258a:	2100      	movs	r1, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fe93 	bl	80022b8 <NVIC_EncodePriority>
 8002592:	4603      	mov	r3, r0
 8002594:	4619      	mov	r1, r3
 8002596:	201c      	movs	r0, #28
 8002598:	f7ff fe64 	bl	8002264 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 800259c:	201c      	movs	r0, #28
 800259e:	f7ff fe47 	bl	8002230 <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 7;
 80025a2:	2307      	movs	r3, #7
 80025a4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80025a6:	2300      	movs	r3, #0
 80025a8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 19999;
 80025aa:	f644 631f 	movw	r3, #19999	; 0x4e1f
 80025ae:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80025b0:	2300      	movs	r3, #0
 80025b2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80025b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025b8:	4619      	mov	r1, r3
 80025ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025be:	f7fe f9a5 	bl	800090c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80025c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025c6:	f7ff fedb 	bl	8002380 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80025ca:	2100      	movs	r1, #0
 80025cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025d0:	f7ff ff82 	bl	80024d8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80025d4:	2101      	movs	r1, #1
 80025d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025da:	f7ff ff2f 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80025de:	2360      	movs	r3, #96	; 0x60
 80025e0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80025e6:	2300      	movs	r3, #0
 80025e8:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 1400;
 80025ea:	f44f 63af 	mov.w	r3, #1400	; 0x578
 80025ee:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80025f0:	2300      	movs	r3, #0
 80025f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80025f4:	f107 031c 	add.w	r3, r7, #28
 80025f8:	461a      	mov	r2, r3
 80025fa:	2101      	movs	r1, #1
 80025fc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002600:	f7fe f9f8 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8002604:	2101      	movs	r1, #1
 8002606:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800260a:	f7ff fec9 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800260e:	2110      	movs	r1, #16
 8002610:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002614:	f7ff ff12 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002618:	2300      	movs	r3, #0
 800261a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800261c:	2300      	movs	r3, #0
 800261e:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002620:	f107 031c 	add.w	r3, r7, #28
 8002624:	461a      	mov	r2, r3
 8002626:	2110      	movs	r1, #16
 8002628:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800262c:	f7fe f9e2 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8002630:	2110      	movs	r1, #16
 8002632:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002636:	f7ff feb3 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 800263a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800263e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002642:	f7ff fefb 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800264a:	2300      	movs	r3, #0
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 800264e:	f107 031c 	add.w	r3, r7, #28
 8002652:	461a      	mov	r2, r3
 8002654:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002658:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800265c:	f7fe f9ca 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 8002660:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002664:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002668:	f7ff fe9a 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH4);
 800266c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002670:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002674:	f7ff fee2 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002678:	2300      	movs	r3, #0
 800267a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 1200;
 8002680:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8002684:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	461a      	mov	r2, r3
 800268c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002690:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002694:	f7fe f9ae 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH4);
 8002698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800269c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80026a0:	f7ff fe7e 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80026a4:	2100      	movs	r1, #0
 80026a6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80026aa:	f7ff ff2a 	bl	8002502 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80026ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80026b2:	f7ff ff39 	bl	8002528 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80026b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80026ba:	f7ff fe31 	bl	8002320 <LL_AHB1_GRP1_EnableClock>
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80026be:	230f      	movs	r3, #15
 80026c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80026c2:	2302      	movs	r3, #2
 80026c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80026d2:	2301      	movs	r3, #1
 80026d4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	1d3b      	adds	r3, r7, #4
 80026d8:	4619      	mov	r1, r3
 80026da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026de:	f7fd fe6e 	bl	80003be <LL_GPIO_Init>

}
 80026e2:	bf00      	nop
 80026e4:	3750      	adds	r7, #80	; 0x50
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b094      	sub	sp, #80	; 0x50
 80026f0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80026f2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	609a      	str	r2, [r3, #8]
 80026fe:	60da      	str	r2, [r3, #12]
 8002700:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002702:	f107 031c 	add.w	r3, r7, #28
 8002706:	2220      	movs	r2, #32
 8002708:	2100      	movs	r1, #0
 800270a:	4618      	mov	r0, r3
 800270c:	f000 fa9a 	bl	8002c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	1d3b      	adds	r3, r7, #4
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
 800271c:	611a      	str	r2, [r3, #16]
 800271e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002720:	2002      	movs	r0, #2
 8002722:	f7ff fe15 	bl	8002350 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002726:	f7ff fd75 	bl	8002214 <NVIC_GetPriorityGrouping>
 800272a:	4603      	mov	r3, r0
 800272c:	2200      	movs	r2, #0
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fdc1 	bl	80022b8 <NVIC_EncodePriority>
 8002736:	4603      	mov	r3, r0
 8002738:	4619      	mov	r1, r3
 800273a:	201d      	movs	r0, #29
 800273c:	f7ff fd92 	bl	8002264 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8002740:	201d      	movs	r0, #29
 8002742:	f7ff fd75 	bl	8002230 <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 7;
 8002746:	2307      	movs	r3, #7
 8002748:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800274a:	2300      	movs	r3, #0
 800274c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 19999;
 800274e:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8002752:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002758:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800275c:	4619      	mov	r1, r3
 800275e:	484c      	ldr	r0, [pc, #304]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002760:	f7fe f8d4 	bl	800090c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002764:	484a      	ldr	r0, [pc, #296]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002766:	f7ff fe0b 	bl	8002380 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800276a:	2100      	movs	r1, #0
 800276c:	4848      	ldr	r0, [pc, #288]	; (8002890 <MX_TIM3_Init+0x1a4>)
 800276e:	f7ff feb3 	bl	80024d8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002772:	2101      	movs	r1, #1
 8002774:	4846      	ldr	r0, [pc, #280]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002776:	f7ff fe61 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800277a:	2360      	movs	r3, #96	; 0x60
 800277c:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800277e:	2300      	movs	r3, #0
 8002780:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002782:	2300      	movs	r3, #0
 8002784:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 1400;
 8002786:	f44f 63af 	mov.w	r3, #1400	; 0x578
 800278a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800278c:	2300      	movs	r3, #0
 800278e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	461a      	mov	r2, r3
 8002796:	2101      	movs	r1, #1
 8002798:	483d      	ldr	r0, [pc, #244]	; (8002890 <MX_TIM3_Init+0x1a4>)
 800279a:	f7fe f92b 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 800279e:	2101      	movs	r1, #1
 80027a0:	483b      	ldr	r0, [pc, #236]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027a2:	f7ff fdfd 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80027a6:	2110      	movs	r1, #16
 80027a8:	4839      	ldr	r0, [pc, #228]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027aa:	f7ff fe47 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80027ae:	2300      	movs	r3, #0
 80027b0:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80027b6:	f107 031c 	add.w	r3, r7, #28
 80027ba:	461a      	mov	r2, r3
 80027bc:	2110      	movs	r1, #16
 80027be:	4834      	ldr	r0, [pc, #208]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027c0:	f7fe f918 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80027c4:	2110      	movs	r1, #16
 80027c6:	4832      	ldr	r0, [pc, #200]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027c8:	f7ff fdea 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 80027cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027d0:	482f      	ldr	r0, [pc, #188]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027d2:	f7ff fe33 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80027da:	2300      	movs	r3, #0
 80027dc:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80027de:	f107 031c 	add.w	r3, r7, #28
 80027e2:	461a      	mov	r2, r3
 80027e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027e8:	4829      	ldr	r0, [pc, #164]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027ea:	f7fe f903 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 80027ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027f2:	4827      	ldr	r0, [pc, #156]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027f4:	f7ff fdd4 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80027f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027fc:	4824      	ldr	r0, [pc, #144]	; (8002890 <MX_TIM3_Init+0x1a4>)
 80027fe:	f7ff fe1d 	bl	800243c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002802:	2300      	movs	r3, #0
 8002804:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800280a:	f107 031c 	add.w	r3, r7, #28
 800280e:	461a      	mov	r2, r3
 8002810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002814:	481e      	ldr	r0, [pc, #120]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002816:	f7fe f8ed 	bl	80009f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 800281a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800281e:	481c      	ldr	r0, [pc, #112]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002820:	f7ff fdbe 	bl	80023a0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002824:	2100      	movs	r1, #0
 8002826:	481a      	ldr	r0, [pc, #104]	; (8002890 <MX_TIM3_Init+0x1a4>)
 8002828:	f7ff fe6b 	bl	8002502 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800282c:	4818      	ldr	r0, [pc, #96]	; (8002890 <MX_TIM3_Init+0x1a4>)
 800282e:	f7ff fe7b 	bl	8002528 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002832:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002836:	f7ff fd73 	bl	8002320 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800283a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800283e:	f7ff fd6f 	bl	8002320 <LL_AHB1_GRP1_EnableClock>
    PA4     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8002842:	2310      	movs	r3, #16
 8002844:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002846:	2302      	movs	r3, #2
 8002848:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002856:	2302      	movs	r3, #2
 8002858:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285a:	1d3b      	adds	r3, r7, #4
 800285c:	4619      	mov	r1, r3
 800285e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002862:	f7fd fdac 	bl	80003be <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_4;
 8002866:	2313      	movs	r3, #19
 8002868:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800286a:	2302      	movs	r3, #2
 800286c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800287a:	2302      	movs	r3, #2
 800287c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	4619      	mov	r1, r3
 8002882:	4804      	ldr	r0, [pc, #16]	; (8002894 <MX_TIM3_Init+0x1a8>)
 8002884:	f7fd fd9b 	bl	80003be <LL_GPIO_Init>

}
 8002888:	bf00      	nop
 800288a:	3750      	adds	r7, #80	; 0x50
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40000400 	.word	0x40000400
 8002894:	48000400 	.word	0x48000400

08002898 <NVIC_GetPriorityGrouping>:
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <NVIC_GetPriorityGrouping+0x18>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	f003 0307 	and.w	r3, r3, #7
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <NVIC_EnableIRQ>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	f003 021f 	and.w	r2, r3, #31
 80028c4:	4907      	ldr	r1, [pc, #28]	; (80028e4 <NVIC_EnableIRQ+0x30>)
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2001      	movs	r0, #1
 80028ce:	fa00 f202 	lsl.w	r2, r0, r2
 80028d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e000e100 	.word	0xe000e100

080028e8 <NVIC_SetPriority>:
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	6039      	str	r1, [r7, #0]
 80028f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80028f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	da0b      	bge.n	8002914 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	490c      	ldr	r1, [pc, #48]	; (8002934 <NVIC_SetPriority+0x4c>)
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	3b04      	subs	r3, #4
 800290a:	0112      	lsls	r2, r2, #4
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	440b      	add	r3, r1
 8002910:	761a      	strb	r2, [r3, #24]
}
 8002912:	e009      	b.n	8002928 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b2da      	uxtb	r2, r3
 8002918:	4907      	ldr	r1, [pc, #28]	; (8002938 <NVIC_SetPriority+0x50>)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	0112      	lsls	r2, r2, #4
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	440b      	add	r3, r1
 8002924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00
 8002938:	e000e100 	.word	0xe000e100

0800293c <NVIC_EncodePriority>:
{
 800293c:	b480      	push	{r7}
 800293e:	b089      	sub	sp, #36	; 0x24
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	f1c3 0307 	rsb	r3, r3, #7
 8002956:	2b04      	cmp	r3, #4
 8002958:	bf28      	it	cs
 800295a:	2304      	movcs	r3, #4
 800295c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3304      	adds	r3, #4
 8002962:	2b06      	cmp	r3, #6
 8002964:	d902      	bls.n	800296c <NVIC_EncodePriority+0x30>
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3b03      	subs	r3, #3
 800296a:	e000      	b.n	800296e <NVIC_EncodePriority+0x32>
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	f04f 32ff 	mov.w	r2, #4294967295
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43da      	mvns	r2, r3
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	401a      	ands	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002984:	f04f 31ff 	mov.w	r1, #4294967295
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43d9      	mvns	r1, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002994:	4313      	orrs	r3, r2
}
 8002996:	4618      	mov	r0, r3
 8002998:	3724      	adds	r7, #36	; 0x24
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <LL_AHB1_GRP1_EnableClock>:
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80029ac:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029ae:	695a      	ldr	r2, [r3, #20]
 80029b0:	4907      	ldr	r1, [pc, #28]	; (80029d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029ba:	695a      	ldr	r2, [r3, #20]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4013      	ands	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029c2:	68fb      	ldr	r3, [r7, #12]
}
 80029c4:	bf00      	nop
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	40021000 	.word	0x40021000

080029d4 <LL_APB2_GRP1_EnableClock>:
{
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80029dc:	4b08      	ldr	r3, [pc, #32]	; (8002a00 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029de:	699a      	ldr	r2, [r3, #24]
 80029e0:	4907      	ldr	r1, [pc, #28]	; (8002a00 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ea:	699a      	ldr	r2, [r3, #24]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4013      	ands	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029f2:	68fb      	ldr	r3, [r7, #12]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	40021000 	.word	0x40021000

08002a04 <LL_USART_Enable>:
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f043 0201 	orr.w	r2, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	601a      	str	r2, [r3, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <LL_USART_ConfigAsyncMode>:
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	609a      	str	r2, [r3, #8]
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_USART_EnableIT_RXNE>:
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f043 0220 	orr.w	r2, r3, #32
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	601a      	str	r2, [r3, #0]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_USART_DisableIT_CTS>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	609a      	str	r2, [r3, #8]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <USART1_RegisterCallback>:

/* USER CODE BEGIN 0 */

static void (* usart1_callback)(uint8_t)=0;
void USART1_RegisterCallback(void *callback)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
	usart1_callback = callback;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a04      	ldr	r2, [pc, #16]	; (8002aac <USART1_RegisterCallback+0x1c>)
 8002a9c:	6013      	str	r3, [r2, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000024 	.word	0x20000024

08002ab0 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08e      	sub	sp, #56	; 0x38
 8002ab4:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002ab6:	f107 031c 	add.w	r3, r7, #28
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]
 8002ac0:	609a      	str	r2, [r3, #8]
 8002ac2:	60da      	str	r2, [r3, #12]
 8002ac4:	611a      	str	r2, [r3, #16]
 8002ac6:	615a      	str	r2, [r3, #20]
 8002ac8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
 8002ad8:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002ada:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ade:	f7ff ff79 	bl	80029d4 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002ae2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002ae6:	f7ff ff5d 	bl	80029a4 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration  
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002aea:	23c0      	movs	r3, #192	; 0xc0
 8002aec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002aee:	2302      	movs	r3, #2
 8002af0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002af2:	2303      	movs	r3, #3
 8002af4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002afe:	2307      	movs	r3, #7
 8002b00:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	4619      	mov	r1, r3
 8002b06:	481c      	ldr	r0, [pc, #112]	; (8002b78 <MX_USART1_UART_Init+0xc8>)
 8002b08:	f7fd fc59 	bl	80003be <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002b0c:	f7ff fec4 	bl	8002898 <NVIC_GetPriorityGrouping>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2200      	movs	r2, #0
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff ff10 	bl	800293c <NVIC_EncodePriority>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4619      	mov	r1, r3
 8002b20:	2025      	movs	r0, #37	; 0x25
 8002b22:	f7ff fee1 	bl	80028e8 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002b26:	2025      	movs	r0, #37	; 0x25
 8002b28:	f7ff fec4 	bl	80028b4 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8002b2c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002b30:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002b32:	2300      	movs	r3, #0
 8002b34:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002b3e:	230c      	movs	r3, #12
 8002b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002b46:	2300      	movs	r3, #0
 8002b48:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002b4a:	f107 031c 	add.w	r3, r7, #28
 8002b4e:	4619      	mov	r1, r3
 8002b50:	480a      	ldr	r0, [pc, #40]	; (8002b7c <MX_USART1_UART_Init+0xcc>)
 8002b52:	f7fe fac1 	bl	80010d8 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8002b56:	4809      	ldr	r0, [pc, #36]	; (8002b7c <MX_USART1_UART_Init+0xcc>)
 8002b58:	f7ff ff8a 	bl	8002a70 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 8002b5c:	4807      	ldr	r0, [pc, #28]	; (8002b7c <MX_USART1_UART_Init+0xcc>)
 8002b5e:	f7ff ff61 	bl	8002a24 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002b62:	4806      	ldr	r0, [pc, #24]	; (8002b7c <MX_USART1_UART_Init+0xcc>)
 8002b64:	f7ff ff4e 	bl	8002a04 <LL_USART_Enable>
  LL_USART_EnableIT_RXNE(USART1);
 8002b68:	4804      	ldr	r0, [pc, #16]	; (8002b7c <MX_USART1_UART_Init+0xcc>)
 8002b6a:	f7ff ff71 	bl	8002a50 <LL_USART_EnableIT_RXNE>


}
 8002b6e:	bf00      	nop
 8002b70:	3738      	adds	r7, #56	; 0x38
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	48000400 	.word	0x48000400
 8002b7c:	40013800 	.word	0x40013800

08002b80 <rx_usart1>:

/* USER CODE BEGIN 1 */
void rx_usart1(uint8_t ch)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
	if (usart1_callback != 0)
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <rx_usart1+0x24>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d004      	beq.n	8002b9c <rx_usart1+0x1c>
	{
		usart1_callback(ch);
 8002b92:	4b04      	ldr	r3, [pc, #16]	; (8002ba4 <rx_usart1+0x24>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	79fa      	ldrb	r2, [r7, #7]
 8002b98:	4610      	mov	r0, r2
 8002b9a:	4798      	blx	r3
	}
}
 8002b9c:	bf00      	nop
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20000024 	.word	0x20000024

08002ba8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ba8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002be0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002bac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002bae:	e003      	b.n	8002bb8 <LoopCopyDataInit>

08002bb0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	; (8002be4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002bb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002bb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002bb6:	3104      	adds	r1, #4

08002bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002bb8:	480b      	ldr	r0, [pc, #44]	; (8002be8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002bba:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <LoopForever+0xe>)
	adds	r2, r0, r1
 8002bbc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002bbe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002bc0:	d3f6      	bcc.n	8002bb0 <CopyDataInit>
	ldr	r2, =_sbss
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	; (8002bf0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002bc4:	e002      	b.n	8002bcc <LoopFillZerobss>

08002bc6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002bc6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002bc8:	f842 3b04 	str.w	r3, [r2], #4

08002bcc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002bcc:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <LoopForever+0x16>)
	cmp	r2, r3
 8002bce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002bd0:	d3f9      	bcc.n	8002bc6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bd2:	f7ff fad5 	bl	8002180 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bd6:	f000 f811 	bl	8002bfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bda:	f7fe fccf 	bl	800157c <main>

08002bde <LoopForever>:

LoopForever:
    b LoopForever
 8002bde:	e7fe      	b.n	8002bde <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002be0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002be4:	08002ca4 	.word	0x08002ca4
	ldr	r0, =_sdata
 8002be8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002bec:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8002bf0:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8002bf4:	20000028 	.word	0x20000028

08002bf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bf8:	e7fe      	b.n	8002bf8 <ADC1_2_IRQHandler>
	...

08002bfc <__libc_init_array>:
 8002bfc:	b570      	push	{r4, r5, r6, lr}
 8002bfe:	4e0d      	ldr	r6, [pc, #52]	; (8002c34 <__libc_init_array+0x38>)
 8002c00:	4c0d      	ldr	r4, [pc, #52]	; (8002c38 <__libc_init_array+0x3c>)
 8002c02:	1ba4      	subs	r4, r4, r6
 8002c04:	10a4      	asrs	r4, r4, #2
 8002c06:	2500      	movs	r5, #0
 8002c08:	42a5      	cmp	r5, r4
 8002c0a:	d109      	bne.n	8002c20 <__libc_init_array+0x24>
 8002c0c:	4e0b      	ldr	r6, [pc, #44]	; (8002c3c <__libc_init_array+0x40>)
 8002c0e:	4c0c      	ldr	r4, [pc, #48]	; (8002c40 <__libc_init_array+0x44>)
 8002c10:	f000 f820 	bl	8002c54 <_init>
 8002c14:	1ba4      	subs	r4, r4, r6
 8002c16:	10a4      	asrs	r4, r4, #2
 8002c18:	2500      	movs	r5, #0
 8002c1a:	42a5      	cmp	r5, r4
 8002c1c:	d105      	bne.n	8002c2a <__libc_init_array+0x2e>
 8002c1e:	bd70      	pop	{r4, r5, r6, pc}
 8002c20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c24:	4798      	blx	r3
 8002c26:	3501      	adds	r5, #1
 8002c28:	e7ee      	b.n	8002c08 <__libc_init_array+0xc>
 8002c2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c2e:	4798      	blx	r3
 8002c30:	3501      	adds	r5, #1
 8002c32:	e7f2      	b.n	8002c1a <__libc_init_array+0x1e>
 8002c34:	08002c9c 	.word	0x08002c9c
 8002c38:	08002c9c 	.word	0x08002c9c
 8002c3c:	08002c9c 	.word	0x08002c9c
 8002c40:	08002ca0 	.word	0x08002ca0

08002c44 <memset>:
 8002c44:	4402      	add	r2, r0
 8002c46:	4603      	mov	r3, r0
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d100      	bne.n	8002c4e <memset+0xa>
 8002c4c:	4770      	bx	lr
 8002c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c52:	e7f9      	b.n	8002c48 <memset+0x4>

08002c54 <_init>:
 8002c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c56:	bf00      	nop
 8002c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c5a:	bc08      	pop	{r3}
 8002c5c:	469e      	mov	lr, r3
 8002c5e:	4770      	bx	lr

08002c60 <_fini>:
 8002c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c62:	bf00      	nop
 8002c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c66:	bc08      	pop	{r3}
 8002c68:	469e      	mov	lr, r3
 8002c6a:	4770      	bx	lr
