Simulator report for GPR_group
Sat Jan 06 00:56:03 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 315 nodes    ;
; Simulation Coverage         ;      63.49 % ;
; Total Number of Transitions ; 13310        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; GPR_group.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      63.49 % ;
; Total nodes checked                                 ; 315          ;
; Total output ports checked                          ; 315          ;
; Total output ports with complete 1/0-value coverage ; 200          ;
; Total output ports with no 1/0-value coverage       ; 72           ;
; Total output ports with no 1-value coverage         ; 95           ;
; Total output ports with no 0-value coverage         ; 92           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |GPR_group|port_a[5]                                                     ; |GPR_group|port_a[5]                                                     ; pin_out          ;
; |GPR_group|port_a[4]                                                     ; |GPR_group|port_a[4]                                                     ; pin_out          ;
; |GPR_group|port_a[3]                                                     ; |GPR_group|port_a[3]                                                     ; pin_out          ;
; |GPR_group|port_a[2]                                                     ; |GPR_group|port_a[2]                                                     ; pin_out          ;
; |GPR_group|port_a[1]                                                     ; |GPR_group|port_a[1]                                                     ; pin_out          ;
; |GPR_group|port_a[0]                                                     ; |GPR_group|port_a[0]                                                     ; pin_out          ;
; |GPR_group|clk                                                           ; |GPR_group|clk                                                           ; out              ;
; |GPR_group|reset                                                         ; |GPR_group|reset                                                         ; out              ;
; |GPR_group|R1[1]                                                         ; |GPR_group|R1[1]                                                         ; out              ;
; |GPR_group|R1[0]                                                         ; |GPR_group|R1[0]                                                         ; out              ;
; |GPR_group|R2[1]                                                         ; |GPR_group|R2[1]                                                         ; out              ;
; |GPR_group|R2[0]                                                         ; |GPR_group|R2[0]                                                         ; out              ;
; |GPR_group|port_b[5]                                                     ; |GPR_group|port_b[5]                                                     ; pin_out          ;
; |GPR_group|port_b[4]                                                     ; |GPR_group|port_b[4]                                                     ; pin_out          ;
; |GPR_group|port_b[3]                                                     ; |GPR_group|port_b[3]                                                     ; pin_out          ;
; |GPR_group|port_b[2]                                                     ; |GPR_group|port_b[2]                                                     ; pin_out          ;
; |GPR_group|port_b[1]                                                     ; |GPR_group|port_b[1]                                                     ; pin_out          ;
; |GPR_group|port_b[0]                                                     ; |GPR_group|port_b[0]                                                     ; pin_out          ;
; |GPR_group|registerA[0]                                                  ; |GPR_group|registerA[0]                                                  ; pin_out          ;
; |GPR_group|registerB[2]                                                  ; |GPR_group|registerB[2]                                                  ; pin_out          ;
; |GPR_group|registerB[0]                                                  ; |GPR_group|registerB[0]                                                  ; pin_out          ;
; |GPR_group|registerC[4]                                                  ; |GPR_group|registerC[4]                                                  ; pin_out          ;
; |GPR_group|registerC[0]                                                  ; |GPR_group|registerC[0]                                                  ; pin_out          ;
; |GPR_group|mux4_3_1:inst4|dout~2                                         ; |GPR_group|mux4_3_1:inst4|dout~2                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~3                                         ; |GPR_group|mux4_3_1:inst4|dout~3                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~4                                         ; |GPR_group|mux4_3_1:inst4|dout~4                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~5                                         ; |GPR_group|mux4_3_1:inst4|dout~5                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~6                                         ; |GPR_group|mux4_3_1:inst4|dout~6                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~7                                         ; |GPR_group|mux4_3_1:inst4|dout~7                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[5]                                        ; |GPR_group|mux4_3_1:inst4|dout[5]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[4]                                        ; |GPR_group|mux4_3_1:inst4|dout[4]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[3]                                        ; |GPR_group|mux4_3_1:inst4|dout[3]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[2]                                        ; |GPR_group|mux4_3_1:inst4|dout[2]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[1]                                        ; |GPR_group|mux4_3_1:inst4|dout[1]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[0]                                        ; |GPR_group|mux4_3_1:inst4|dout[0]                                        ; out              ;
; |GPR_group|reg:C|dout[0]                                                 ; |GPR_group|reg:C|dout[0]                                                 ; out              ;
; |GPR_group|reg:C|dout[3]                                                 ; |GPR_group|reg:C|dout[3]                                                 ; out              ;
; |GPR_group|reg:C|dout[4]                                                 ; |GPR_group|reg:C|dout[4]                                                 ; out              ;
; |GPR_group|reg:C|s[0]                                                    ; |GPR_group|reg:C|s[0]                                                    ; regout           ;
; |GPR_group|reg:C|s[4]                                                    ; |GPR_group|reg:C|s[4]                                                    ; regout           ;
; |GPR_group|reg:B|dout[0]                                                 ; |GPR_group|reg:B|dout[0]                                                 ; out              ;
; |GPR_group|reg:B|dout[1]                                                 ; |GPR_group|reg:B|dout[1]                                                 ; out              ;
; |GPR_group|reg:B|dout[2]                                                 ; |GPR_group|reg:B|dout[2]                                                 ; out              ;
; |GPR_group|reg:B|dout[3]                                                 ; |GPR_group|reg:B|dout[3]                                                 ; out              ;
; |GPR_group|reg:B|dout[5]                                                 ; |GPR_group|reg:B|dout[5]                                                 ; out              ;
; |GPR_group|reg:B|s[0]                                                    ; |GPR_group|reg:B|s[0]                                                    ; regout           ;
; |GPR_group|reg:B|s[2]                                                    ; |GPR_group|reg:B|s[2]                                                    ; regout           ;
; |GPR_group|GPR:inst|read_A~0                                             ; |GPR_group|GPR:inst|read_A~0                                             ; out0             ;
; |GPR_group|GPR:inst|read_B~0                                             ; |GPR_group|GPR:inst|read_B~0                                             ; out0             ;
; |GPR_group|GPR:inst|read_C~0                                             ; |GPR_group|GPR:inst|read_C~0                                             ; out0             ;
; |GPR_group|GPR:inst|read_C~1                                             ; |GPR_group|GPR:inst|read_C~1                                             ; out0             ;
; |GPR_group|GPR:inst|read_C~2                                             ; |GPR_group|GPR:inst|read_C~2                                             ; out0             ;
; |GPR_group|GPR:inst|write_A                                              ; |GPR_group|GPR:inst|write_A                                              ; out0             ;
; |GPR_group|GPR:inst|write_B                                              ; |GPR_group|GPR:inst|write_B                                              ; out0             ;
; |GPR_group|GPR:inst|write_C                                              ; |GPR_group|GPR:inst|write_C                                              ; out0             ;
; |GPR_group|reg:A|dout[0]                                                 ; |GPR_group|reg:A|dout[0]                                                 ; out              ;
; |GPR_group|reg:A|dout[1]                                                 ; |GPR_group|reg:A|dout[1]                                                 ; out              ;
; |GPR_group|reg:A|dout[3]                                                 ; |GPR_group|reg:A|dout[3]                                                 ; out              ;
; |GPR_group|reg:A|dout[5]                                                 ; |GPR_group|reg:A|dout[5]                                                 ; out              ;
; |GPR_group|reg:A|s[0]                                                    ; |GPR_group|reg:A|s[0]                                                    ; regout           ;
; |GPR_group|mux4_3_1:inst5|dout~2                                         ; |GPR_group|mux4_3_1:inst5|dout~2                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~3                                         ; |GPR_group|mux4_3_1:inst5|dout~3                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~4                                         ; |GPR_group|mux4_3_1:inst5|dout~4                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~5                                         ; |GPR_group|mux4_3_1:inst5|dout~5                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~6                                         ; |GPR_group|mux4_3_1:inst5|dout~6                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~7                                         ; |GPR_group|mux4_3_1:inst5|dout~7                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[5]                                        ; |GPR_group|mux4_3_1:inst5|dout[5]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[4]                                        ; |GPR_group|mux4_3_1:inst5|dout[4]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[3]                                        ; |GPR_group|mux4_3_1:inst5|dout[3]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[2]                                        ; |GPR_group|mux4_3_1:inst5|dout[2]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[1]                                        ; |GPR_group|mux4_3_1:inst5|dout[1]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[0]                                        ; |GPR_group|mux4_3_1:inst5|dout[0]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|Equal0~0                                       ; |GPR_group|mux4_3_1:inst4|Equal0~0                                       ; out0             ;
; |GPR_group|mux4_3_1:inst4|Equal1~0                                       ; |GPR_group|mux4_3_1:inst4|Equal1~0                                       ; out0             ;
; |GPR_group|mux4_3_1:inst5|Equal0~0                                       ; |GPR_group|mux4_3_1:inst5|Equal0~0                                       ; out0             ;
; |GPR_group|mux4_3_1:inst5|Equal1~0                                       ; |GPR_group|mux4_3_1:inst5|Equal1~0                                       ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |GPR_group|port_a[7]                                                     ; |GPR_group|port_a[7]                                                     ; pin_out          ;
; |GPR_group|port_a[6]                                                     ; |GPR_group|port_a[6]                                                     ; pin_out          ;
; |GPR_group|we                                                            ; |GPR_group|we                                                            ; out              ;
; |GPR_group|busin[7]                                                      ; |GPR_group|busin[7]                                                      ; out              ;
; |GPR_group|busin[6]                                                      ; |GPR_group|busin[6]                                                      ; out              ;
; |GPR_group|busin[5]                                                      ; |GPR_group|busin[5]                                                      ; out              ;
; |GPR_group|busin[4]                                                      ; |GPR_group|busin[4]                                                      ; out              ;
; |GPR_group|busin[3]                                                      ; |GPR_group|busin[3]                                                      ; out              ;
; |GPR_group|busin[2]                                                      ; |GPR_group|busin[2]                                                      ; out              ;
; |GPR_group|busin[1]                                                      ; |GPR_group|busin[1]                                                      ; out              ;
; |GPR_group|busin[0]                                                      ; |GPR_group|busin[0]                                                      ; out              ;
; |GPR_group|port_b[7]                                                     ; |GPR_group|port_b[7]                                                     ; pin_out          ;
; |GPR_group|port_b[6]                                                     ; |GPR_group|port_b[6]                                                     ; pin_out          ;
; |GPR_group|registerA[7]                                                  ; |GPR_group|registerA[7]                                                  ; pin_out          ;
; |GPR_group|registerA[6]                                                  ; |GPR_group|registerA[6]                                                  ; pin_out          ;
; |GPR_group|registerA[4]                                                  ; |GPR_group|registerA[4]                                                  ; pin_out          ;
; |GPR_group|registerA[2]                                                  ; |GPR_group|registerA[2]                                                  ; pin_out          ;
; |GPR_group|registerB[7]                                                  ; |GPR_group|registerB[7]                                                  ; pin_out          ;
; |GPR_group|registerB[6]                                                  ; |GPR_group|registerB[6]                                                  ; pin_out          ;
; |GPR_group|registerB[4]                                                  ; |GPR_group|registerB[4]                                                  ; pin_out          ;
; |GPR_group|registerC[7]                                                  ; |GPR_group|registerC[7]                                                  ; pin_out          ;
; |GPR_group|registerC[6]                                                  ; |GPR_group|registerC[6]                                                  ; pin_out          ;
; |GPR_group|registerC[2]                                                  ; |GPR_group|registerC[2]                                                  ; pin_out          ;
; |GPR_group|mux4_3_1:inst4|dout~0                                         ; |GPR_group|mux4_3_1:inst4|dout~0                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout~1                                         ; |GPR_group|mux4_3_1:inst4|dout~1                                         ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[7]                                        ; |GPR_group|mux4_3_1:inst4|dout[7]                                        ; out              ;
; |GPR_group|mux4_3_1:inst4|dout[6]                                        ; |GPR_group|mux4_3_1:inst4|dout[6]                                        ; out              ;
; |GPR_group|reg:C|dout[2]                                                 ; |GPR_group|reg:C|dout[2]                                                 ; out              ;
; |GPR_group|reg:C|dout[6]                                                 ; |GPR_group|reg:C|dout[6]                                                 ; out              ;
; |GPR_group|reg:C|dout[7]                                                 ; |GPR_group|reg:C|dout[7]                                                 ; out              ;
; |GPR_group|reg:C|s[2]                                                    ; |GPR_group|reg:C|s[2]                                                    ; regout           ;
; |GPR_group|reg:C|s[6]                                                    ; |GPR_group|reg:C|s[6]                                                    ; regout           ;
; |GPR_group|reg:C|s[7]                                                    ; |GPR_group|reg:C|s[7]                                                    ; regout           ;
; |GPR_group|reg:B|dout[4]                                                 ; |GPR_group|reg:B|dout[4]                                                 ; out              ;
; |GPR_group|reg:B|dout[6]                                                 ; |GPR_group|reg:B|dout[6]                                                 ; out              ;
; |GPR_group|reg:B|dout[7]                                                 ; |GPR_group|reg:B|dout[7]                                                 ; out              ;
; |GPR_group|reg:B|s[4]                                                    ; |GPR_group|reg:B|s[4]                                                    ; regout           ;
; |GPR_group|reg:B|s[6]                                                    ; |GPR_group|reg:B|s[6]                                                    ; regout           ;
; |GPR_group|reg:B|s[7]                                                    ; |GPR_group|reg:B|s[7]                                                    ; regout           ;
; |GPR_group|reg:A|dout[2]                                                 ; |GPR_group|reg:A|dout[2]                                                 ; out              ;
; |GPR_group|reg:A|dout[4]                                                 ; |GPR_group|reg:A|dout[4]                                                 ; out              ;
; |GPR_group|reg:A|dout[6]                                                 ; |GPR_group|reg:A|dout[6]                                                 ; out              ;
; |GPR_group|reg:A|dout[7]                                                 ; |GPR_group|reg:A|dout[7]                                                 ; out              ;
; |GPR_group|reg:A|s[2]                                                    ; |GPR_group|reg:A|s[2]                                                    ; regout           ;
; |GPR_group|reg:A|s[4]                                                    ; |GPR_group|reg:A|s[4]                                                    ; regout           ;
; |GPR_group|reg:A|s[6]                                                    ; |GPR_group|reg:A|s[6]                                                    ; regout           ;
; |GPR_group|reg:A|s[7]                                                    ; |GPR_group|reg:A|s[7]                                                    ; regout           ;
; |GPR_group|mux4_3_1:inst5|dout~0                                         ; |GPR_group|mux4_3_1:inst5|dout~0                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout~1                                         ; |GPR_group|mux4_3_1:inst5|dout~1                                         ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[7]                                        ; |GPR_group|mux4_3_1:inst5|dout[7]                                        ; out              ;
; |GPR_group|mux4_3_1:inst5|dout[6]                                        ; |GPR_group|mux4_3_1:inst5|dout[6]                                        ; out              ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |GPR_group|busin[7]                                                      ; |GPR_group|busin[7]                                                      ; out              ;
; |GPR_group|busin[6]                                                      ; |GPR_group|busin[6]                                                      ; out              ;
; |GPR_group|busin[5]                                                      ; |GPR_group|busin[5]                                                      ; out              ;
; |GPR_group|busin[4]                                                      ; |GPR_group|busin[4]                                                      ; out              ;
; |GPR_group|busin[3]                                                      ; |GPR_group|busin[3]                                                      ; out              ;
; |GPR_group|busin[2]                                                      ; |GPR_group|busin[2]                                                      ; out              ;
; |GPR_group|busin[1]                                                      ; |GPR_group|busin[1]                                                      ; out              ;
; |GPR_group|busin[0]                                                      ; |GPR_group|busin[0]                                                      ; out              ;
; |GPR_group|registerA[7]                                                  ; |GPR_group|registerA[7]                                                  ; pin_out          ;
; |GPR_group|registerA[6]                                                  ; |GPR_group|registerA[6]                                                  ; pin_out          ;
; |GPR_group|registerA[5]                                                  ; |GPR_group|registerA[5]                                                  ; pin_out          ;
; |GPR_group|registerA[4]                                                  ; |GPR_group|registerA[4]                                                  ; pin_out          ;
; |GPR_group|registerA[3]                                                  ; |GPR_group|registerA[3]                                                  ; pin_out          ;
; |GPR_group|registerA[2]                                                  ; |GPR_group|registerA[2]                                                  ; pin_out          ;
; |GPR_group|registerA[1]                                                  ; |GPR_group|registerA[1]                                                  ; pin_out          ;
; |GPR_group|registerB[7]                                                  ; |GPR_group|registerB[7]                                                  ; pin_out          ;
; |GPR_group|registerB[6]                                                  ; |GPR_group|registerB[6]                                                  ; pin_out          ;
; |GPR_group|registerB[5]                                                  ; |GPR_group|registerB[5]                                                  ; pin_out          ;
; |GPR_group|registerB[4]                                                  ; |GPR_group|registerB[4]                                                  ; pin_out          ;
; |GPR_group|registerB[3]                                                  ; |GPR_group|registerB[3]                                                  ; pin_out          ;
; |GPR_group|registerB[1]                                                  ; |GPR_group|registerB[1]                                                  ; pin_out          ;
; |GPR_group|registerC[7]                                                  ; |GPR_group|registerC[7]                                                  ; pin_out          ;
; |GPR_group|registerC[6]                                                  ; |GPR_group|registerC[6]                                                  ; pin_out          ;
; |GPR_group|registerC[5]                                                  ; |GPR_group|registerC[5]                                                  ; pin_out          ;
; |GPR_group|registerC[3]                                                  ; |GPR_group|registerC[3]                                                  ; pin_out          ;
; |GPR_group|registerC[2]                                                  ; |GPR_group|registerC[2]                                                  ; pin_out          ;
; |GPR_group|registerC[1]                                                  ; |GPR_group|registerC[1]                                                  ; pin_out          ;
; |GPR_group|reg:C|dout[1]                                                 ; |GPR_group|reg:C|dout[1]                                                 ; out              ;
; |GPR_group|reg:C|dout[5]                                                 ; |GPR_group|reg:C|dout[5]                                                 ; out              ;
; |GPR_group|reg:C|s[1]                                                    ; |GPR_group|reg:C|s[1]                                                    ; regout           ;
; |GPR_group|reg:C|s[2]                                                    ; |GPR_group|reg:C|s[2]                                                    ; regout           ;
; |GPR_group|reg:C|s[3]                                                    ; |GPR_group|reg:C|s[3]                                                    ; regout           ;
; |GPR_group|reg:C|s[5]                                                    ; |GPR_group|reg:C|s[5]                                                    ; regout           ;
; |GPR_group|reg:C|s[6]                                                    ; |GPR_group|reg:C|s[6]                                                    ; regout           ;
; |GPR_group|reg:C|s[7]                                                    ; |GPR_group|reg:C|s[7]                                                    ; regout           ;
; |GPR_group|reg:B|s[1]                                                    ; |GPR_group|reg:B|s[1]                                                    ; regout           ;
; |GPR_group|reg:B|s[3]                                                    ; |GPR_group|reg:B|s[3]                                                    ; regout           ;
; |GPR_group|reg:B|s[4]                                                    ; |GPR_group|reg:B|s[4]                                                    ; regout           ;
; |GPR_group|reg:B|s[5]                                                    ; |GPR_group|reg:B|s[5]                                                    ; regout           ;
; |GPR_group|reg:B|s[6]                                                    ; |GPR_group|reg:B|s[6]                                                    ; regout           ;
; |GPR_group|reg:B|s[7]                                                    ; |GPR_group|reg:B|s[7]                                                    ; regout           ;
; |GPR_group|reg:A|s[1]                                                    ; |GPR_group|reg:A|s[1]                                                    ; regout           ;
; |GPR_group|reg:A|s[2]                                                    ; |GPR_group|reg:A|s[2]                                                    ; regout           ;
; |GPR_group|reg:A|s[3]                                                    ; |GPR_group|reg:A|s[3]                                                    ; regout           ;
; |GPR_group|reg:A|s[4]                                                    ; |GPR_group|reg:A|s[4]                                                    ; regout           ;
; |GPR_group|reg:A|s[5]                                                    ; |GPR_group|reg:A|s[5]                                                    ; regout           ;
; |GPR_group|reg:A|s[6]                                                    ; |GPR_group|reg:A|s[6]                                                    ; regout           ;
; |GPR_group|reg:A|s[7]                                                    ; |GPR_group|reg:A|s[7]                                                    ; regout           ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |GPR_group|GPR:inst|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |GPR_group|GPR:inst|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |GPR_group|GPR:inst|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 00:56:03 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off GPR_group -c GPR_group
Info: Using vector source file "E:/Subjects/Logic and Computer Design/201626010110+/CPU_LC_sin/GPR_group/GPR_group.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      63.49 %
Info: Number of transitions in simulation is 13310
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Sat Jan 06 00:56:03 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


