<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 16 14:39:06 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="buildup" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="External_Ports_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_0" PORT="SPI_chip_select"/>
        <CONNECTION INSTANCE="External_Ports" PORT="led_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="block_encoder_0" PORT="clk"/>
        <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_a" SIGIS="undef" SIGNAME="External_Ports_encoder_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="block_encoder_0" PORT="encoder_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_b" SIGIS="undef" SIGNAME="External_Ports_encoder_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="block_encoder_0" PORT="encoder_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_0" SIGIS="undef" SIGNAME="External_Ports_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="miso" SIGIS="undef" SIGNAME="SPI_0_miso">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_0" PORT="miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mosi" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_mosi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_0" PORT="mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_gen_0_pwm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_0" PORT="pwm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="block_encoder_0" PORT="rst"/>
        <CONNECTION INSTANCE="clock_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="counter_0" PORT="rst"/>
        <CONNECTION INSTANCE="SPI_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_0" PORT="D"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/SPI_0" HWVERSION="1.0" INSTANCE="SPI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI" VLNV="user.org:user:SPI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_SPI_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SPI_chip_select" SIGIS="undef" SIGNAME="External_Ports_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SPI_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_0_SPI_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_0" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SPI_sample" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="encoder_in" RIGHT="0" SIGIS="data" SIGNAME="block_encoder_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_0" PORT="pulse_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="miso" SIGIS="undef" SIGNAME="SPI_0_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mosi" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/block_encoder_0" HWVERSION="1.0" INSTANCE="block_encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="block_encoder" VLNV="user.org:user:block_encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_block_encoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_a" SIGIS="undef" SIGNAME="External_Ports_encoder_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_b" SIGIS="undef" SIGNAME="External_Ports_encoder_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="pulse_cnt" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_0" PORT="encoder_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/counter_0" HWVERSION="1.0" INSTANCE="counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_0" HWVERSION="1.0" INSTANCE="pwm_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_gen" VLNV="xilinx.com:module_ref:pwm_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_pwm_gen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="SPI_0_SPI_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_0" PORT="SPI_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_gen_0_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_0" HWVERSION="1.0" INSTANCE="synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_0" PORT="SPI_sample"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_0" PORT="enable"/>
            <CONNECTION INSTANCE="counter_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
