Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CAM_px_data' on this module [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v:60]
ERROR: [VRFC 10-3180] cannot find port 'CAM_href' on this module [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v:59]
ERROR: [VRFC 10-3180] cannot find port 'CAM_vsync' on this module [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v:58]
ERROR: [VRFC 10-3180] cannot find port 'CAM_pclk' on this module [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v:57]
ERROR: [VRFC 10-2063] Module <clk_100MHZ_to_25M_24M> not found while processing module instance <clk25_24> [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:116]
ERROR: [VRFC 10-2063] Module <captura_datos_downsampler> not found while processing module instance <captura> [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:127]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
