// Seed: 3609247852
module module_0 (
    output wand id_0,
    input tri1 module_0,
    input tri id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    output supply1 id_9,
    input wand id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output uwire id_19,
    output tri1 id_20,
    input wor id_21,
    output tri id_22,
    input wire id_23,
    input tri0 id_24,
    input supply0 id_25,
    input supply0 id_26,
    input supply0 id_27,
    input supply1 id_28,
    output supply0 id_29,
    input wor id_30,
    output tri0 id_31,
    output tri id_32,
    input wand id_33,
    output wire id_34,
    output wand id_35,
    output wire id_36
);
  assign id_31 = -1;
endmodule
module module_0 #(
    parameter id_1 = 32'd51,
    parameter id_4 = 32'd24
) (
    output tri1 id_0,
    input uwire _id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 _id_4,
    output tri1 id_5,
    output tri module_1
);
  logic [id_4 : 1  +  id_1] id_8;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_30 = 0;
endmodule
