xst -intstyle ise -ifn "E:/Project/AX516/verilog/led_test/led_test.xst" -ofn "E:/Project/AX516/verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx16-csg324-3 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/led_test/led_test.xst" -ofn "E:/Project/AX516/verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx16-csg324-3 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/led_test/led_test.xst" -ofn "E:/Project/AX516/verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx16-csg324-3 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/led_test/led_test.xst" -ofn "E:/Project/AX545/verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx45-csg324-3 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/led_test/led_test.xst" -ofn "E:/Project/AX545/verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx45-csg324-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/led_test/led_test.xst" -ofn "E:/Project/AX309/Verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/led_test/led_test.xst" -ofn "E:/Project/AX309/Verilog/led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/02_led_test/led_test.xst" -ofn "E:/Project/AX309/Verilog/02_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/02_led_test/led_test.xst" -ofn "E:/Project/AX309/Verilog/02_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/CD/09_VERILOG/04_led_test/led_test.xst" -ofn "E:/Project/AX309/CD/09_VERILOG/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/CD/09_VERILOG/04_led_test/led_test.xst" -ofn "E:/Project/AX309/CD/09_VERILOG/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
xst -intstyle ise -ifn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xst" -ofn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim led_test.ngc led_synthesis.v 
netgen -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim led_test.ngd led_translate.v 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test_preroute.twx led_test_map.ncd -o led_test_preroute.twr led_test.pcf -ucf led_test.ucf 
netgen -intstyle ise -s 2  -pcf led_test.pcf -sdf_anno true -sdf_path "netgen/map" -insert_glbl true -w -dir netgen/map -ofmt verilog -sim led_test_map.ncd led_map.v 
xpwr -intstyle ise -ol std led_test.ncd led_test.pcf -o led_test.pwr 
netgen -intstyle ise -s 2  -pcf led_test.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim led_test.ncd led_timesim.v 
ibiswriter -intstyle ise -vccaux 2.5 -truncate 20 led_test.ncd led.ibs 
pin2ucf led_test.ncd -o C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led.ucf -r led_test.lck 
xst -intstyle ise -ifn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xst" -ofn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.syr" 
xst -intstyle ise -ifn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xst" -ofn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -uc led.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf -ucf led.ucf 
xst -intstyle ise -ifn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xst" -ofn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -uc led.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf -ucf led.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
ibiswriter -intstyle ise -vccaux 2.5 -truncate 20 led_test.ncd led.ibs 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test_preroute.twx led_test_map.ncd -o led_test_preroute.twr led_test.pcf -ucf led_test.ucf -ucf led.ucf 
xpwr -intstyle ise -ol std led_test.ncd led_test.pcf -o led_test.pwr 
netgen -intstyle ise -s 2  -pcf led_test.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim led_test.ncd led_timesim.v 
pin2ucf led_test.ncd -o C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led.ucf -r led_test.lck 
xst -intstyle ise -ifn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xst" -ofn "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc led_test.ucf -uc led.ucf -p xc6slx9-ftg256-2 led_test.ngc led_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_test_map.ncd led_test.ngd led_test.pcf 
par -w -intstyle ise -ol high -mt off led_test_map.ncd led_test.ncd led_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf -ucf led_test.ucf -ucf led.ucf 
bitgen -intstyle ise -f led_test.ut led_test.ncd 
