{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 23:15:48 2015 " "Info: Processing started: Mon Jun 22 23:15:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bank -c bank " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bank -c bank" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bank-Behavior " "Info: Found design unit 1: bank-Behavior" {  } { { "bank.vhd" "" { Text "F:/MC/bank/bank.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bank " "Info: Found entity 1: bank" {  } { { "bank.vhd" "" { Text "F:/MC/bank/bank.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Info: Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bank " "Info: Elaborating entity \"bank\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PLAYER bank.vhd(65) " "Warning (10492): VHDL Process Statement warning at bank.vhd(65): signal \"PLAYER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bank.vhd" "" { Text "F:/MC/bank/bank.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:\\Registers:0:regs " "Info: Elaborating entity \"reg\" for hierarchy \"reg:\\Registers:0:regs\"" {  } { { "bank.vhd" "\\Registers:0:regs" { Text "F:/MC/bank/bank.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:51:regs\|data_out\[0\] reg:\\Registers:51:regs\|data_out\[0\]~_emulated reg:\\Registers:51:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:51:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:51:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:51:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:53:regs\|data_out\[0\] reg:\\Registers:53:regs\|data_out\[0\]~_emulated reg:\\Registers:53:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:53:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:53:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:53:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:49:regs\|data_out\[0\] reg:\\Registers:49:regs\|data_out\[0\]~_emulated reg:\\Registers:49:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:49:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:49:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:49:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:55:regs\|data_out\[0\] reg:\\Registers:55:regs\|data_out\[0\]~_emulated reg:\\Registers:55:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:55:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:55:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:55:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:75:regs\|data_out\[0\] reg:\\Registers:75:regs\|data_out\[0\]~_emulated reg:\\Registers:75:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:75:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:75:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:75:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:43:regs\|data_out\[0\] reg:\\Registers:43:regs\|data_out\[0\]~_emulated reg:\\Registers:43:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:43:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:43:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:43:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:11:regs\|data_out\[0\] reg:\\Registers:11:regs\|data_out\[0\]~_emulated reg:\\Registers:11:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:11:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:11:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:11:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:27:regs\|data_out\[0\] reg:\\Registers:27:regs\|data_out\[0\]~_emulated reg:\\Registers:27:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:27:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:27:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:27:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:77:regs\|data_out\[0\] reg:\\Registers:77:regs\|data_out\[0\]~_emulated reg:\\Registers:77:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:77:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:77:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:77:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:45:regs\|data_out\[0\] reg:\\Registers:45:regs\|data_out\[0\]~_emulated reg:\\Registers:45:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:45:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:45:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:45:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:13:regs\|data_out\[0\] reg:\\Registers:13:regs\|data_out\[0\]~_emulated reg:\\Registers:13:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:13:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:13:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:13:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:29:regs\|data_out\[0\] reg:\\Registers:29:regs\|data_out\[0\]~_emulated reg:\\Registers:29:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:29:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:29:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:29:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:73:regs\|data_out\[0\] reg:\\Registers:73:regs\|data_out\[0\]~_emulated reg:\\Registers:73:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:73:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:73:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:73:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:41:regs\|data_out\[0\] reg:\\Registers:41:regs\|data_out\[0\]~_emulated reg:\\Registers:41:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:41:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:41:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:41:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:9:regs\|data_out\[0\] reg:\\Registers:9:regs\|data_out\[0\]~_emulated reg:\\Registers:9:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:9:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:9:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:9:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:25:regs\|data_out\[0\] reg:\\Registers:25:regs\|data_out\[0\]~_emulated reg:\\Registers:25:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:25:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:25:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:25:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:79:regs\|data_out\[0\] reg:\\Registers:79:regs\|data_out\[0\]~_emulated reg:\\Registers:79:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:79:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:79:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:79:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:47:regs\|data_out\[0\] reg:\\Registers:47:regs\|data_out\[0\]~_emulated reg:\\Registers:47:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:47:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:47:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:47:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:15:regs\|data_out\[0\] reg:\\Registers:15:regs\|data_out\[0\]~_emulated reg:\\Registers:15:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:15:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:15:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:15:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:31:regs\|data_out\[0\] reg:\\Registers:31:regs\|data_out\[0\]~_emulated reg:\\Registers:31:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:31:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:31:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:31:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:35:regs\|data_out\[0\] reg:\\Registers:35:regs\|data_out\[0\]~_emulated reg:\\Registers:35:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:35:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:35:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:35:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:67:regs\|data_out\[0\] reg:\\Registers:67:regs\|data_out\[0\]~_emulated reg:\\Registers:67:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:67:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:67:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:67:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:3:regs\|data_out\[0\] reg:\\Registers:3:regs\|data_out\[0\]~_emulated reg:\\Registers:3:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:3:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:3:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:3:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:19:regs\|data_out\[0\] reg:\\Registers:19:regs\|data_out\[0\]~_emulated reg:\\Registers:19:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:19:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:19:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:19:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:37:regs\|data_out\[0\] reg:\\Registers:37:regs\|data_out\[0\]~_emulated reg:\\Registers:37:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:37:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:37:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:37:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:69:regs\|data_out\[0\] reg:\\Registers:69:regs\|data_out\[0\]~_emulated reg:\\Registers:69:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:69:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:69:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:69:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:5:regs\|data_out\[0\] reg:\\Registers:5:regs\|data_out\[0\]~_emulated reg:\\Registers:5:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:5:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:5:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:5:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:21:regs\|data_out\[0\] reg:\\Registers:21:regs\|data_out\[0\]~_emulated reg:\\Registers:21:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:21:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:21:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:21:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:33:regs\|data_out\[0\] reg:\\Registers:33:regs\|data_out\[0\]~_emulated reg:\\Registers:33:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:33:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:33:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:33:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:65:regs\|data_out\[0\] reg:\\Registers:65:regs\|data_out\[0\]~_emulated reg:\\Registers:65:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:65:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:65:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:65:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:1:regs\|data_out\[0\] reg:\\Registers:1:regs\|data_out\[0\]~_emulated reg:\\Registers:1:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:1:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:1:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:1:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:17:regs\|data_out\[0\] reg:\\Registers:17:regs\|data_out\[0\]~_emulated reg:\\Registers:17:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:17:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:17:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:17:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:39:regs\|data_out\[0\] reg:\\Registers:39:regs\|data_out\[0\]~_emulated reg:\\Registers:39:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:39:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:39:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:39:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:71:regs\|data_out\[0\] reg:\\Registers:71:regs\|data_out\[0\]~_emulated reg:\\Registers:71:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:71:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:71:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:71:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:7:regs\|data_out\[0\] reg:\\Registers:7:regs\|data_out\[0\]~_emulated reg:\\Registers:7:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:7:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:7:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:7:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:23:regs\|data_out\[0\] reg:\\Registers:23:regs\|data_out\[0\]~_emulated reg:\\Registers:23:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:23:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:23:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:23:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:61:regs\|data_out\[0\] reg:\\Registers:61:regs\|data_out\[0\]~_emulated reg:\\Registers:61:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:61:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:61:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:61:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:59:regs\|data_out\[0\] reg:\\Registers:59:regs\|data_out\[0\]~_emulated reg:\\Registers:59:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:59:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:59:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:59:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:57:regs\|data_out\[0\] reg:\\Registers:57:regs\|data_out\[0\]~_emulated reg:\\Registers:57:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:57:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:57:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:57:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:63:regs\|data_out\[0\] reg:\\Registers:63:regs\|data_out\[0\]~_emulated reg:\\Registers:63:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:63:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:63:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:63:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:76:regs\|data_out\[0\] reg:\\Registers:76:regs\|data_out\[0\]~_emulated reg:\\Registers:76:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:76:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:76:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:76:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:44:regs\|data_out\[0\] reg:\\Registers:44:regs\|data_out\[0\]~_emulated reg:\\Registers:44:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:44:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:44:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:44:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:12:regs\|data_out\[0\] reg:\\Registers:12:regs\|data_out\[0\]~_emulated reg:\\Registers:12:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:12:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:12:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:12:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:28:regs\|data_out\[0\] reg:\\Registers:28:regs\|data_out\[0\]~_emulated reg:\\Registers:28:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:28:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:28:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:28:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:52:regs\|data_out\[0\] reg:\\Registers:52:regs\|data_out\[0\]~_emulated reg:\\Registers:52:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:52:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:52:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:52:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:36:regs\|data_out\[0\] reg:\\Registers:36:regs\|data_out\[0\]~_emulated reg:\\Registers:36:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:36:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:36:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:36:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:68:regs\|data_out\[0\] reg:\\Registers:68:regs\|data_out\[0\]~_emulated reg:\\Registers:68:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:68:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:68:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:68:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:4:regs\|data_out\[0\] reg:\\Registers:4:regs\|data_out\[0\]~_emulated reg:\\Registers:4:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:4:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:4:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:4:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:20:regs\|data_out\[0\] reg:\\Registers:20:regs\|data_out\[0\]~_emulated reg:\\Registers:20:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:20:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:20:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:20:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:60:regs\|data_out\[0\] reg:\\Registers:60:regs\|data_out\[0\]~_emulated reg:\\Registers:60:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:60:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:60:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:60:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:56:regs\|data_out\[0\] reg:\\Registers:56:regs\|data_out\[0\]~_emulated reg:\\Registers:56:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:56:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:56:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:56:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:64:regs\|data_out\[0\] reg:\\Registers:64:regs\|data_out\[0\]~_emulated reg:\\Registers:64:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:64:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:64:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:64:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:80:regs\|data_out\[0\] reg:\\Registers:80:regs\|data_out\[0\]~_emulated reg:\\Registers:80:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:80:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:80:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:80:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:32:regs\|data_out\[0\] reg:\\Registers:32:regs\|data_out\[0\]~_emulated reg:\\Registers:32:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:32:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:32:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:32:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:16:regs\|data_out\[0\] reg:\\Registers:16:regs\|data_out\[0\]~_emulated reg:\\Registers:16:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:16:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:16:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:16:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:48:regs\|data_out\[0\] reg:\\Registers:48:regs\|data_out\[0\]~_emulated reg:\\Registers:48:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:48:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:48:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:48:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:0:regs\|data_out\[0\] reg:\\Registers:0:regs\|data_out\[0\]~_emulated reg:\\Registers:0:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:0:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:0:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:0:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:40:regs\|data_out\[0\] reg:\\Registers:40:regs\|data_out\[0\]~_emulated reg:\\Registers:40:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:40:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:40:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:40:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:72:regs\|data_out\[0\] reg:\\Registers:72:regs\|data_out\[0\]~_emulated reg:\\Registers:72:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:72:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:72:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:72:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:8:regs\|data_out\[0\] reg:\\Registers:8:regs\|data_out\[0\]~_emulated reg:\\Registers:8:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:8:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:8:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:8:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:24:regs\|data_out\[0\] reg:\\Registers:24:regs\|data_out\[0\]~_emulated reg:\\Registers:24:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:24:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:24:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:24:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:50:regs\|data_out\[0\] reg:\\Registers:50:regs\|data_out\[0\]~_emulated reg:\\Registers:50:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:50:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:50:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:50:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:74:regs\|data_out\[0\] reg:\\Registers:74:regs\|data_out\[0\]~_emulated reg:\\Registers:74:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:74:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:74:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:74:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:42:regs\|data_out\[0\] reg:\\Registers:42:regs\|data_out\[0\]~_emulated reg:\\Registers:42:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:42:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:42:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:42:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:10:regs\|data_out\[0\] reg:\\Registers:10:regs\|data_out\[0\]~_emulated reg:\\Registers:10:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:10:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:10:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:10:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:26:regs\|data_out\[0\] reg:\\Registers:26:regs\|data_out\[0\]~_emulated reg:\\Registers:26:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:26:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:26:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:26:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:34:regs\|data_out\[0\] reg:\\Registers:34:regs\|data_out\[0\]~_emulated reg:\\Registers:34:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:34:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:34:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:34:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:66:regs\|data_out\[0\] reg:\\Registers:66:regs\|data_out\[0\]~_emulated reg:\\Registers:66:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:66:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:66:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:66:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:2:regs\|data_out\[0\] reg:\\Registers:2:regs\|data_out\[0\]~_emulated reg:\\Registers:2:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:2:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:2:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:2:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:18:regs\|data_out\[0\] reg:\\Registers:18:regs\|data_out\[0\]~_emulated reg:\\Registers:18:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:18:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:18:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:18:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:58:regs\|data_out\[0\] reg:\\Registers:58:regs\|data_out\[0\]~_emulated reg:\\Registers:58:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:58:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:58:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:58:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:46:regs\|data_out\[0\] reg:\\Registers:46:regs\|data_out\[0\]~_emulated reg:\\Registers:46:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:46:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:46:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:46:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:78:regs\|data_out\[0\] reg:\\Registers:78:regs\|data_out\[0\]~_emulated reg:\\Registers:78:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:78:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:78:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:78:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:14:regs\|data_out\[0\] reg:\\Registers:14:regs\|data_out\[0\]~_emulated reg:\\Registers:14:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:14:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:14:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:14:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:30:regs\|data_out\[0\] reg:\\Registers:30:regs\|data_out\[0\]~_emulated reg:\\Registers:30:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:30:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:30:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:30:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:54:regs\|data_out\[0\] reg:\\Registers:54:regs\|data_out\[0\]~_emulated reg:\\Registers:54:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:54:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:54:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:54:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:70:regs\|data_out\[0\] reg:\\Registers:70:regs\|data_out\[0\]~_emulated reg:\\Registers:70:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:70:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:70:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:70:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:38:regs\|data_out\[0\] reg:\\Registers:38:regs\|data_out\[0\]~_emulated reg:\\Registers:38:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:38:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:38:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:38:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:6:regs\|data_out\[0\] reg:\\Registers:6:regs\|data_out\[0\]~_emulated reg:\\Registers:6:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:6:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:6:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:6:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:22:regs\|data_out\[0\] reg:\\Registers:22:regs\|data_out\[0\]~_emulated reg:\\Registers:22:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:22:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:22:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:22:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:62:regs\|data_out\[0\] reg:\\Registers:62:regs\|data_out\[0\]~_emulated reg:\\Registers:62:regs\|data_out\[0\]~latch " "Warning (13310): Register \"reg:\\Registers:62:regs\|data_out\[0\]\" is converted into an equivalent circuit using register \"reg:\\Registers:62:regs\|data_out\[0\]~_emulated\" and latch \"reg:\\Registers:62:regs\|data_out\[0\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:43:regs\|data_out\[1\] reg:\\Registers:43:regs\|data_out\[1\]~_emulated reg:\\Registers:43:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:43:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:43:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:43:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:75:regs\|data_out\[1\] reg:\\Registers:75:regs\|data_out\[1\]~_emulated reg:\\Registers:75:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:75:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:75:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:75:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:11:regs\|data_out\[1\] reg:\\Registers:11:regs\|data_out\[1\]~_emulated reg:\\Registers:11:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:11:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:11:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:11:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:27:regs\|data_out\[1\] reg:\\Registers:27:regs\|data_out\[1\]~_emulated reg:\\Registers:27:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:27:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:27:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:27:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:45:regs\|data_out\[1\] reg:\\Registers:45:regs\|data_out\[1\]~_emulated reg:\\Registers:45:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:45:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:45:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:45:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:77:regs\|data_out\[1\] reg:\\Registers:77:regs\|data_out\[1\]~_emulated reg:\\Registers:77:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:77:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:77:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:77:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:13:regs\|data_out\[1\] reg:\\Registers:13:regs\|data_out\[1\]~_emulated reg:\\Registers:13:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:13:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:13:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:13:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:29:regs\|data_out\[1\] reg:\\Registers:29:regs\|data_out\[1\]~_emulated reg:\\Registers:29:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:29:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:29:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:29:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:41:regs\|data_out\[1\] reg:\\Registers:41:regs\|data_out\[1\]~_emulated reg:\\Registers:41:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:41:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:41:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:41:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:73:regs\|data_out\[1\] reg:\\Registers:73:regs\|data_out\[1\]~_emulated reg:\\Registers:73:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:73:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:73:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:73:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:9:regs\|data_out\[1\] reg:\\Registers:9:regs\|data_out\[1\]~_emulated reg:\\Registers:9:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:9:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:9:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:9:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:25:regs\|data_out\[1\] reg:\\Registers:25:regs\|data_out\[1\]~_emulated reg:\\Registers:25:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:25:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:25:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:25:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:47:regs\|data_out\[1\] reg:\\Registers:47:regs\|data_out\[1\]~_emulated reg:\\Registers:47:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:47:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:47:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:47:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:79:regs\|data_out\[1\] reg:\\Registers:79:regs\|data_out\[1\]~_emulated reg:\\Registers:79:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:79:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:79:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:79:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:15:regs\|data_out\[1\] reg:\\Registers:15:regs\|data_out\[1\]~_emulated reg:\\Registers:15:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:15:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:15:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:15:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:31:regs\|data_out\[1\] reg:\\Registers:31:regs\|data_out\[1\]~_emulated reg:\\Registers:31:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:31:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:31:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:31:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:53:regs\|data_out\[1\] reg:\\Registers:53:regs\|data_out\[1\]~_emulated reg:\\Registers:53:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:53:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:53:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:53:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:51:regs\|data_out\[1\] reg:\\Registers:51:regs\|data_out\[1\]~_emulated reg:\\Registers:51:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:51:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:51:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:51:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:49:regs\|data_out\[1\] reg:\\Registers:49:regs\|data_out\[1\]~_emulated reg:\\Registers:49:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:49:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:49:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:49:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:55:regs\|data_out\[1\] reg:\\Registers:55:regs\|data_out\[1\]~_emulated reg:\\Registers:55:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:55:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:55:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:55:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:67:regs\|data_out\[1\] reg:\\Registers:67:regs\|data_out\[1\]~_emulated reg:\\Registers:67:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:67:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:67:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:67:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:35:regs\|data_out\[1\] reg:\\Registers:35:regs\|data_out\[1\]~_emulated reg:\\Registers:35:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:35:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:35:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:35:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:3:regs\|data_out\[1\] reg:\\Registers:3:regs\|data_out\[1\]~_emulated reg:\\Registers:3:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:3:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:3:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:3:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:19:regs\|data_out\[1\] reg:\\Registers:19:regs\|data_out\[1\]~_emulated reg:\\Registers:19:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:19:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:19:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:19:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:69:regs\|data_out\[1\] reg:\\Registers:69:regs\|data_out\[1\]~_emulated reg:\\Registers:69:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:69:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:69:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:69:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:37:regs\|data_out\[1\] reg:\\Registers:37:regs\|data_out\[1\]~_emulated reg:\\Registers:37:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:37:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:37:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:37:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:5:regs\|data_out\[1\] reg:\\Registers:5:regs\|data_out\[1\]~_emulated reg:\\Registers:5:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:5:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:5:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:5:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:21:regs\|data_out\[1\] reg:\\Registers:21:regs\|data_out\[1\]~_emulated reg:\\Registers:21:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:21:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:21:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:21:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:65:regs\|data_out\[1\] reg:\\Registers:65:regs\|data_out\[1\]~_emulated reg:\\Registers:65:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:65:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:65:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:65:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:33:regs\|data_out\[1\] reg:\\Registers:33:regs\|data_out\[1\]~_emulated reg:\\Registers:33:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:33:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:33:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:33:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:1:regs\|data_out\[1\] reg:\\Registers:1:regs\|data_out\[1\]~_emulated reg:\\Registers:1:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:1:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:1:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:1:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:17:regs\|data_out\[1\] reg:\\Registers:17:regs\|data_out\[1\]~_emulated reg:\\Registers:17:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:17:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:17:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:17:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:71:regs\|data_out\[1\] reg:\\Registers:71:regs\|data_out\[1\]~_emulated reg:\\Registers:71:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:71:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:71:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:71:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:39:regs\|data_out\[1\] reg:\\Registers:39:regs\|data_out\[1\]~_emulated reg:\\Registers:39:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:39:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:39:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:39:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:7:regs\|data_out\[1\] reg:\\Registers:7:regs\|data_out\[1\]~_emulated reg:\\Registers:7:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:7:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:7:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:7:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:23:regs\|data_out\[1\] reg:\\Registers:23:regs\|data_out\[1\]~_emulated reg:\\Registers:23:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:23:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:23:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:23:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:61:regs\|data_out\[1\] reg:\\Registers:61:regs\|data_out\[1\]~_emulated reg:\\Registers:61:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:61:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:61:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:61:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:59:regs\|data_out\[1\] reg:\\Registers:59:regs\|data_out\[1\]~_emulated reg:\\Registers:59:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:59:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:59:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:59:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:57:regs\|data_out\[1\] reg:\\Registers:57:regs\|data_out\[1\]~_emulated reg:\\Registers:57:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:57:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:57:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:57:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:63:regs\|data_out\[1\] reg:\\Registers:63:regs\|data_out\[1\]~_emulated reg:\\Registers:63:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:63:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:63:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:63:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:56:regs\|data_out\[1\] reg:\\Registers:56:regs\|data_out\[1\]~_emulated reg:\\Registers:56:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:56:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:56:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:56:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:52:regs\|data_out\[1\] reg:\\Registers:52:regs\|data_out\[1\]~_emulated reg:\\Registers:52:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:52:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:52:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:52:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:44:regs\|data_out\[1\] reg:\\Registers:44:regs\|data_out\[1\]~_emulated reg:\\Registers:44:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:44:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:44:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:44:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:76:regs\|data_out\[1\] reg:\\Registers:76:regs\|data_out\[1\]~_emulated reg:\\Registers:76:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:76:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:76:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:76:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:12:regs\|data_out\[1\] reg:\\Registers:12:regs\|data_out\[1\]~_emulated reg:\\Registers:12:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:12:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:12:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:12:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:28:regs\|data_out\[1\] reg:\\Registers:28:regs\|data_out\[1\]~_emulated reg:\\Registers:28:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:28:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:28:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:28:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:68:regs\|data_out\[1\] reg:\\Registers:68:regs\|data_out\[1\]~_emulated reg:\\Registers:68:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:68:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:68:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:68:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:36:regs\|data_out\[1\] reg:\\Registers:36:regs\|data_out\[1\]~_emulated reg:\\Registers:36:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:36:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:36:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:36:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:4:regs\|data_out\[1\] reg:\\Registers:4:regs\|data_out\[1\]~_emulated reg:\\Registers:4:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:4:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:4:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:4:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:20:regs\|data_out\[1\] reg:\\Registers:20:regs\|data_out\[1\]~_emulated reg:\\Registers:20:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:20:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:20:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:20:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:60:regs\|data_out\[1\] reg:\\Registers:60:regs\|data_out\[1\]~_emulated reg:\\Registers:60:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:60:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:60:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:60:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:32:regs\|data_out\[1\] reg:\\Registers:32:regs\|data_out\[1\]~_emulated reg:\\Registers:32:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:32:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:32:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:32:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:80:regs\|data_out\[1\] reg:\\Registers:80:regs\|data_out\[1\]~_emulated reg:\\Registers:80:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:80:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:80:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:80:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:16:regs\|data_out\[1\] reg:\\Registers:16:regs\|data_out\[1\]~_emulated reg:\\Registers:16:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:16:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:16:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:16:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:48:regs\|data_out\[1\] reg:\\Registers:48:regs\|data_out\[1\]~_emulated reg:\\Registers:48:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:48:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:48:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:48:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:64:regs\|data_out\[1\] reg:\\Registers:64:regs\|data_out\[1\]~_emulated reg:\\Registers:64:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:64:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:64:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:64:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:0:regs\|data_out\[1\] reg:\\Registers:0:regs\|data_out\[1\]~_emulated reg:\\Registers:0:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:0:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:0:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:0:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:72:regs\|data_out\[1\] reg:\\Registers:72:regs\|data_out\[1\]~_emulated reg:\\Registers:72:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:72:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:72:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:72:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:40:regs\|data_out\[1\] reg:\\Registers:40:regs\|data_out\[1\]~_emulated reg:\\Registers:40:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:40:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:40:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:40:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:8:regs\|data_out\[1\] reg:\\Registers:8:regs\|data_out\[1\]~_emulated reg:\\Registers:8:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:8:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:8:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:8:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:24:regs\|data_out\[1\] reg:\\Registers:24:regs\|data_out\[1\]~_emulated reg:\\Registers:24:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:24:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:24:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:24:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:42:regs\|data_out\[1\] reg:\\Registers:42:regs\|data_out\[1\]~_emulated reg:\\Registers:42:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:42:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:42:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:42:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:74:regs\|data_out\[1\] reg:\\Registers:74:regs\|data_out\[1\]~_emulated reg:\\Registers:74:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:74:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:74:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:74:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:10:regs\|data_out\[1\] reg:\\Registers:10:regs\|data_out\[1\]~_emulated reg:\\Registers:10:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:10:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:10:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:10:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:26:regs\|data_out\[1\] reg:\\Registers:26:regs\|data_out\[1\]~_emulated reg:\\Registers:26:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:26:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:26:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:26:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:50:regs\|data_out\[1\] reg:\\Registers:50:regs\|data_out\[1\]~_emulated reg:\\Registers:50:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:50:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:50:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:50:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:66:regs\|data_out\[1\] reg:\\Registers:66:regs\|data_out\[1\]~_emulated reg:\\Registers:66:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:66:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:66:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:66:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:34:regs\|data_out\[1\] reg:\\Registers:34:regs\|data_out\[1\]~_emulated reg:\\Registers:34:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:34:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:34:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:34:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:2:regs\|data_out\[1\] reg:\\Registers:2:regs\|data_out\[1\]~_emulated reg:\\Registers:2:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:2:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:2:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:2:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:18:regs\|data_out\[1\] reg:\\Registers:18:regs\|data_out\[1\]~_emulated reg:\\Registers:18:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:18:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:18:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:18:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:58:regs\|data_out\[1\] reg:\\Registers:58:regs\|data_out\[1\]~_emulated reg:\\Registers:58:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:58:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:58:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:58:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:54:regs\|data_out\[1\] reg:\\Registers:54:regs\|data_out\[1\]~_emulated reg:\\Registers:54:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:54:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:54:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:54:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:78:regs\|data_out\[1\] reg:\\Registers:78:regs\|data_out\[1\]~_emulated reg:\\Registers:78:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:78:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:78:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:78:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:46:regs\|data_out\[1\] reg:\\Registers:46:regs\|data_out\[1\]~_emulated reg:\\Registers:46:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:46:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:46:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:46:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:14:regs\|data_out\[1\] reg:\\Registers:14:regs\|data_out\[1\]~_emulated reg:\\Registers:14:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:14:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:14:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:14:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:30:regs\|data_out\[1\] reg:\\Registers:30:regs\|data_out\[1\]~_emulated reg:\\Registers:30:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:30:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:30:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:30:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:38:regs\|data_out\[1\] reg:\\Registers:38:regs\|data_out\[1\]~_emulated reg:\\Registers:38:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:38:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:38:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:38:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:70:regs\|data_out\[1\] reg:\\Registers:70:regs\|data_out\[1\]~_emulated reg:\\Registers:70:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:70:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:70:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:70:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:6:regs\|data_out\[1\] reg:\\Registers:6:regs\|data_out\[1\]~_emulated reg:\\Registers:6:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:6:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:6:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:6:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:22:regs\|data_out\[1\] reg:\\Registers:22:regs\|data_out\[1\]~_emulated reg:\\Registers:22:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:22:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:22:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:22:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:62:regs\|data_out\[1\] reg:\\Registers:62:regs\|data_out\[1\]~_emulated reg:\\Registers:62:regs\|data_out\[1\]~latch " "Warning (13310): Register \"reg:\\Registers:62:regs\|data_out\[1\]\" is converted into an equivalent circuit using register \"reg:\\Registers:62:regs\|data_out\[1\]~_emulated\" and latch \"reg:\\Registers:62:regs\|data_out\[1\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:53:regs\|data_out\[2\] reg:\\Registers:53:regs\|data_out\[2\]~_emulated reg:\\Registers:53:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:53:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:53:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:53:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:51:regs\|data_out\[2\] reg:\\Registers:51:regs\|data_out\[2\]~_emulated reg:\\Registers:51:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:51:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:51:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:51:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:49:regs\|data_out\[2\] reg:\\Registers:49:regs\|data_out\[2\]~_emulated reg:\\Registers:49:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:49:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:49:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:49:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:55:regs\|data_out\[2\] reg:\\Registers:55:regs\|data_out\[2\]~_emulated reg:\\Registers:55:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:55:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:55:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:55:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:75:regs\|data_out\[2\] reg:\\Registers:75:regs\|data_out\[2\]~_emulated reg:\\Registers:75:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:75:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:75:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:75:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:43:regs\|data_out\[2\] reg:\\Registers:43:regs\|data_out\[2\]~_emulated reg:\\Registers:43:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:43:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:43:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:43:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:11:regs\|data_out\[2\] reg:\\Registers:11:regs\|data_out\[2\]~_emulated reg:\\Registers:11:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:11:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:11:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:11:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:27:regs\|data_out\[2\] reg:\\Registers:27:regs\|data_out\[2\]~_emulated reg:\\Registers:27:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:27:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:27:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:27:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:77:regs\|data_out\[2\] reg:\\Registers:77:regs\|data_out\[2\]~_emulated reg:\\Registers:77:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:77:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:77:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:77:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:45:regs\|data_out\[2\] reg:\\Registers:45:regs\|data_out\[2\]~_emulated reg:\\Registers:45:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:45:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:45:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:45:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:13:regs\|data_out\[2\] reg:\\Registers:13:regs\|data_out\[2\]~_emulated reg:\\Registers:13:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:13:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:13:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:13:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:29:regs\|data_out\[2\] reg:\\Registers:29:regs\|data_out\[2\]~_emulated reg:\\Registers:29:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:29:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:29:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:29:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:73:regs\|data_out\[2\] reg:\\Registers:73:regs\|data_out\[2\]~_emulated reg:\\Registers:73:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:73:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:73:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:73:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:41:regs\|data_out\[2\] reg:\\Registers:41:regs\|data_out\[2\]~_emulated reg:\\Registers:41:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:41:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:41:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:41:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:9:regs\|data_out\[2\] reg:\\Registers:9:regs\|data_out\[2\]~_emulated reg:\\Registers:9:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:9:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:9:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:9:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:25:regs\|data_out\[2\] reg:\\Registers:25:regs\|data_out\[2\]~_emulated reg:\\Registers:25:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:25:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:25:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:25:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:79:regs\|data_out\[2\] reg:\\Registers:79:regs\|data_out\[2\]~_emulated reg:\\Registers:79:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:79:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:79:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:79:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:47:regs\|data_out\[2\] reg:\\Registers:47:regs\|data_out\[2\]~_emulated reg:\\Registers:47:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:47:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:47:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:47:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:15:regs\|data_out\[2\] reg:\\Registers:15:regs\|data_out\[2\]~_emulated reg:\\Registers:15:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:15:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:15:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:15:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:31:regs\|data_out\[2\] reg:\\Registers:31:regs\|data_out\[2\]~_emulated reg:\\Registers:31:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:31:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:31:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:31:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:35:regs\|data_out\[2\] reg:\\Registers:35:regs\|data_out\[2\]~_emulated reg:\\Registers:35:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:35:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:35:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:35:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:67:regs\|data_out\[2\] reg:\\Registers:67:regs\|data_out\[2\]~_emulated reg:\\Registers:67:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:67:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:67:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:67:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:3:regs\|data_out\[2\] reg:\\Registers:3:regs\|data_out\[2\]~_emulated reg:\\Registers:3:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:3:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:3:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:3:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:19:regs\|data_out\[2\] reg:\\Registers:19:regs\|data_out\[2\]~_emulated reg:\\Registers:19:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:19:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:19:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:19:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:37:regs\|data_out\[2\] reg:\\Registers:37:regs\|data_out\[2\]~_emulated reg:\\Registers:37:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:37:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:37:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:37:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:69:regs\|data_out\[2\] reg:\\Registers:69:regs\|data_out\[2\]~_emulated reg:\\Registers:69:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:69:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:69:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:69:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:5:regs\|data_out\[2\] reg:\\Registers:5:regs\|data_out\[2\]~_emulated reg:\\Registers:5:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:5:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:5:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:5:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:21:regs\|data_out\[2\] reg:\\Registers:21:regs\|data_out\[2\]~_emulated reg:\\Registers:21:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:21:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:21:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:21:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:33:regs\|data_out\[2\] reg:\\Registers:33:regs\|data_out\[2\]~_emulated reg:\\Registers:33:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:33:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:33:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:33:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:65:regs\|data_out\[2\] reg:\\Registers:65:regs\|data_out\[2\]~_emulated reg:\\Registers:65:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:65:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:65:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:65:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:1:regs\|data_out\[2\] reg:\\Registers:1:regs\|data_out\[2\]~_emulated reg:\\Registers:1:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:1:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:1:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:1:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:17:regs\|data_out\[2\] reg:\\Registers:17:regs\|data_out\[2\]~_emulated reg:\\Registers:17:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:17:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:17:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:17:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:39:regs\|data_out\[2\] reg:\\Registers:39:regs\|data_out\[2\]~_emulated reg:\\Registers:39:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:39:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:39:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:39:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:71:regs\|data_out\[2\] reg:\\Registers:71:regs\|data_out\[2\]~_emulated reg:\\Registers:71:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:71:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:71:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:71:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:7:regs\|data_out\[2\] reg:\\Registers:7:regs\|data_out\[2\]~_emulated reg:\\Registers:7:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:7:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:7:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:7:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:23:regs\|data_out\[2\] reg:\\Registers:23:regs\|data_out\[2\]~_emulated reg:\\Registers:23:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:23:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:23:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:23:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:61:regs\|data_out\[2\] reg:\\Registers:61:regs\|data_out\[2\]~_emulated reg:\\Registers:61:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:61:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:61:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:61:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:59:regs\|data_out\[2\] reg:\\Registers:59:regs\|data_out\[2\]~_emulated reg:\\Registers:59:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:59:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:59:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:59:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:57:regs\|data_out\[2\] reg:\\Registers:57:regs\|data_out\[2\]~_emulated reg:\\Registers:57:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:57:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:57:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:57:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:63:regs\|data_out\[2\] reg:\\Registers:63:regs\|data_out\[2\]~_emulated reg:\\Registers:63:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:63:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:63:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:63:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:76:regs\|data_out\[2\] reg:\\Registers:76:regs\|data_out\[2\]~_emulated reg:\\Registers:76:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:76:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:76:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:76:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:44:regs\|data_out\[2\] reg:\\Registers:44:regs\|data_out\[2\]~_emulated reg:\\Registers:44:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:44:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:44:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:44:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:12:regs\|data_out\[2\] reg:\\Registers:12:regs\|data_out\[2\]~_emulated reg:\\Registers:12:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:12:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:12:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:12:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:28:regs\|data_out\[2\] reg:\\Registers:28:regs\|data_out\[2\]~_emulated reg:\\Registers:28:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:28:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:28:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:28:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:52:regs\|data_out\[2\] reg:\\Registers:52:regs\|data_out\[2\]~_emulated reg:\\Registers:52:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:52:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:52:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:52:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:36:regs\|data_out\[2\] reg:\\Registers:36:regs\|data_out\[2\]~_emulated reg:\\Registers:36:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:36:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:36:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:36:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:68:regs\|data_out\[2\] reg:\\Registers:68:regs\|data_out\[2\]~_emulated reg:\\Registers:68:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:68:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:68:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:68:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:4:regs\|data_out\[2\] reg:\\Registers:4:regs\|data_out\[2\]~_emulated reg:\\Registers:4:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:4:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:4:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:4:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:20:regs\|data_out\[2\] reg:\\Registers:20:regs\|data_out\[2\]~_emulated reg:\\Registers:20:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:20:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:20:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:20:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:60:regs\|data_out\[2\] reg:\\Registers:60:regs\|data_out\[2\]~_emulated reg:\\Registers:60:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:60:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:60:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:60:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:56:regs\|data_out\[2\] reg:\\Registers:56:regs\|data_out\[2\]~_emulated reg:\\Registers:56:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:56:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:56:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:56:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:64:regs\|data_out\[2\] reg:\\Registers:64:regs\|data_out\[2\]~_emulated reg:\\Registers:64:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:64:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:64:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:64:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:80:regs\|data_out\[2\] reg:\\Registers:80:regs\|data_out\[2\]~_emulated reg:\\Registers:80:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:80:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:80:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:80:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:32:regs\|data_out\[2\] reg:\\Registers:32:regs\|data_out\[2\]~_emulated reg:\\Registers:32:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:32:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:32:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:32:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:16:regs\|data_out\[2\] reg:\\Registers:16:regs\|data_out\[2\]~_emulated reg:\\Registers:16:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:16:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:16:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:16:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:48:regs\|data_out\[2\] reg:\\Registers:48:regs\|data_out\[2\]~_emulated reg:\\Registers:48:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:48:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:48:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:48:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:0:regs\|data_out\[2\] reg:\\Registers:0:regs\|data_out\[2\]~_emulated reg:\\Registers:0:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:0:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:0:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:0:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:40:regs\|data_out\[2\] reg:\\Registers:40:regs\|data_out\[2\]~_emulated reg:\\Registers:40:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:40:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:40:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:40:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:72:regs\|data_out\[2\] reg:\\Registers:72:regs\|data_out\[2\]~_emulated reg:\\Registers:72:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:72:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:72:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:72:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:8:regs\|data_out\[2\] reg:\\Registers:8:regs\|data_out\[2\]~_emulated reg:\\Registers:8:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:8:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:8:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:8:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:24:regs\|data_out\[2\] reg:\\Registers:24:regs\|data_out\[2\]~_emulated reg:\\Registers:24:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:24:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:24:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:24:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:50:regs\|data_out\[2\] reg:\\Registers:50:regs\|data_out\[2\]~_emulated reg:\\Registers:50:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:50:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:50:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:50:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:74:regs\|data_out\[2\] reg:\\Registers:74:regs\|data_out\[2\]~_emulated reg:\\Registers:74:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:74:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:74:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:74:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:42:regs\|data_out\[2\] reg:\\Registers:42:regs\|data_out\[2\]~_emulated reg:\\Registers:42:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:42:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:42:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:42:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:10:regs\|data_out\[2\] reg:\\Registers:10:regs\|data_out\[2\]~_emulated reg:\\Registers:10:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:10:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:10:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:10:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:26:regs\|data_out\[2\] reg:\\Registers:26:regs\|data_out\[2\]~_emulated reg:\\Registers:26:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:26:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:26:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:26:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:34:regs\|data_out\[2\] reg:\\Registers:34:regs\|data_out\[2\]~_emulated reg:\\Registers:34:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:34:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:34:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:34:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:66:regs\|data_out\[2\] reg:\\Registers:66:regs\|data_out\[2\]~_emulated reg:\\Registers:66:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:66:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:66:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:66:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:2:regs\|data_out\[2\] reg:\\Registers:2:regs\|data_out\[2\]~_emulated reg:\\Registers:2:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:2:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:2:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:2:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:18:regs\|data_out\[2\] reg:\\Registers:18:regs\|data_out\[2\]~_emulated reg:\\Registers:18:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:18:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:18:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:18:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:58:regs\|data_out\[2\] reg:\\Registers:58:regs\|data_out\[2\]~_emulated reg:\\Registers:58:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:58:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:58:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:58:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:46:regs\|data_out\[2\] reg:\\Registers:46:regs\|data_out\[2\]~_emulated reg:\\Registers:46:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:46:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:46:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:46:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:78:regs\|data_out\[2\] reg:\\Registers:78:regs\|data_out\[2\]~_emulated reg:\\Registers:78:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:78:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:78:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:78:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:14:regs\|data_out\[2\] reg:\\Registers:14:regs\|data_out\[2\]~_emulated reg:\\Registers:14:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:14:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:14:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:14:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:30:regs\|data_out\[2\] reg:\\Registers:30:regs\|data_out\[2\]~_emulated reg:\\Registers:30:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:30:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:30:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:30:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:54:regs\|data_out\[2\] reg:\\Registers:54:regs\|data_out\[2\]~_emulated reg:\\Registers:54:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:54:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:54:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:54:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:70:regs\|data_out\[2\] reg:\\Registers:70:regs\|data_out\[2\]~_emulated reg:\\Registers:70:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:70:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:70:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:70:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:38:regs\|data_out\[2\] reg:\\Registers:38:regs\|data_out\[2\]~_emulated reg:\\Registers:38:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:38:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:38:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:38:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:6:regs\|data_out\[2\] reg:\\Registers:6:regs\|data_out\[2\]~_emulated reg:\\Registers:6:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:6:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:6:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:6:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:22:regs\|data_out\[2\] reg:\\Registers:22:regs\|data_out\[2\]~_emulated reg:\\Registers:22:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:22:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:22:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:22:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:62:regs\|data_out\[2\] reg:\\Registers:62:regs\|data_out\[2\]~_emulated reg:\\Registers:62:regs\|data_out\[2\]~latch " "Warning (13310): Register \"reg:\\Registers:62:regs\|data_out\[2\]\" is converted into an equivalent circuit using register \"reg:\\Registers:62:regs\|data_out\[2\]~_emulated\" and latch \"reg:\\Registers:62:regs\|data_out\[2\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:43:regs\|data_out\[3\] reg:\\Registers:43:regs\|data_out\[3\]~_emulated reg:\\Registers:43:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:43:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:43:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:43:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:75:regs\|data_out\[3\] reg:\\Registers:75:regs\|data_out\[3\]~_emulated reg:\\Registers:75:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:75:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:75:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:75:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:11:regs\|data_out\[3\] reg:\\Registers:11:regs\|data_out\[3\]~_emulated reg:\\Registers:11:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:11:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:11:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:11:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:27:regs\|data_out\[3\] reg:\\Registers:27:regs\|data_out\[3\]~_emulated reg:\\Registers:27:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:27:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:27:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:27:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:45:regs\|data_out\[3\] reg:\\Registers:45:regs\|data_out\[3\]~_emulated reg:\\Registers:45:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:45:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:45:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:45:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:77:regs\|data_out\[3\] reg:\\Registers:77:regs\|data_out\[3\]~_emulated reg:\\Registers:77:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:77:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:77:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:77:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:13:regs\|data_out\[3\] reg:\\Registers:13:regs\|data_out\[3\]~_emulated reg:\\Registers:13:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:13:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:13:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:13:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:29:regs\|data_out\[3\] reg:\\Registers:29:regs\|data_out\[3\]~_emulated reg:\\Registers:29:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:29:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:29:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:29:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:41:regs\|data_out\[3\] reg:\\Registers:41:regs\|data_out\[3\]~_emulated reg:\\Registers:41:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:41:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:41:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:41:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:73:regs\|data_out\[3\] reg:\\Registers:73:regs\|data_out\[3\]~_emulated reg:\\Registers:73:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:73:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:73:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:73:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:9:regs\|data_out\[3\] reg:\\Registers:9:regs\|data_out\[3\]~_emulated reg:\\Registers:9:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:9:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:9:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:9:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:25:regs\|data_out\[3\] reg:\\Registers:25:regs\|data_out\[3\]~_emulated reg:\\Registers:25:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:25:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:25:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:25:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:47:regs\|data_out\[3\] reg:\\Registers:47:regs\|data_out\[3\]~_emulated reg:\\Registers:47:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:47:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:47:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:47:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:79:regs\|data_out\[3\] reg:\\Registers:79:regs\|data_out\[3\]~_emulated reg:\\Registers:79:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:79:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:79:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:79:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:15:regs\|data_out\[3\] reg:\\Registers:15:regs\|data_out\[3\]~_emulated reg:\\Registers:15:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:15:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:15:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:15:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:31:regs\|data_out\[3\] reg:\\Registers:31:regs\|data_out\[3\]~_emulated reg:\\Registers:31:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:31:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:31:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:31:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:53:regs\|data_out\[3\] reg:\\Registers:53:regs\|data_out\[3\]~_emulated reg:\\Registers:53:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:53:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:53:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:53:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:51:regs\|data_out\[3\] reg:\\Registers:51:regs\|data_out\[3\]~_emulated reg:\\Registers:51:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:51:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:51:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:51:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:49:regs\|data_out\[3\] reg:\\Registers:49:regs\|data_out\[3\]~_emulated reg:\\Registers:49:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:49:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:49:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:49:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:55:regs\|data_out\[3\] reg:\\Registers:55:regs\|data_out\[3\]~_emulated reg:\\Registers:55:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:55:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:55:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:55:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:67:regs\|data_out\[3\] reg:\\Registers:67:regs\|data_out\[3\]~_emulated reg:\\Registers:67:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:67:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:67:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:67:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:35:regs\|data_out\[3\] reg:\\Registers:35:regs\|data_out\[3\]~_emulated reg:\\Registers:35:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:35:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:35:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:35:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:3:regs\|data_out\[3\] reg:\\Registers:3:regs\|data_out\[3\]~_emulated reg:\\Registers:3:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:3:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:3:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:3:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:19:regs\|data_out\[3\] reg:\\Registers:19:regs\|data_out\[3\]~_emulated reg:\\Registers:19:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:19:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:19:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:19:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:69:regs\|data_out\[3\] reg:\\Registers:69:regs\|data_out\[3\]~_emulated reg:\\Registers:69:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:69:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:69:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:69:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:37:regs\|data_out\[3\] reg:\\Registers:37:regs\|data_out\[3\]~_emulated reg:\\Registers:37:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:37:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:37:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:37:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:5:regs\|data_out\[3\] reg:\\Registers:5:regs\|data_out\[3\]~_emulated reg:\\Registers:5:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:5:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:5:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:5:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:21:regs\|data_out\[3\] reg:\\Registers:21:regs\|data_out\[3\]~_emulated reg:\\Registers:21:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:21:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:21:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:21:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:65:regs\|data_out\[3\] reg:\\Registers:65:regs\|data_out\[3\]~_emulated reg:\\Registers:65:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:65:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:65:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:65:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:33:regs\|data_out\[3\] reg:\\Registers:33:regs\|data_out\[3\]~_emulated reg:\\Registers:33:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:33:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:33:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:33:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:1:regs\|data_out\[3\] reg:\\Registers:1:regs\|data_out\[3\]~_emulated reg:\\Registers:1:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:1:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:1:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:1:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:17:regs\|data_out\[3\] reg:\\Registers:17:regs\|data_out\[3\]~_emulated reg:\\Registers:17:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:17:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:17:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:17:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:71:regs\|data_out\[3\] reg:\\Registers:71:regs\|data_out\[3\]~_emulated reg:\\Registers:71:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:71:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:71:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:71:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:39:regs\|data_out\[3\] reg:\\Registers:39:regs\|data_out\[3\]~_emulated reg:\\Registers:39:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:39:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:39:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:39:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:7:regs\|data_out\[3\] reg:\\Registers:7:regs\|data_out\[3\]~_emulated reg:\\Registers:7:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:7:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:7:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:7:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:23:regs\|data_out\[3\] reg:\\Registers:23:regs\|data_out\[3\]~_emulated reg:\\Registers:23:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:23:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:23:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:23:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:61:regs\|data_out\[3\] reg:\\Registers:61:regs\|data_out\[3\]~_emulated reg:\\Registers:61:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:61:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:61:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:61:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:59:regs\|data_out\[3\] reg:\\Registers:59:regs\|data_out\[3\]~_emulated reg:\\Registers:59:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:59:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:59:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:59:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:57:regs\|data_out\[3\] reg:\\Registers:57:regs\|data_out\[3\]~_emulated reg:\\Registers:57:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:57:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:57:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:57:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:63:regs\|data_out\[3\] reg:\\Registers:63:regs\|data_out\[3\]~_emulated reg:\\Registers:63:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:63:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:63:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:63:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:56:regs\|data_out\[3\] reg:\\Registers:56:regs\|data_out\[3\]~_emulated reg:\\Registers:56:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:56:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:56:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:56:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:52:regs\|data_out\[3\] reg:\\Registers:52:regs\|data_out\[3\]~_emulated reg:\\Registers:52:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:52:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:52:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:52:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:44:regs\|data_out\[3\] reg:\\Registers:44:regs\|data_out\[3\]~_emulated reg:\\Registers:44:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:44:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:44:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:44:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:76:regs\|data_out\[3\] reg:\\Registers:76:regs\|data_out\[3\]~_emulated reg:\\Registers:76:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:76:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:76:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:76:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:12:regs\|data_out\[3\] reg:\\Registers:12:regs\|data_out\[3\]~_emulated reg:\\Registers:12:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:12:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:12:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:12:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:28:regs\|data_out\[3\] reg:\\Registers:28:regs\|data_out\[3\]~_emulated reg:\\Registers:28:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:28:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:28:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:28:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:68:regs\|data_out\[3\] reg:\\Registers:68:regs\|data_out\[3\]~_emulated reg:\\Registers:68:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:68:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:68:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:68:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:36:regs\|data_out\[3\] reg:\\Registers:36:regs\|data_out\[3\]~_emulated reg:\\Registers:36:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:36:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:36:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:36:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:4:regs\|data_out\[3\] reg:\\Registers:4:regs\|data_out\[3\]~_emulated reg:\\Registers:4:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:4:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:4:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:4:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:20:regs\|data_out\[3\] reg:\\Registers:20:regs\|data_out\[3\]~_emulated reg:\\Registers:20:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:20:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:20:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:20:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:60:regs\|data_out\[3\] reg:\\Registers:60:regs\|data_out\[3\]~_emulated reg:\\Registers:60:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:60:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:60:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:60:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:32:regs\|data_out\[3\] reg:\\Registers:32:regs\|data_out\[3\]~_emulated reg:\\Registers:32:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:32:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:32:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:32:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:80:regs\|data_out\[3\] reg:\\Registers:80:regs\|data_out\[3\]~_emulated reg:\\Registers:80:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:80:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:80:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:80:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:16:regs\|data_out\[3\] reg:\\Registers:16:regs\|data_out\[3\]~_emulated reg:\\Registers:16:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:16:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:16:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:16:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:48:regs\|data_out\[3\] reg:\\Registers:48:regs\|data_out\[3\]~_emulated reg:\\Registers:48:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:48:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:48:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:48:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:64:regs\|data_out\[3\] reg:\\Registers:64:regs\|data_out\[3\]~_emulated reg:\\Registers:64:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:64:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:64:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:64:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:0:regs\|data_out\[3\] reg:\\Registers:0:regs\|data_out\[3\]~_emulated reg:\\Registers:0:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:0:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:0:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:0:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:72:regs\|data_out\[3\] reg:\\Registers:72:regs\|data_out\[3\]~_emulated reg:\\Registers:72:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:72:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:72:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:72:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:40:regs\|data_out\[3\] reg:\\Registers:40:regs\|data_out\[3\]~_emulated reg:\\Registers:40:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:40:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:40:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:40:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:8:regs\|data_out\[3\] reg:\\Registers:8:regs\|data_out\[3\]~_emulated reg:\\Registers:8:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:8:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:8:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:8:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:24:regs\|data_out\[3\] reg:\\Registers:24:regs\|data_out\[3\]~_emulated reg:\\Registers:24:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:24:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:24:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:24:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:42:regs\|data_out\[3\] reg:\\Registers:42:regs\|data_out\[3\]~_emulated reg:\\Registers:42:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:42:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:42:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:42:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:74:regs\|data_out\[3\] reg:\\Registers:74:regs\|data_out\[3\]~_emulated reg:\\Registers:74:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:74:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:74:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:74:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:10:regs\|data_out\[3\] reg:\\Registers:10:regs\|data_out\[3\]~_emulated reg:\\Registers:10:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:10:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:10:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:10:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:26:regs\|data_out\[3\] reg:\\Registers:26:regs\|data_out\[3\]~_emulated reg:\\Registers:26:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:26:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:26:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:26:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:50:regs\|data_out\[3\] reg:\\Registers:50:regs\|data_out\[3\]~_emulated reg:\\Registers:50:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:50:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:50:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:50:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:66:regs\|data_out\[3\] reg:\\Registers:66:regs\|data_out\[3\]~_emulated reg:\\Registers:66:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:66:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:66:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:66:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:34:regs\|data_out\[3\] reg:\\Registers:34:regs\|data_out\[3\]~_emulated reg:\\Registers:34:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:34:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:34:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:34:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:2:regs\|data_out\[3\] reg:\\Registers:2:regs\|data_out\[3\]~_emulated reg:\\Registers:2:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:2:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:2:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:2:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:18:regs\|data_out\[3\] reg:\\Registers:18:regs\|data_out\[3\]~_emulated reg:\\Registers:18:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:18:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:18:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:18:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:58:regs\|data_out\[3\] reg:\\Registers:58:regs\|data_out\[3\]~_emulated reg:\\Registers:58:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:58:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:58:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:58:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:54:regs\|data_out\[3\] reg:\\Registers:54:regs\|data_out\[3\]~_emulated reg:\\Registers:54:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:54:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:54:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:54:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:78:regs\|data_out\[3\] reg:\\Registers:78:regs\|data_out\[3\]~_emulated reg:\\Registers:78:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:78:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:78:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:78:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:46:regs\|data_out\[3\] reg:\\Registers:46:regs\|data_out\[3\]~_emulated reg:\\Registers:46:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:46:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:46:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:46:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:14:regs\|data_out\[3\] reg:\\Registers:14:regs\|data_out\[3\]~_emulated reg:\\Registers:14:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:14:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:14:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:14:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:30:regs\|data_out\[3\] reg:\\Registers:30:regs\|data_out\[3\]~_emulated reg:\\Registers:30:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:30:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:30:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:30:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:38:regs\|data_out\[3\] reg:\\Registers:38:regs\|data_out\[3\]~_emulated reg:\\Registers:38:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:38:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:38:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:38:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:70:regs\|data_out\[3\] reg:\\Registers:70:regs\|data_out\[3\]~_emulated reg:\\Registers:70:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:70:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:70:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:70:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:6:regs\|data_out\[3\] reg:\\Registers:6:regs\|data_out\[3\]~_emulated reg:\\Registers:6:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:6:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:6:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:6:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:22:regs\|data_out\[3\] reg:\\Registers:22:regs\|data_out\[3\]~_emulated reg:\\Registers:22:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:22:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:22:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:22:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:62:regs\|data_out\[3\] reg:\\Registers:62:regs\|data_out\[3\]~_emulated reg:\\Registers:62:regs\|data_out\[3\]~latch " "Warning (13310): Register \"reg:\\Registers:62:regs\|data_out\[3\]\" is converted into an equivalent circuit using register \"reg:\\Registers:62:regs\|data_out\[3\]~_emulated\" and latch \"reg:\\Registers:62:regs\|data_out\[3\]~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:39:regs\|player_out reg:\\Registers:39:regs\|player_out~_emulated reg:\\Registers:39:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:39:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:39:regs\|player_out~_emulated\" and latch \"reg:\\Registers:39:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:71:regs\|player_out reg:\\Registers:71:regs\|player_out~_emulated reg:\\Registers:71:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:71:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:71:regs\|player_out~_emulated\" and latch \"reg:\\Registers:71:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:7:regs\|player_out reg:\\Registers:7:regs\|player_out~_emulated reg:\\Registers:7:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:7:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:7:regs\|player_out~_emulated\" and latch \"reg:\\Registers:7:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:23:regs\|player_out reg:\\Registers:23:regs\|player_out~_emulated reg:\\Registers:23:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:23:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:23:regs\|player_out~_emulated\" and latch \"reg:\\Registers:23:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:51:regs\|player_out reg:\\Registers:51:regs\|player_out~_emulated reg:\\Registers:51:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:51:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:51:regs\|player_out~_emulated\" and latch \"reg:\\Registers:51:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:35:regs\|player_out reg:\\Registers:35:regs\|player_out~_emulated reg:\\Registers:35:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:35:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:35:regs\|player_out~_emulated\" and latch \"reg:\\Registers:35:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:67:regs\|player_out reg:\\Registers:67:regs\|player_out~_emulated reg:\\Registers:67:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:67:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:67:regs\|player_out~_emulated\" and latch \"reg:\\Registers:67:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:3:regs\|player_out reg:\\Registers:3:regs\|player_out~_emulated reg:\\Registers:3:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:3:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:3:regs\|player_out~_emulated\" and latch \"reg:\\Registers:3:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:19:regs\|player_out reg:\\Registers:19:regs\|player_out~_emulated reg:\\Registers:19:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:19:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:19:regs\|player_out~_emulated\" and latch \"reg:\\Registers:19:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:55:regs\|player_out reg:\\Registers:55:regs\|player_out~_emulated reg:\\Registers:55:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:55:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:55:regs\|player_out~_emulated\" and latch \"reg:\\Registers:55:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:77:regs\|player_out reg:\\Registers:77:regs\|player_out~_emulated reg:\\Registers:77:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:77:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:77:regs\|player_out~_emulated\" and latch \"reg:\\Registers:77:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:45:regs\|player_out reg:\\Registers:45:regs\|player_out~_emulated reg:\\Registers:45:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:45:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:45:regs\|player_out~_emulated\" and latch \"reg:\\Registers:45:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:13:regs\|player_out reg:\\Registers:13:regs\|player_out~_emulated reg:\\Registers:13:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:13:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:13:regs\|player_out~_emulated\" and latch \"reg:\\Registers:13:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:29:regs\|player_out reg:\\Registers:29:regs\|player_out~_emulated reg:\\Registers:29:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:29:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:29:regs\|player_out~_emulated\" and latch \"reg:\\Registers:29:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:57:regs\|player_out reg:\\Registers:57:regs\|player_out~_emulated reg:\\Registers:57:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:57:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:57:regs\|player_out~_emulated\" and latch \"reg:\\Registers:57:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:73:regs\|player_out reg:\\Registers:73:regs\|player_out~_emulated reg:\\Registers:73:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:73:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:73:regs\|player_out~_emulated\" and latch \"reg:\\Registers:73:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:41:regs\|player_out reg:\\Registers:41:regs\|player_out~_emulated reg:\\Registers:41:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:41:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:41:regs\|player_out~_emulated\" and latch \"reg:\\Registers:41:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:9:regs\|player_out reg:\\Registers:9:regs\|player_out~_emulated reg:\\Registers:9:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:9:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:9:regs\|player_out~_emulated\" and latch \"reg:\\Registers:9:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:25:regs\|player_out reg:\\Registers:25:regs\|player_out~_emulated reg:\\Registers:25:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:25:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:25:regs\|player_out~_emulated\" and latch \"reg:\\Registers:25:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:61:regs\|player_out reg:\\Registers:61:regs\|player_out~_emulated reg:\\Registers:61:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:61:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:61:regs\|player_out~_emulated\" and latch \"reg:\\Registers:61:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:37:regs\|player_out reg:\\Registers:37:regs\|player_out~_emulated reg:\\Registers:37:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:37:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:37:regs\|player_out~_emulated\" and latch \"reg:\\Registers:37:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:69:regs\|player_out reg:\\Registers:69:regs\|player_out~_emulated reg:\\Registers:69:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:69:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:69:regs\|player_out~_emulated\" and latch \"reg:\\Registers:69:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:5:regs\|player_out reg:\\Registers:5:regs\|player_out~_emulated reg:\\Registers:5:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:5:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:5:regs\|player_out~_emulated\" and latch \"reg:\\Registers:5:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:21:regs\|player_out reg:\\Registers:21:regs\|player_out~_emulated reg:\\Registers:21:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:21:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:21:regs\|player_out~_emulated\" and latch \"reg:\\Registers:21:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:49:regs\|player_out reg:\\Registers:49:regs\|player_out~_emulated reg:\\Registers:49:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:49:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:49:regs\|player_out~_emulated\" and latch \"reg:\\Registers:49:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:33:regs\|player_out reg:\\Registers:33:regs\|player_out~_emulated reg:\\Registers:33:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:33:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:33:regs\|player_out~_emulated\" and latch \"reg:\\Registers:33:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:65:regs\|player_out reg:\\Registers:65:regs\|player_out~_emulated reg:\\Registers:65:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:65:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:65:regs\|player_out~_emulated\" and latch \"reg:\\Registers:65:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:1:regs\|player_out reg:\\Registers:1:regs\|player_out~_emulated reg:\\Registers:1:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:1:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:1:regs\|player_out~_emulated\" and latch \"reg:\\Registers:1:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:17:regs\|player_out reg:\\Registers:17:regs\|player_out~_emulated reg:\\Registers:17:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:17:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:17:regs\|player_out~_emulated\" and latch \"reg:\\Registers:17:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:53:regs\|player_out reg:\\Registers:53:regs\|player_out~_emulated reg:\\Registers:53:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:53:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:53:regs\|player_out~_emulated\" and latch \"reg:\\Registers:53:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:79:regs\|player_out reg:\\Registers:79:regs\|player_out~_emulated reg:\\Registers:79:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:79:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:79:regs\|player_out~_emulated\" and latch \"reg:\\Registers:79:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:47:regs\|player_out reg:\\Registers:47:regs\|player_out~_emulated reg:\\Registers:47:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:47:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:47:regs\|player_out~_emulated\" and latch \"reg:\\Registers:47:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:15:regs\|player_out reg:\\Registers:15:regs\|player_out~_emulated reg:\\Registers:15:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:15:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:15:regs\|player_out~_emulated\" and latch \"reg:\\Registers:15:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:31:regs\|player_out reg:\\Registers:31:regs\|player_out~_emulated reg:\\Registers:31:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:31:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:31:regs\|player_out~_emulated\" and latch \"reg:\\Registers:31:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:59:regs\|player_out reg:\\Registers:59:regs\|player_out~_emulated reg:\\Registers:59:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:59:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:59:regs\|player_out~_emulated\" and latch \"reg:\\Registers:59:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:75:regs\|player_out reg:\\Registers:75:regs\|player_out~_emulated reg:\\Registers:75:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:75:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:75:regs\|player_out~_emulated\" and latch \"reg:\\Registers:75:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:43:regs\|player_out reg:\\Registers:43:regs\|player_out~_emulated reg:\\Registers:43:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:43:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:43:regs\|player_out~_emulated\" and latch \"reg:\\Registers:43:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:11:regs\|player_out reg:\\Registers:11:regs\|player_out~_emulated reg:\\Registers:11:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:11:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:11:regs\|player_out~_emulated\" and latch \"reg:\\Registers:11:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:27:regs\|player_out reg:\\Registers:27:regs\|player_out~_emulated reg:\\Registers:27:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:27:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:27:regs\|player_out~_emulated\" and latch \"reg:\\Registers:27:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:63:regs\|player_out reg:\\Registers:63:regs\|player_out~_emulated reg:\\Registers:63:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:63:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:63:regs\|player_out~_emulated\" and latch \"reg:\\Registers:63:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:76:regs\|player_out reg:\\Registers:76:regs\|player_out~_emulated reg:\\Registers:76:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:76:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:76:regs\|player_out~_emulated\" and latch \"reg:\\Registers:76:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:44:regs\|player_out reg:\\Registers:44:regs\|player_out~_emulated reg:\\Registers:44:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:44:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:44:regs\|player_out~_emulated\" and latch \"reg:\\Registers:44:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:12:regs\|player_out reg:\\Registers:12:regs\|player_out~_emulated reg:\\Registers:12:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:12:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:12:regs\|player_out~_emulated\" and latch \"reg:\\Registers:12:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:28:regs\|player_out reg:\\Registers:28:regs\|player_out~_emulated reg:\\Registers:28:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:28:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:28:regs\|player_out~_emulated\" and latch \"reg:\\Registers:28:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:52:regs\|player_out reg:\\Registers:52:regs\|player_out~_emulated reg:\\Registers:52:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:52:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:52:regs\|player_out~_emulated\" and latch \"reg:\\Registers:52:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:36:regs\|player_out reg:\\Registers:36:regs\|player_out~_emulated reg:\\Registers:36:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:36:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:36:regs\|player_out~_emulated\" and latch \"reg:\\Registers:36:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:68:regs\|player_out reg:\\Registers:68:regs\|player_out~_emulated reg:\\Registers:68:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:68:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:68:regs\|player_out~_emulated\" and latch \"reg:\\Registers:68:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:4:regs\|player_out reg:\\Registers:4:regs\|player_out~_emulated reg:\\Registers:4:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:4:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:4:regs\|player_out~_emulated\" and latch \"reg:\\Registers:4:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:20:regs\|player_out reg:\\Registers:20:regs\|player_out~_emulated reg:\\Registers:20:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:20:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:20:regs\|player_out~_emulated\" and latch \"reg:\\Registers:20:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:60:regs\|player_out reg:\\Registers:60:regs\|player_out~_emulated reg:\\Registers:60:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:60:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:60:regs\|player_out~_emulated\" and latch \"reg:\\Registers:60:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:56:regs\|player_out reg:\\Registers:56:regs\|player_out~_emulated reg:\\Registers:56:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:56:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:56:regs\|player_out~_emulated\" and latch \"reg:\\Registers:56:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:64:regs\|player_out reg:\\Registers:64:regs\|player_out~_emulated reg:\\Registers:64:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:64:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:64:regs\|player_out~_emulated\" and latch \"reg:\\Registers:64:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:80:regs\|player_out reg:\\Registers:80:regs\|player_out~_emulated reg:\\Registers:80:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:80:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:80:regs\|player_out~_emulated\" and latch \"reg:\\Registers:80:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:32:regs\|player_out reg:\\Registers:32:regs\|player_out~_emulated reg:\\Registers:32:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:32:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:32:regs\|player_out~_emulated\" and latch \"reg:\\Registers:32:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:16:regs\|player_out reg:\\Registers:16:regs\|player_out~_emulated reg:\\Registers:16:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:16:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:16:regs\|player_out~_emulated\" and latch \"reg:\\Registers:16:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:48:regs\|player_out reg:\\Registers:48:regs\|player_out~_emulated reg:\\Registers:48:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:48:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:48:regs\|player_out~_emulated\" and latch \"reg:\\Registers:48:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:0:regs\|player_out reg:\\Registers:0:regs\|player_out~_emulated reg:\\Registers:0:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:0:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:0:regs\|player_out~_emulated\" and latch \"reg:\\Registers:0:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:40:regs\|player_out reg:\\Registers:40:regs\|player_out~_emulated reg:\\Registers:40:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:40:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:40:regs\|player_out~_emulated\" and latch \"reg:\\Registers:40:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:72:regs\|player_out reg:\\Registers:72:regs\|player_out~_emulated reg:\\Registers:72:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:72:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:72:regs\|player_out~_emulated\" and latch \"reg:\\Registers:72:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:8:regs\|player_out reg:\\Registers:8:regs\|player_out~_emulated reg:\\Registers:8:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:8:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:8:regs\|player_out~_emulated\" and latch \"reg:\\Registers:8:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:24:regs\|player_out reg:\\Registers:24:regs\|player_out~_emulated reg:\\Registers:24:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:24:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:24:regs\|player_out~_emulated\" and latch \"reg:\\Registers:24:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:50:regs\|player_out reg:\\Registers:50:regs\|player_out~_emulated reg:\\Registers:50:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:50:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:50:regs\|player_out~_emulated\" and latch \"reg:\\Registers:50:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:74:regs\|player_out reg:\\Registers:74:regs\|player_out~_emulated reg:\\Registers:74:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:74:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:74:regs\|player_out~_emulated\" and latch \"reg:\\Registers:74:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:42:regs\|player_out reg:\\Registers:42:regs\|player_out~_emulated reg:\\Registers:42:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:42:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:42:regs\|player_out~_emulated\" and latch \"reg:\\Registers:42:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:10:regs\|player_out reg:\\Registers:10:regs\|player_out~_emulated reg:\\Registers:10:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:10:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:10:regs\|player_out~_emulated\" and latch \"reg:\\Registers:10:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:26:regs\|player_out reg:\\Registers:26:regs\|player_out~_emulated reg:\\Registers:26:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:26:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:26:regs\|player_out~_emulated\" and latch \"reg:\\Registers:26:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:34:regs\|player_out reg:\\Registers:34:regs\|player_out~_emulated reg:\\Registers:34:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:34:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:34:regs\|player_out~_emulated\" and latch \"reg:\\Registers:34:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:66:regs\|player_out reg:\\Registers:66:regs\|player_out~_emulated reg:\\Registers:66:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:66:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:66:regs\|player_out~_emulated\" and latch \"reg:\\Registers:66:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:2:regs\|player_out reg:\\Registers:2:regs\|player_out~_emulated reg:\\Registers:2:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:2:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:2:regs\|player_out~_emulated\" and latch \"reg:\\Registers:2:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:18:regs\|player_out reg:\\Registers:18:regs\|player_out~_emulated reg:\\Registers:18:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:18:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:18:regs\|player_out~_emulated\" and latch \"reg:\\Registers:18:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:58:regs\|player_out reg:\\Registers:58:regs\|player_out~_emulated reg:\\Registers:58:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:58:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:58:regs\|player_out~_emulated\" and latch \"reg:\\Registers:58:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:46:regs\|player_out reg:\\Registers:46:regs\|player_out~_emulated reg:\\Registers:46:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:46:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:46:regs\|player_out~_emulated\" and latch \"reg:\\Registers:46:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:78:regs\|player_out reg:\\Registers:78:regs\|player_out~_emulated reg:\\Registers:78:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:78:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:78:regs\|player_out~_emulated\" and latch \"reg:\\Registers:78:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:14:regs\|player_out reg:\\Registers:14:regs\|player_out~_emulated reg:\\Registers:14:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:14:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:14:regs\|player_out~_emulated\" and latch \"reg:\\Registers:14:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:30:regs\|player_out reg:\\Registers:30:regs\|player_out~_emulated reg:\\Registers:30:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:30:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:30:regs\|player_out~_emulated\" and latch \"reg:\\Registers:30:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:54:regs\|player_out reg:\\Registers:54:regs\|player_out~_emulated reg:\\Registers:54:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:54:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:54:regs\|player_out~_emulated\" and latch \"reg:\\Registers:54:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:70:regs\|player_out reg:\\Registers:70:regs\|player_out~_emulated reg:\\Registers:70:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:70:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:70:regs\|player_out~_emulated\" and latch \"reg:\\Registers:70:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:38:regs\|player_out reg:\\Registers:38:regs\|player_out~_emulated reg:\\Registers:38:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:38:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:38:regs\|player_out~_emulated\" and latch \"reg:\\Registers:38:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:6:regs\|player_out reg:\\Registers:6:regs\|player_out~_emulated reg:\\Registers:6:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:6:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:6:regs\|player_out~_emulated\" and latch \"reg:\\Registers:6:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:22:regs\|player_out reg:\\Registers:22:regs\|player_out~_emulated reg:\\Registers:22:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:22:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:22:regs\|player_out~_emulated\" and latch \"reg:\\Registers:22:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg:\\Registers:62:regs\|player_out reg:\\Registers:62:regs\|player_out~_emulated reg:\\Registers:62:regs\|player_out~latch " "Warning (13310): Register \"reg:\\Registers:62:regs\|player_out\" is converted into an equivalent circuit using register \"reg:\\Registers:62:regs\|player_out~_emulated\" and latch \"reg:\\Registers:62:regs\|player_out~latch\"" {  } { { "reg.vhd" "" { Text "F:/MC/bank/reg.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gl_clear " "Warning (15610): No output dependent on input pin \"gl_clear\"" {  } { { "bank.vhd" "" { Text "F:/MC/bank/bank.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2039 " "Info: Implemented 2039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2010 " "Info: Implemented 2010 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 409 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 409 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 23:16:03 2015 " "Info: Processing ended: Mon Jun 22 23:16:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
