/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az208-286
+ date
Tue Apr 13 06:05:29 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1618293929
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Apr 13 2021 (05:57:55)
Run date:          Apr 13 2021 (06:05:30+0000)
Run host:          fv-az208-286.5bmmstkgeroezlzhsr1g4jlgdb.cx.internal.cloudapp.net (pid=106432)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az208-286
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121240KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e2a6283b-87f1-f34c-ae5d-b3afa0ce9e67, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1043-azure, OSVersion="#45-Ubuntu SMP Fri Mar 19 17:33:38 UTC 2021", HostName=fv-az208-286, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121240KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00162671 sec
      iterations=10000000... time=0.0160403 sec
      iterations=100000000... time=0.157189 sec
      iterations=700000000... time=1.11167 sec
      iterations=700000000... time=1.10837 sec
      result: 424.819 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00365132 sec
      iterations=10000000... time=0.0361504 sec
      iterations=100000000... time=0.35549 sec
      iterations=300000000... time=1.06255 sec
      result: 9.03488 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00242932 sec
      iterations=10000000... time=0.0239172 sec
      iterations=100000000... time=0.23646 sec
      iterations=500000000... time=1.18547 sec
      result: 6.74836 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000162001 sec
      iterations=10000... time=0.00160461 sec
      iterations=100000... time=0.0159752 sec
      iterations=1000000... time=0.159031 sec
      iterations=7000000... time=1.10922 sec
      result: 1.5846 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000688805 sec
      iterations=10000... time=0.00667205 sec
      iterations=100000... time=0.0692033 sec
      iterations=1000000... time=0.695884 sec
      iterations=2000000... time=1.39474 sec
      result: 6.9737 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.7e-05 sec
      iterations=1000... time=0.000367903 sec
      iterations=10000... time=0.00370933 sec
      iterations=100000... time=0.0368242 sec
      iterations=1000000... time=0.36166 sec
      iterations=3000000... time=1.09074 sec
      result: 67.5948 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.16e-05 sec
      iterations=10... time=0.000197401 sec
      iterations=100... time=0.00198771 sec
      iterations=1000... time=0.0196436 sec
      iterations=10000... time=0.195542 sec
      iterations=60000... time=1.16412 sec
      result: 40.5337 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.2501e-05 sec
      iterations=100000... time=0.000321302 sec
      iterations=1000000... time=0.00320052 sec
      iterations=10000000... time=0.0318248 sec
      iterations=100000000... time=0.318888 sec
      iterations=300000000... time=0.951629 sec
      iterations=600000000... time=1.90331 sec
      result: 0.396523 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.07e-05 sec
      iterations=10000... time=0.000176301 sec
      iterations=100000... time=0.00172121 sec
      iterations=1000000... time=0.0170647 sec
      iterations=10000000... time=0.170416 sec
      iterations=60000000... time=1.00947 sec
      result: 2.10306 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=1.9e-06 sec
      iterations=100... time=1.73e-05 sec
      iterations=1000... time=0.000170302 sec
      iterations=10000... time=0.00181611 sec
      iterations=100000... time=0.0175765 sec
      iterations=1000000... time=0.179977 sec
      iterations=6000000... time=1.09823 sec
      result: 134.267 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.47e-05 sec
      iterations=10... time=0.000248202 sec
      iterations=100... time=0.00249542 sec
      iterations=1000... time=0.0248235 sec
      iterations=10000... time=0.237008 sec
      iterations=50000... time=1.01033 sec
      result: 38.9197 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.42e-05 sec
      iterations=10... time=0.000238002 sec
      iterations=100... time=0.00241672 sec
      iterations=1000... time=0.0238664 sec
      iterations=10000... time=0.238297 sec
      iterations=50000... time=1.19719 sec
      result: 0.0721691 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000208302 sec
      iterations=10... time=0.00198341 sec
      iterations=100... time=0.0196494 sec
      iterations=1000... time=0.19692 sec
      iterations=6000... time=1.17934 sec
      result: 0.257701 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00458833 sec
      iterations=10... time=0.0461881 sec
      iterations=100... time=0.485975 sec
      iterations=200... time=0.944161 sec
      iterations=400... time=1.89539 sec
      result: 0.373868 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00167636 sec
      iterations=10000000... time=0.0179896 sec
      iterations=100000000... time=0.161818 sec
      iterations=700000000... time=1.12271 sec
      iterations=700000000... time=1.11597 sec
      result: 207.826 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00359452 sec
      iterations=10000000... time=0.0355176 sec
      iterations=100000000... time=0.359295 sec
      iterations=300000000... time=1.06933 sec
      result: 8.97758 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00239042 sec
      iterations=10000000... time=0.0238111 sec
      iterations=100000000... time=0.240251 sec
      iterations=500000000... time=1.20489 sec
      result: 6.63964 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161351 sec
      iterations=10000... time=0.00153671 sec
      iterations=100000... time=0.0158705 sec
      iterations=1000000... time=0.160835 sec
      iterations=7000000... time=1.12879 sec
      result: 1.61256 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000637105 sec
      iterations=10000... time=0.0067926 sec
      iterations=100000... time=0.0679357 sec
      iterations=1000000... time=0.674882 sec
      iterations=2000000... time=1.35386 sec
      result: 6.76931 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=5.16e-05 sec
      iterations=1000... time=0.000512753 sec
      iterations=10000... time=0.00457593 sec
      iterations=100000... time=0.036276 sec
      iterations=1000000... time=0.367574 sec
      iterations=3000000... time=1.09947 sec
      result: 67.0578 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.66005e-05 sec
      iterations=10... time=0.000197301 sec
      iterations=100... time=0.00189741 sec
      iterations=1000... time=0.0192835 sec
      iterations=10000... time=0.192544 sec
      iterations=60000... time=1.1534 sec
      result: 40.9102 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.25e-05 sec
      iterations=100000... time=0.000321252 sec
      iterations=1000000... time=0.00347422 sec
      iterations=10000000... time=0.0342978 sec
      iterations=100000000... time=0.321885 sec
      iterations=300000000... time=0.960844 sec
      iterations=600000000... time=1.92308 sec
      result: 0.400641 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.59e-05 sec
      iterations=10000... time=0.000176201 sec
      iterations=100000... time=0.00170281 sec
      iterations=1000000... time=0.0170299 sec
      iterations=10000000... time=0.169572 sec
      iterations=60000000... time=1.01125 sec
      result: 2.10678 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=3.75e-06 sec
      iterations=100... time=1.775e-05 sec
      iterations=1000... time=0.000174251 sec
      iterations=10000... time=0.00174686 sec
      iterations=100000... time=0.0187319 sec
      iterations=1000000... time=0.188416 sec
      iterations=6000000... time=1.12452 sec
      result: 131.128 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.95e-05 sec
      iterations=10... time=0.000296752 sec
      iterations=100... time=0.00301457 sec
      iterations=1000... time=0.0289551 sec
      iterations=10000... time=0.246435 sec
      iterations=40000... time=0.899938 sec
      iterations=80000... time=1.5973 sec
      result: 39.3882 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.4e-06 sec
      iterations=10... time=3.105e-05 sec
      iterations=100... time=0.000310952 sec
      iterations=1000... time=0.00314642 sec
      iterations=10000... time=0.0312965 sec
      iterations=100000... time=0.312255 sec
      iterations=400000... time=1.2498 sec
      result: 0.233318 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.265e-05 sec
      iterations=10... time=0.000306802 sec
      iterations=100... time=0.00305927 sec
      iterations=1000... time=0.0304368 sec
      iterations=10000... time=0.309751 sec
      iterations=40000... time=1.22364 sec
      result: 0.797258 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00116846 sec
      iterations=10... time=0.0113701 sec
      iterations=100... time=0.113806 sec
      iterations=1000... time=1.13621 sec
      result: 1.55919 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Apr 13 06:06:24 UTC 2021
+ echo Done.
Done.
  Elapsed time: 55.1 s
