vsim -gui work.TEST
# vsim -gui work.TEST 
# Start time: 18:23:14 on Jun 21,2022
# Loading sv_std.std
# Loading work.TEST
# Loading work.Processor
# Loading work.DataPath
# Loading work.PC
# Loading work.Mux2
# Loading work.Memory
# Loading work.IR
# Loading work.Reg16
# Loading work.RegFile
# Loading work.SignExtend
# Loading work.Mux3
# Loading work.ALU
# Loading work.Controller
add wave -position end  sim:/TEST/Clock
add wave -position end  sim:/TEST/Reset
add wave -position end  sim:/TEST/MemOut
run -all
# ** Note: $stop    : D:/projects/CA/CA04 final/Multi-Cycle Processor/TestBench.sv(12)
#    Time: 100200 ns  Iteration: 0  Instance: /TEST
# Break in Module TEST at D:/projects/CA/CA04 final/Multi-Cycle Processor/TestBench.sv line 12
