\hypertarget{stm32h7xx__hal__tim__ex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}
\label{stm32h7xx__hal__tim__ex_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_tim\_ex.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_tim\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00048}\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{00048}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00050}\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{00050}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00053}\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{00053}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00056}\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{00056}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00059}\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5d74bf14283eb95439d6d37952274f07}{00059}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5d74bf14283eb95439d6d37952274f07}{Commutation\_Delay}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00061}00061\ \}\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00062}00062\ \textcolor{preprocessor}{\#if\ defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00067}00067\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00068}00068\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00069}00069\ \ \ uint32\_t\ Source;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00071}00071\ \ \ uint32\_t\ Enable;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00073}00073\ \ \ uint32\_t\ Polarity;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00076}00076\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00077}00077\ TIMEx\_BreakInputConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00079}00079\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM\_BREAK\_INPUT\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00083}00083\ \textcolor{comment}{/*\ End\ of\ exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00085}00085\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00093}\mbox{\hyperlink{group___t_i_m_ex___remap_ga5156e463b51b1a7d92e6d87c2be4563a}{00093}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00094}\mbox{\hyperlink{group___t_i_m_ex___remap_ga2e3eb3f4f99db6c14b3ce91bebfe8d07}{00094}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_COMP1\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00095}\mbox{\hyperlink{group___t_i_m_ex___remap_ga734d16e8c8e368bedc159f97422e26b9}{00095}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_COMP2\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00096}\mbox{\hyperlink{group___t_i_m_ex___remap_gaa5a7accd83b70cbaf790bd26fd8e4538}{00096}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC1\_AWD1\ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC1\ AWD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00097}\mbox{\hyperlink{group___t_i_m_ex___remap_ga4ee5007933efeaae07c745062ffc2776}{00097}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC1\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC1\ AWD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00098}\mbox{\hyperlink{group___t_i_m_ex___remap_ga6a448a71300d1f8f81e6eb0dcc31f15a}{00098}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC1\_AWD3\ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC1\ AWD3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00099}\mbox{\hyperlink{group___t_i_m_ex___remap_ga95a93aa08f9c8b8d58dd6e30e30f41c1}{00099}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC3\_AWD1\ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC3\ AWD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00100}\mbox{\hyperlink{group___t_i_m_ex___remap_gad3cbe27b5e94414e39b52843054a4cee}{00100}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC3\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC3\ AWD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00101}\mbox{\hyperlink{group___t_i_m_ex___remap_gaf0be1d196c76f0d45c4f41d61d4af0f6}{00101}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_ADC3\_AWD3\ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_ETR\ is\ connected\ to\ ADC3\ AWD3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00103}\mbox{\hyperlink{group___t_i_m_ex___remap_gabcec3c5e9dad306b68d34e5b9257a281}{00103}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00104}\mbox{\hyperlink{group___t_i_m_ex___remap_gadcbcb76d19c2ccb5ae46fdc7e7d88f8b}{00104}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_COMP1\ \ \ \ \ \ \ TIM8\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00105}\mbox{\hyperlink{group___t_i_m_ex___remap_gae93f8a76facb81f8d962bb7c88dc25f0}{00105}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_COMP2\ \ \ \ \ \ \ TIM8\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00106}\mbox{\hyperlink{group___t_i_m_ex___remap_ga7a832c5903108f2a06208c58585f7579}{00106}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC2\_AWD1\ \ \ (TIM8\_AF1\_ETRSEL\_1\ |\ TIM8\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC2\ AWD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00107}\mbox{\hyperlink{group___t_i_m_ex___remap_gae0c7be84fda65b37b00a8896b98775c3}{00107}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC2\_AWD2\ \ \ (TIM8\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC2\ AWD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00108}\mbox{\hyperlink{group___t_i_m_ex___remap_ga02c57d201dbc0416eed0e333a6347b5b}{00108}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC2\_AWD3\ \ \ (TIM8\_AF1\_ETRSEL\_2\ |\ TIM8\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC2\ AWD3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00109}\mbox{\hyperlink{group___t_i_m_ex___remap_ga7cb16632bf98d6961d21172aa42373e3}{00109}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC3\_AWD1\ \ \ (TIM8\_AF1\_ETRSEL\_2\ |\ TIM8\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC3\ AWD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00110}\mbox{\hyperlink{group___t_i_m_ex___remap_ga84b90475edbe94a4cdbef6f5f602ac9b}{00110}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC3\_AWD2\ \ \ (TIM8\_AF1\_ETRSEL\_2\ |\ TIM8\_AF1\_ETRSEL\_1\ |\ TIM8\_AF1\_ETRSEL\_0)\ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC3\ AWD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00111}\mbox{\hyperlink{group___t_i_m_ex___remap_ga8f39897f883d4efa8357d1ba28bc100b}{00111}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_ADC3\_AWD3\ \ \ TIM8\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_ETR\ is\ connected\ to\ ADC3\ AWD3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00113}\mbox{\hyperlink{group___t_i_m_ex___remap_ga05e1c800a3f8e7eb60b50f446cf321f7}{00113}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00114}\mbox{\hyperlink{group___t_i_m_ex___remap_ga79a125bc7559dc01f8de056e19f11972}{00114}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_COMP1\ \ \ \ \ \ \ (TIM2\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00115}\mbox{\hyperlink{group___t_i_m_ex___remap_ga76dfe019f143b4bff5ba2c2e1a38a387}{00115}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_COMP2\ \ \ \ \ \ \ (TIM2\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00116}\mbox{\hyperlink{group___t_i_m_ex___remap_gae69141882323f8b603da7a0343995dca}{00116}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_RCC\_LSE\ \ \ \ \ (TIM2\_AF1\_ETRSEL\_1\ |\ TIM8\_AF1\_ETRSEL\_0)\ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ RCC\ LSE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00117}\mbox{\hyperlink{group___t_i_m_ex___remap_ga901919d24f481b3ca744ff06cd98bdb8}{00117}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_SAI1\_FSA\ \ \ \ TIM2\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ SAI1\ FS\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00118}\mbox{\hyperlink{group___t_i_m_ex___remap_gab369084ac6b74b818f48995770cf2221}{00118}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_SAI1\_FSB\ \ \ \ (TIM2\_AF1\_ETRSEL\_2\ |\ TIM8\_AF1\_ETRSEL\_0)\ }\textcolor{comment}{/*\ !<\ TIM2\_ETR\ is\ connected\ to\ SAI1\ FS\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00120}\mbox{\hyperlink{group___t_i_m_ex___remap_gad86579b249d2c04a99c8412a8c72af97}{00120}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM3\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00121}\mbox{\hyperlink{group___t_i_m_ex___remap_gaea6cbaddf4da816fd4afd13ad7953079}{00121}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_ETR\_COMP1\ \ \ \ \ \ \ TIM3\_AF1\_ETRSEL\_0\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM3\_ETR\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00123}\mbox{\hyperlink{group___t_i_m_ex___remap_ga5df745d19761f4c212140c70d4271692}{00123}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00124}\mbox{\hyperlink{group___t_i_m_ex___remap_gaca05dbe7ce7bc979d5e30f355285a51c}{00124}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_ETR\_SAI2\_FSA\ \ \ \ TIM5\_AF1\_ETRSEL\_0\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_ETR\ is\ connected\ to\ SAI2\ FS\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00125}\mbox{\hyperlink{group___t_i_m_ex___remap_ga11e3c0b2d38048d8d15e8623ff61a408}{00125}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_ETR\_SAI2\_FSB\ \ \ \ TIM5\_AF1\_ETRSEL\_1\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_ETR\ is\ connected\ to\ SAI2\ FS\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00126}\mbox{\hyperlink{group___t_i_m_ex___remap_gac6ad331bf73260161a6e9c3b2ee412f3}{00126}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_ETR\_SAI4\_FSA\ \ \ \ TIM5\_AF1\_ETRSEL\_0\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_ETR\ is\ connected\ to\ SAI4\ FS\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00127}\mbox{\hyperlink{group___t_i_m_ex___remap_ga5dd267b5ce57d4c9d0736f3da988d9d9}{00127}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_ETR\_SAI4\_FSB\ \ \ \ TIM5\_AF1\_ETRSEL\_1\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_ETR\ is\ connected\ to\ SAI4\ FS\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00129}\mbox{\hyperlink{group___t_i_m_ex___remap_gae50809628b49070fd6720a5a28e5e175}{00129}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_ETR\_GPIO\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM23\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00130}\mbox{\hyperlink{group___t_i_m_ex___remap_ga818b9fe379711929c05c8cd61dcd45f2}{00130}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_ETR\_COMP1\ \ \ \ \ \ (TIM2\_AF1\_ETRSEL\_0)\ \ }\textcolor{comment}{/*\ !<\ TIM23\_ETR\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00131}\mbox{\hyperlink{group___t_i_m_ex___remap_ga7365daffa2ee6ff2680a2cce2251499b}{00131}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_ETR\_COMP2\ \ \ \ \ \ (TIM2\_AF1\_ETRSEL\_1)\ \ }\textcolor{comment}{/*\ !<\ TIM23\_ETR\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00133}\mbox{\hyperlink{group___t_i_m_ex___remap_ga7baa5fe8462ef94cae713e4367d9d3e8}{00133}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_ETR\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_ETR\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00134}\mbox{\hyperlink{group___t_i_m_ex___remap_ga02942441fbd3f26678ff95395a09b89c}{00134}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_ETR\_SAI4\_FSA\ \ \ \ TIM5\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_ETR\ is\ connected\ to\ SAI4\ FS\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00135}\mbox{\hyperlink{group___t_i_m_ex___remap_gade1f234256056c4a8739abb2c6e35f26}{00135}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_ETR\_SAI4\_FSB\ \ \ \ TIM5\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_ETR\ is\ connected\ to\ SAI4\ FS\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00136}\mbox{\hyperlink{group___t_i_m_ex___remap_gab59f38eafd161977848d82893351f552}{00136}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_ETR\_SAI1\_FSA\ \ \ \ (TIM2\_AF1\_ETRSEL\_1\ |\ TIM8\_AF1\_ETRSEL\_0)\ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_ETR\ is\ connected\ to\ SAI1\ FS\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00137}\mbox{\hyperlink{group___t_i_m_ex___remap_ga0bf08e73da65956929e36e05e4873c42}{00137}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_ETR\_SAI1\_FSB\ \ \ \ TIM2\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_ETR\ is\ connected\ to\ SAI1\ FS\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00141}00141\ \textcolor{preprocessor}{\#if\ defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00146}00146\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUT\_BRK\ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Timer\ break\ input\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00147}00147\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUT\_BRK2\ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Timer\ break2\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00155}00155\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_BKIN\ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ An\ external\ source\ (GPIO)\ is\ connected\ to\ the\ BKIN\ pin\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_COMP1\ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ The\ COMP1\ output\ is\ connected\ to\ the\ break\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00157}00157\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_COMP2\ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ The\ COMP2\ output\ is\ connected\ to\ the\ break\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_DFSDM1\ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ The\ analog\ watchdog\ output\ of\ the\ DFSDM1\ peripheral\ is\ connected\ to\ the\ break\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_DISABLE\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Break\ input\ source\ is\ disabled\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_ENABLE\ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Break\ input\ source\ is\ enabled\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_POLARITY\_LOW\ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Break\ input\ source\ is\ active\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_POLARITY\_HIGH\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Break\ input\ source\ is\ active\_high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00180}00180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM\_BREAK\_INPUT\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00185}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d3d7a7e977f98110d2833d2feb7236a}{00185}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00186}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gabba4a562a6e0f83acf57807e50de0de4}{00186}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_TI1\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM1\_TI1\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00188}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga94308cf0e1eebb9a46fdd9c907b41cf5}{00188}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00189}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga226e4035e59e5d1a566d7d673f858f35}{00189}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_TI1\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM8\_TI1\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00191}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga11cd0b8d94b5ab46488aa3f2c3769d1f}{00191}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_TI4\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00192}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga10665a31da680e9c23ff66b4e9f85b1e}{00192}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_TI4\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00193}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d384c8a9c0687b64290b54c256a5152}{00193}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_TI4\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00194}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0449ea1c33b15b3f91222fcb3a239559}{00194}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP1\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI4SEL\_0\ |\ TIM\_TISEL\_TI4SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM2\_TI4\ is\ connected\ to\ COMP2\ OUT\ OR\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00196}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga43e965c08be4bb981520165b1febf6c5}{00196}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM3\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00197}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gad862ada9f9f69885f4f891cac338eb20}{00197}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM3\_TI1\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00198}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga6d1cab356ab9db2d3a65327992bdf97f}{00198}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM3\_TI1\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00199}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaaf704734fd8855bfcfe8bf8591bd3d53}{00199}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP1\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM3\_TI1\ is\ connected\ to\ COMP1\ OUT\ or\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00201}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0887eba35836a73c891e2ad168a3da16}{00201}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00202}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gabe5775cefd01431696ab62620b7a5d6b}{00202}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_TI1\_CAN\_TMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_TI1\ is\ connected\ to\ CAN\ TMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00203}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga41a79c22055cb2f84a9ca574c3ab596c}{00203}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM5\_TI1\_CAN\_RTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM5\_TI1\ is\ connected\ to\ CAN\ RTP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00205}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga56544cebe96b454970fd3f754d3c9c49}{00205}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM12\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM12\ TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00206}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf47b84ebb87bad97064fdb017ead9151}{00206}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM12\_TI1\_SPDIF\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM12\ TI1\ is\ connected\ to\ SPDIF\ FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00208}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga203fd51591dbc76d09a12d1ca4e539a1}{00208}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00209}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gad7f0c85a8acd135947bdb67db634e3b1}{00209}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_TIM2\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ TIM2\ CH1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00210}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gae48754f7fa79114b029d245eea699b84}{00210}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_TIM3\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ TIM3\ CH1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00211}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf2c8be800c5ea6a82734ade8f5bb5e1e}{00211}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_TIM4\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ TIM4\ CH1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00212}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga53599dcd4f5502bf1c76670f03aac081}{00212}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_RCC\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ RCC\ LSE\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00213}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d4938b548affd930758e2801f48eb07}{00213}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_RCC\_CSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ RCC\ CSI\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00214}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga2205065d06dc15721f52ccc6c7d6e0eb}{00214}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI1\_RCC\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM15\_TI1\ is\ connected\ to\ RCC\ MCO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00216}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gac24fe62f6e315b6bf3315b70e808ef81}{00216}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI2\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI2\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00217}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga3116230cad942525244192c4f0bb1fbe}{00217}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI2\_TIM2\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI2\ is\ connected\ to\ TIM2\ CH2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00218}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gacc2c94f28892cfbc46fc27bab2d23cdd}{00218}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI2\_TIM3\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI2SEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM15\_TI2\ is\ connected\ to\ TIM3\ CH2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00219}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gadb9f1861b478966c9329ad9f540a4fcc}{00219}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM15\_TI2\_TIM4\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI2SEL\_0\ |\ TIM\_TISEL\_TI2SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM15\_TI2\ is\ connected\ to\ TIM4\ CH2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00221}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf4435f9a5d0eb16d1b2b1192ad004392}{00221}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM16\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM16\ TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00222}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0fbcfc41d3049d0f638e2024c3650a21}{00222}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM16\_TI1\_RCC\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM16\ TI1\ is\ connected\ to\ RCC\ LSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00223}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga921143f341cd81c4ce43f3d6ecae9df9}{00223}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM16\_TI1\_RCC\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM16\ TI1\ is\ connected\ to\ RCC\ LSE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00224}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga9b830fb428d95bee93970c5405fb2fe3}{00224}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM16\_TI1\_WKUP\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM16\ TI1\ is\ connected\ to\ WKUP\_IT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00226}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gab97c8da0527e5686a80a50f906225e02}{00226}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM17\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM17\ TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00227}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga3f1415fc8e6bf01ebdfad3c06f3bcc3c}{00227}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM17\_TI1\_SPDIF\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM17\ TI1\ is\ connected\ to\ SPDIF\ FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00228}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga409efca3f95e233e2bf48908a7e25a94}{00228}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM17\_TI1\_RCC\_HSE1MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM17\ TI1\ is\ connected\ to\ RCC\ HSE\ 1Mhz\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00229}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga96722a6c22463858abfcafa371a6a835}{00229}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM17\_TI1\_RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM17\ TI1\ is\ connected\ to\ RCC\ MCO1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00231}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaa2e648e7357bd2545a1eeacd922d0b05}{00231}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_TI4\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM23\_TI4\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00232}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaa706392ffbe746d070a46365453eff0e}{00232}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_TI4\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM23\_TI4\ is\ connected\ to\ COMP1\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00233}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga19d293cc1ce67979391149b8b9ff7ecb}{00233}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_TI4\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM23\_TI4\ is\ connected\ to\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00234}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gae33fc9dfbd92dfa798438e41cbe461c7}{00234}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM23\_TI4\_COMP1\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI4SEL\_0\ |\ TIM\_TISEL\_TI4SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM23\_TI4\ is\ connected\ to\ COMP1\ OUT\ or\ COMP2\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00236}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga172efd80a7592e1b949d12e7439c0b6a}{00236}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_TI1\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_TI1\ is\ connected\ to\ GPIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00237}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gafcabd2f57f3e9de1ef4863154ecfe810}{00237}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_TI1\_CAN\_TMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_TI1\ is\ connected\ to\ CAN\ TMP\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00238}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga668d33771d5bb3601f5981c7d5f7affe}{00238}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_TI1\_CAN\_RTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM24\_TI1\ is\ connected\ to\ CAN\ RTP\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00239}\mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf6550208fd6a5aafc1ed97b65a836dc4}{00239}}\ \textcolor{preprocessor}{\#define\ TIM\_TIM24\_TI1\_CAN\_SOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_TISEL\_TI4SEL\_0\ |\ TIM\_TISEL\_TI4SEL\_1)\ }\textcolor{comment}{/*\ !<\ TIM24\_TI1\ is\ connected\ to\ CAN\ SOC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00247}00247\ \textcolor{comment}{/*\ End\ of\ exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00249}00249\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00257}00257\ \textcolor{comment}{/*\ End\ of\ exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00259}00259\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00263}\mbox{\hyperlink{group___t_i_m_ex___private___macros_gac11038f927b530ed9ff66cbf88b5fe48}{00263}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKINPUT(\_\_BREAKINPUT\_\_)\ \ (((\_\_BREAKINPUT\_\_)\ ==\ TIM\_BREAKINPUT\_BRK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BREAKINPUT\_\_)\ ==\ TIM\_BREAKINPUT\_BRK2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00266}\mbox{\hyperlink{group___t_i_m_ex___private___macros_ga8206e59b599377ce8abb3d806ffcf5a1}{00266}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKINPUTSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_BKIN)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_COMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_COMP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00269}00269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_DFSDM1))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00271}\mbox{\hyperlink{group___t_i_m_ex___private___macros_gafea36303ed2332cea12b392d987649e3}{00271}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKINPUTSOURCE\_STATE(\_\_STATE\_\_)\ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_DISABLE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00274}\mbox{\hyperlink{group___t_i_m_ex___private___macros_ga350bdeccbe405fde9ab61b83a53321ea}{00274}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKINPUTSOURCE\_POLARITY(\_\_POLARITY\_\_)\ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_POLARITY\_LOW)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKINPUTSOURCE\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00277}\mbox{\hyperlink{group___t_i_m_ex___private___macros_ga6c046891b6a59d63c2623b0847524da8}{00277}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TISEL(\_\_TISEL\_\_)\ \ (((\_\_TISEL\_\_)\ ==\ TIM\_TIM1\_TI1\_GPIO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00278}00278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM1\_TI1\_COMP1)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00279}00279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM8\_TI1\_GPIO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM8\_TI1\_COMP2)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM2\_TI4\_GPIO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM2\_TI4\_COMP1)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM2\_TI4\_COMP2)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM2\_TI4\_COMP1\_COMP2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM3\_TI1\_GPIO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM3\_TI1\_COMP1)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM3\_TI1\_COMP2)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM3\_TI1\_COMP1\_COMP2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM5\_TI1\_GPIO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM5\_TI1\_CAN\_TMP)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM5\_TI1\_CAN\_RTP)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM12\_TI1\_SPDIF\_FS)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM12\_TI1\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_TIM2\_CH1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_TIM3\_CH1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_TIM4\_CH1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_RCC\_LSE)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_RCC\_CSI)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI1\_RCC\_MCO2)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI2\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI2\_TIM2\_CH2)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI2\_TIM3\_CH2)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM15\_TI2\_TIM4\_CH2)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM16\_TI1\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM16\_TI1\_RCC\_LSI)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM16\_TI1\_RCC\_LSE)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM16\_TI1\_WKUP\_IT)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM17\_TI1\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM17\_TI1\_SPDIF\_FS)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM17\_TI1\_RCC\_HSE1MHZ)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM17\_TI1\_RCC\_MCO1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM23\_TI4\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM23\_TI4\_COMP1)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM23\_TI4\_COMP2)\ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM23\_TI4\_COMP1\_COMP2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM24\_TI1\_GPIO)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM24\_TI1\_CAN\_TMP)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM24\_TI1\_CAN\_RTP)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TISEL\_\_)\ ==\ TIM\_TIM24\_TI1\_CAN\_SOC))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00321}00321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00322}\mbox{\hyperlink{group___t_i_m_ex___private___macros_gaa92dfa56d6678471dc301da8f084003b}{00322}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP(\_\_RREMAP\_\_)\ \ \ \ \ (((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_GPIO)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00323}00323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC1\_AWD1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00324}00324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC1\_AWD2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00325}00325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC1\_AWD3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC3\_AWD1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC3\_AWD2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00328}00328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_ADC3\_AWD3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00329}00329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_COMP1)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00330}00330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM1\_ETR\_COMP2)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00331}00331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_GPIO)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC2\_AWD1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00333}00333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC2\_AWD2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC2\_AWD3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC3\_AWD1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00336}00336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC3\_AWD2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_ADC3\_AWD3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00338}00338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_COMP1)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00339}00339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM8\_ETR\_COMP2)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_GPIO)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_COMP1)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_COMP2)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_RCC\_LSE)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_SAI1\_FSA)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM2\_ETR\_SAI1\_FSB)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00346}00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM3\_ETR\_GPIO)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM3\_ETR\_COMP1)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00348}00348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM5\_ETR\_GPIO)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM5\_ETR\_SAI2\_FSA)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM5\_ETR\_SAI2\_FSB)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00351}00351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM23\_ETR\_GPIO)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM23\_ETR\_COMP1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM23\_ETR\_COMP2)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM24\_ETR\_GPIO)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM24\_ETR\_SAI4\_FSA)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM24\_ETR\_SAI4\_FSB)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM24\_ETR\_SAI1\_FSA)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RREMAP\_\_)\ ==\ TIM\_TIM24\_ETR\_SAI1\_FSB))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00359}00359\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00363}00363\ \textcolor{comment}{/*\ End\ of\ private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00365}00365\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00374}00374\ \textcolor{comment}{/*\ \ Timer\ Hall\ Sensor\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00375}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9edc6a00a673eb7c07b0c3cf86a95169}{00375}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9edc6a00a673eb7c07b0c3cf86a95169}{HAL\_TIMEx\_HallSensor\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}}\ *sConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00376}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga61f3c18eb8fe53b65b55ec855072631d}{00376}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga61f3c18eb8fe53b65b55ec855072631d}{HAL\_TIMEx\_HallSensor\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00378}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{00378}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00379}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{00379}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00381}00381\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00382}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9f4bfa2a4b890a2219ca927bbbb455fc}{00382}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9f4bfa2a4b890a2219ca927bbbb455fc}{HAL\_TIMEx\_HallSensor\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00383}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga714c2a7a51f4ab61b04df84ab182eb86}{00383}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga714c2a7a51f4ab61b04df84ab182eb86}{HAL\_TIMEx\_HallSensor\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00384}00384\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00385}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gaf3e7068c5bc6fc74e016cc8e990cbb02}{00385}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gaf3e7068c5bc6fc74e016cc8e990cbb02}{HAL\_TIMEx\_HallSensor\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00386}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac6ab7ab0cada425a8d4deb637bd2ad71}{00386}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac6ab7ab0cada425a8d4deb637bd2ad71}{HAL\_TIMEx\_HallSensor\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00387}00387\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00388}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga3d0d063498f6888d61411d56380f5211}{00388}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga3d0d063498f6888d61411d56380f5211}{HAL\_TIMEx\_HallSensor\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00389}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gab361d1aa6e0eb244886b93908beded6f}{00389}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gab361d1aa6e0eb244886b93908beded6f}{HAL\_TIMEx\_HallSensor\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00398}00398\ \textcolor{comment}{/*\ \ Timer\ Complementary\ Output\ Compare\ functions\ \ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00399}00399\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00400}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga56d25f544564ef28a66dca7ec150de00}{00400}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga56d25f544564ef28a66dca7ec150de00}{HAL\_TIMEx\_OCN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00401}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga576cb1c3e40fc49555f232773cb2cdbc}{00401}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga576cb1c3e40fc49555f232773cb2cdbc}{HAL\_TIMEx\_OCN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00402}00402\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00403}00403\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00404}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga2f4d7c285095d5293b81d2e11cd991af}{00404}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga2f4d7c285095d5293b81d2e11cd991af}{HAL\_TIMEx\_OCN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00405}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gabe91877781dbd7fb9fdd63262e6ea10f}{00405}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gabe91877781dbd7fb9fdd63262e6ea10f}{HAL\_TIMEx\_OCN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00406}00406\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00407}00407\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00408}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gacf9eba45624d72a463fd0f950cf72964}{00408}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gacf9eba45624d72a463fd0f950cf72964}{HAL\_TIMEx\_OCN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00409}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga09216649456d28828492740232b275fd}{00409}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga09216649456d28828492740232b275fd}{HAL\_TIMEx\_OCN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00418}00418\ \textcolor{comment}{/*\ \ Timer\ Complementary\ PWM\ functions\ \ ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00419}00419\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00420}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga4f2b0bb4b66a5acd76eac4e8d32cc498}{00420}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga4f2b0bb4b66a5acd76eac4e8d32cc498}{HAL\_TIMEx\_PWMN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00421}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga0f2e27f3fb6d8f42d998e2071e5f0482}{00421}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga0f2e27f3fb6d8f42d998e2071e5f0482}{HAL\_TIMEx\_PWMN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00422}00422\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00423}00423\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00424}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga82f0b53f6b10e6aafc6835178662c488}{00424}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga82f0b53f6b10e6aafc6835178662c488}{HAL\_TIMEx\_PWMN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00425}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga13848e20df29fa552ef4f5b69fef20a6}{00425}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga13848e20df29fa552ef4f5b69fef20a6}{HAL\_TIMEx\_PWMN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00426}00426\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00427}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_gac525533dc108ee4915ca93d5a43cb3b5}{00427}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_gac525533dc108ee4915ca93d5a43cb3b5}{HAL\_TIMEx\_PWMN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00428}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga10afdfdc5eed2e0288ccb969f48bc0e4}{00428}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga10afdfdc5eed2e0288ccb969f48bc0e4}{HAL\_TIMEx\_PWMN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00437}00437\ \textcolor{comment}{/*\ \ Timer\ Complementary\ One\ Pulse\ functions\ \ **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00438}00438\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00439}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga41e254708b0215a68acb6e0836d4f8ca}{00439}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga41e254708b0215a68acb6e0836d4f8ca}{HAL\_TIMEx\_OnePulseN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00440}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_gaf42ab805f75ecece735d600e54cabf83}{00440}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_gaf42ab805f75ecece735d600e54cabf83}{HAL\_TIMEx\_OnePulseN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00442}00442\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00443}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga297a97004076cee5734510a0dece7665}{00443}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga297a97004076cee5734510a0dece7665}{HAL\_TIMEx\_OnePulseN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00444}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga5b6f320c18f453054a5409db6b98254e}{00444}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga5b6f320c18f453054a5409db6b98254e}{HAL\_TIMEx\_OnePulseN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00453}00453\ \textcolor{comment}{/*\ Extended\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00454}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gab5802aa4b8b5a79b93b209b0277622ac}{00454}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gab5802aa4b8b5a79b93b209b0277622ac}{HAL\_TIMEx\_ConfigCommutEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00455}00455\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00456}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gad9f5f717a203adafb70e66451b4f0472}{00456}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gad9f5f717a203adafb70e66451b4f0472}{HAL\_TIMEx\_ConfigCommutEvent\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00457}00457\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00458}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga6ab2af489cfc5783e4ddd76a35edde31}{00458}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga6ab2af489cfc5783e4ddd76a35edde31}{HAL\_TIMEx\_ConfigCommutEvent\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00459}00459\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00460}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga056fd97d3be6c60dcfa12963f6ec8aad}{00460}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga056fd97d3be6c60dcfa12963f6ec8aad}{HAL\_TIMEx\_MasterConfigSynchronization}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00461}00461\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}}\ *sMasterConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00462}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga4414f3b3dcbed3f21ee3b06d6db9ffa4}{00462}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga4414f3b3dcbed3f21ee3b06d6db9ffa4}{HAL\_TIMEx\_ConfigBreakDeadTime}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00463}00463\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}}\ *sBreakDeadTimeConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00464}00464\ \textcolor{preprocessor}{\#if\ defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00465}00465\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIMEx\_ConfigBreakInput(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BreakInput,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00466}00466\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIMEx\_BreakInputConfigTypeDef\ *sBreakInputConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00467}00467\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM\_BREAK\_INPUT\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00468}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga8aef10325df17a0d17a3a0a7ebfae383}{00468}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga8aef10325df17a0d17a3a0a7ebfae383}{HAL\_TIMEx\_GroupChannel5}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00469}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga683118282daf3aa2e319eb8eea93af31}{00469}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga683118282daf3aa2e319eb8eea93af31}{HAL\_TIMEx\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Remap);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00470}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga5861f4ea858df4905a2f1fdeec6321a1}{00470}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga5861f4ea858df4905a2f1fdeec6321a1}{HAL\_TIMEx\_TISelection}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ TISelection,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00479}00479\ \textcolor{comment}{/*\ Extended\ Callback\ **********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00480}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{00480}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00481}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{00481}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00482}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{00482}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00483}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{00483}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00492}00492\ \textcolor{comment}{/*\ Extended\ Peripheral\ State\ functions\ \ ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00493}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga69d56afa939909717370413d35311dbd}{00493}}\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga69d56afa939909717370413d35311dbd}{HAL\_TIMEx\_HallSensor\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00494}\mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga8869a865ab7b9572e5ff29ef920080a7}{00494}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga8869a865ab7b9572e5ff29ef920080a7}{HAL\_TIMEx\_GetChannelNState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \ uint32\_t\ ChannelN);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00502}00502\ \textcolor{comment}{/*\ End\ of\ exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00503}00503\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00504}00504\ \textcolor{comment}{/*\ Private\ functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00508}\mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{00508}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00509}\mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{00509}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00513}00513\ \textcolor{comment}{/*\ End\ of\ private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00523}00523\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00524}00524\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00525}00525\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00528}00528\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_TIM\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00529}00529\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__tim__ex_8h_source_l00530}00530\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
