
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'einsx7' on host 'u13-einsx7' (Linux_x86_64 version 4.4.0-169-generic) on Fri May 15 20:11:06 PDT 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/tmp/vivado-hls-j9leu_go'
Sourcing Tcl script '/tmp/vivado-hls-j9leu_go/commands.tcl'
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-r7195d76/project'.
INFO: [HLS 200-10] Adding design file '/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/PageRank.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-r7195d76/project/PageRank'.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1161] The maximum of name length is set into 253.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/PageRank.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81153 ; free virtual = 86318
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81153 ; free virtual = 86318
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81082 ; free virtual = 86258
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'PageRank' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/PageRank.cpp:135) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81063 ; free virtual = 86241
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 968.840 ; gain = 539.035 ; free physical = 81041 ; free virtual = 86221
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 968.840 ; gain = 539.035 ; free physical = 81044 ; free virtual = 86226
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PageRank' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PageRank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.49 seconds; current allocated memory: 133.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 133.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PageRank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/num_partitions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/metadata' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/degrees' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/rankings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/tmps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/edges_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PageRank/updates_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PageRank' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'metadata', 'degrees', 'rankings', 'tmps', 'edges_0', 'edges_1', 'edges_2', 'edges_3', 'edges_4', 'edges_5', 'edges_6', 'edges_7', 'updates_0', 'updates_1', 'updates_2', 'updates_3', 'updates_4', 'updates_5', 'updates_6' and 'updates_7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PageRank'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.024 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 968.840 ; gain = 539.035 ; free physical = 81179 ; free virtual = 86369
INFO: [VHDL 208-304] Generating VHDL RTL for PageRank with prefix PageRank_.
INFO: [VLOG 209-307] Generating Verilog RTL for PageRank with prefix PageRank_.
INFO: [HLS 200-112] Total elapsed time: 32.06 seconds; peak allocated memory: 134.024 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri May 15 20:11:37 2020...
