
GP_STM32_Drivers.axf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e60  08000130  08000130  00010130  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002f90  08002f90  00012f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fd0  08002fd0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002fd0  08002fd0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fd0  08002fd0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fd0  08002fd0  00012fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fd4  08002fd4  00012fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004168  2000000c  08002fe4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004174  08002fe4  00024174  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   000065a8  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001841  00000000  00000000  00026620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00002f3e  00000000  00000000  00027e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000668  00000000  00000000  0002ada0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000580  00000000  00000000  0002b408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00003eac  00000000  00000000  0002b988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000093da  00000000  00000000  0002f834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0001b164  00000000  00000000  00038c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001740  00000000  00000000  00053d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000000c 	.word	0x2000000c
 800014c:	00000000 	.word	0x00000000
 8000150:	08002f78 	.word	0x08002f78

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000010 	.word	0x20000010
 800016c:	08002f78 	.word	0x08002f78

08000170 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	f103 0208 	add.w	r2, r3, #8
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f04f 32ff 	mov.w	r2, #4294967295
 8000188:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f103 0208 	add.w	r2, r3, #8
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	f103 0208 	add.w	r2, r3, #8
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2200      	movs	r2, #0
 80001a2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80001a4:	bf00      	nop
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr

080001ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80001ae:	b480      	push	{r7}
 80001b0:	b083      	sub	sp, #12
 80001b2:	af00      	add	r7, sp, #0
 80001b4:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2200      	movs	r2, #0
 80001ba:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80001bc:	bf00      	nop
 80001be:	370c      	adds	r7, #12
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr

080001c6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80001c6:	b480      	push	{r7}
 80001c8:	b085      	sub	sp, #20
 80001ca:	af00      	add	r7, sp, #0
 80001cc:	6078      	str	r0, [r7, #4]
 80001ce:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80001d0:	683b      	ldr	r3, [r7, #0]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80001d6:	68bb      	ldr	r3, [r7, #8]
 80001d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001dc:	d103      	bne.n	80001e6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	691b      	ldr	r3, [r3, #16]
 80001e2:	60fb      	str	r3, [r7, #12]
 80001e4:	e00c      	b.n	8000200 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	3308      	adds	r3, #8
 80001ea:	60fb      	str	r3, [r7, #12]
 80001ec:	e002      	b.n	80001f4 <vListInsert+0x2e>
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	685b      	ldr	r3, [r3, #4]
 80001f2:	60fb      	str	r3, [r7, #12]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	68ba      	ldr	r2, [r7, #8]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d2f6      	bcs.n	80001ee <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000200:	68fb      	ldr	r3, [r7, #12]
 8000202:	685a      	ldr	r2, [r3, #4]
 8000204:	683b      	ldr	r3, [r7, #0]
 8000206:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000208:	683b      	ldr	r3, [r7, #0]
 800020a:	685b      	ldr	r3, [r3, #4]
 800020c:	683a      	ldr	r2, [r7, #0]
 800020e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000210:	683b      	ldr	r3, [r7, #0]
 8000212:	68fa      	ldr	r2, [r7, #12]
 8000214:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000216:	68fb      	ldr	r3, [r7, #12]
 8000218:	683a      	ldr	r2, [r7, #0]
 800021a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	687a      	ldr	r2, [r7, #4]
 8000220:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	1c5a      	adds	r2, r3, #1
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	601a      	str	r2, [r3, #0]
}
 800022c:	bf00      	nop
 800022e:	3714      	adds	r7, #20
 8000230:	46bd      	mov	sp, r7
 8000232:	bc80      	pop	{r7}
 8000234:	4770      	bx	lr

08000236 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000236:	b480      	push	{r7}
 8000238:	b085      	sub	sp, #20
 800023a:	af00      	add	r7, sp, #0
 800023c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	691b      	ldr	r3, [r3, #16]
 8000242:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	685b      	ldr	r3, [r3, #4]
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	6892      	ldr	r2, [r2, #8]
 800024c:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	687a      	ldr	r2, [r7, #4]
 8000254:	6852      	ldr	r2, [r2, #4]
 8000256:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	685b      	ldr	r3, [r3, #4]
 800025c:	687a      	ldr	r2, [r7, #4]
 800025e:	429a      	cmp	r2, r3
 8000260:	d103      	bne.n	800026a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	689a      	ldr	r2, [r3, #8]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2200      	movs	r2, #0
 800026e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	1e5a      	subs	r2, r3, #1
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	681b      	ldr	r3, [r3, #0]
}
 800027e:	4618      	mov	r0, r3
 8000280:	3714      	adds	r7, #20
 8000282:	46bd      	mov	sp, r7
 8000284:	bc80      	pop	{r7}
 8000286:	4770      	bx	lr

08000288 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000288:	b580      	push	{r7, lr}
 800028a:	b08c      	sub	sp, #48	; 0x30
 800028c:	af04      	add	r7, sp, #16
 800028e:	60f8      	str	r0, [r7, #12]
 8000290:	60b9      	str	r1, [r7, #8]
 8000292:	603b      	str	r3, [r7, #0]
 8000294:	4613      	mov	r3, r2
 8000296:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000298:	88fb      	ldrh	r3, [r7, #6]
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	4618      	mov	r0, r3
 800029e:	f000 fe2f 	bl	8000f00 <pvPortMalloc>
 80002a2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80002a4:	697b      	ldr	r3, [r7, #20]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d013      	beq.n	80002d2 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80002aa:	2054      	movs	r0, #84	; 0x54
 80002ac:	f000 fe28 	bl	8000f00 <pvPortMalloc>
 80002b0:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d008      	beq.n	80002ca <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80002b8:	2254      	movs	r2, #84	; 0x54
 80002ba:	2100      	movs	r1, #0
 80002bc:	69f8      	ldr	r0, [r7, #28]
 80002be:	f002 fe2f 	bl	8002f20 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80002c2:	69fb      	ldr	r3, [r7, #28]
 80002c4:	697a      	ldr	r2, [r7, #20]
 80002c6:	631a      	str	r2, [r3, #48]	; 0x30
 80002c8:	e005      	b.n	80002d6 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80002ca:	6978      	ldr	r0, [r7, #20]
 80002cc:	f000 fe6a 	bl	8000fa4 <vPortFree>
 80002d0:	e001      	b.n	80002d6 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80002d2:	2300      	movs	r3, #0
 80002d4:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80002d6:	69fb      	ldr	r3, [r7, #28]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d013      	beq.n	8000304 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80002dc:	88fa      	ldrh	r2, [r7, #6]
 80002de:	2300      	movs	r3, #0
 80002e0:	9303      	str	r3, [sp, #12]
 80002e2:	69fb      	ldr	r3, [r7, #28]
 80002e4:	9302      	str	r3, [sp, #8]
 80002e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	683b      	ldr	r3, [r7, #0]
 80002f0:	68b9      	ldr	r1, [r7, #8]
 80002f2:	68f8      	ldr	r0, [r7, #12]
 80002f4:	f000 f80e 	bl	8000314 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80002f8:	69f8      	ldr	r0, [r7, #28]
 80002fa:	f000 f873 	bl	80003e4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80002fe:	2301      	movs	r3, #1
 8000300:	61bb      	str	r3, [r7, #24]
 8000302:	e002      	b.n	800030a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000304:	f04f 33ff 	mov.w	r3, #4294967295
 8000308:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800030a:	69bb      	ldr	r3, [r7, #24]
    }
 800030c:	4618      	mov	r0, r3
 800030e:	3720      	adds	r7, #32
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b086      	sub	sp, #24
 8000318:	af00      	add	r7, sp, #0
 800031a:	60f8      	str	r0, [r7, #12]
 800031c:	60b9      	str	r1, [r7, #8]
 800031e:	607a      	str	r2, [r7, #4]
 8000320:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800032c:	3b01      	subs	r3, #1
 800032e:	009b      	lsls	r3, r3, #2
 8000330:	4413      	add	r3, r2
 8000332:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000334:	693b      	ldr	r3, [r7, #16]
 8000336:	f023 0307 	bic.w	r3, r3, #7
 800033a:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800033c:	68bb      	ldr	r3, [r7, #8]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d01e      	beq.n	8000380 <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000342:	2300      	movs	r3, #0
 8000344:	617b      	str	r3, [r7, #20]
 8000346:	e012      	b.n	800036e <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000348:	68ba      	ldr	r2, [r7, #8]
 800034a:	697b      	ldr	r3, [r7, #20]
 800034c:	4413      	add	r3, r2
 800034e:	7819      	ldrb	r1, [r3, #0]
 8000350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000352:	697b      	ldr	r3, [r7, #20]
 8000354:	4413      	add	r3, r2
 8000356:	3334      	adds	r3, #52	; 0x34
 8000358:	460a      	mov	r2, r1
 800035a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800035c:	68ba      	ldr	r2, [r7, #8]
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	4413      	add	r3, r2
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d006      	beq.n	8000376 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000368:	697b      	ldr	r3, [r7, #20]
 800036a:	3301      	adds	r3, #1
 800036c:	617b      	str	r3, [r7, #20]
 800036e:	697b      	ldr	r3, [r7, #20]
 8000370:	2b0f      	cmp	r3, #15
 8000372:	d9e9      	bls.n	8000348 <prvInitialiseNewTask+0x34>
 8000374:	e000      	b.n	8000378 <prvInitialiseNewTask+0x64>
            {
                break;
 8000376:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800037a:	2200      	movs	r2, #0
 800037c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000380:	6a3b      	ldr	r3, [r7, #32]
 8000382:	2b04      	cmp	r3, #4
 8000384:	d901      	bls.n	800038a <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000386:	2304      	movs	r3, #4
 8000388:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800038a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800038c:	6a3a      	ldr	r2, [r7, #32]
 800038e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000392:	6a3a      	ldr	r2, [r7, #32]
 8000394:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000398:	3304      	adds	r3, #4
 800039a:	4618      	mov	r0, r3
 800039c:	f7ff ff07 	bl	80001ae <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80003a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003a2:	3318      	adds	r3, #24
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ff02 	bl	80001ae <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80003aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80003ae:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80003b0:	6a3b      	ldr	r3, [r7, #32]
 80003b2:	f1c3 0205 	rsb	r2, r3, #5
 80003b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003b8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80003ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80003be:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80003c0:	683a      	ldr	r2, [r7, #0]
 80003c2:	68f9      	ldr	r1, [r7, #12]
 80003c4:	6938      	ldr	r0, [r7, #16]
 80003c6:	f000 fc75 	bl	8000cb4 <pxPortInitialiseStack>
 80003ca:	4602      	mov	r2, r0
 80003cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003ce:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80003d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d002      	beq.n	80003dc <prvInitialiseNewTask+0xc8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80003d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80003da:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80003dc:	bf00      	nop
 80003de:	3718      	adds	r7, #24
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80003ec:	f000 fcee 	bl	8000dcc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80003f0:	4b3e      	ldr	r3, [pc, #248]	; (80004ec <prvAddNewTaskToReadyList+0x108>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	3301      	adds	r3, #1
 80003f6:	4a3d      	ldr	r2, [pc, #244]	; (80004ec <prvAddNewTaskToReadyList+0x108>)
 80003f8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80003fa:	4b3d      	ldr	r3, [pc, #244]	; (80004f0 <prvAddNewTaskToReadyList+0x10c>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d109      	bne.n	8000416 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000402:	4a3b      	ldr	r2, [pc, #236]	; (80004f0 <prvAddNewTaskToReadyList+0x10c>)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000408:	4b38      	ldr	r3, [pc, #224]	; (80004ec <prvAddNewTaskToReadyList+0x108>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b01      	cmp	r3, #1
 800040e:	d110      	bne.n	8000432 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000410:	f000 fb38 	bl	8000a84 <prvInitialiseTaskLists>
 8000414:	e00d      	b.n	8000432 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000416:	4b37      	ldr	r3, [pc, #220]	; (80004f4 <prvAddNewTaskToReadyList+0x110>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	2b00      	cmp	r3, #0
 800041c:	d109      	bne.n	8000432 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800041e:	4b34      	ldr	r3, [pc, #208]	; (80004f0 <prvAddNewTaskToReadyList+0x10c>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000428:	429a      	cmp	r2, r3
 800042a:	d802      	bhi.n	8000432 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800042c:	4a30      	ldr	r2, [pc, #192]	; (80004f0 <prvAddNewTaskToReadyList+0x10c>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000432:	4b31      	ldr	r3, [pc, #196]	; (80004f8 <prvAddNewTaskToReadyList+0x114>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	3301      	adds	r3, #1
 8000438:	4a2f      	ldr	r2, [pc, #188]	; (80004f8 <prvAddNewTaskToReadyList+0x114>)
 800043a:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000440:	2201      	movs	r2, #1
 8000442:	409a      	lsls	r2, r3
 8000444:	4b2d      	ldr	r3, [pc, #180]	; (80004fc <prvAddNewTaskToReadyList+0x118>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4313      	orrs	r3, r2
 800044a:	4a2c      	ldr	r2, [pc, #176]	; (80004fc <prvAddNewTaskToReadyList+0x118>)
 800044c:	6013      	str	r3, [r2, #0]
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000452:	492b      	ldr	r1, [pc, #172]	; (8000500 <prvAddNewTaskToReadyList+0x11c>)
 8000454:	4613      	mov	r3, r2
 8000456:	009b      	lsls	r3, r3, #2
 8000458:	4413      	add	r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	440b      	add	r3, r1
 800045e:	3304      	adds	r3, #4
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	609a      	str	r2, [r3, #8]
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	689a      	ldr	r2, [r3, #8]
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	60da      	str	r2, [r3, #12]
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	687a      	ldr	r2, [r7, #4]
 8000478:	3204      	adds	r2, #4
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	1d1a      	adds	r2, r3, #4
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	609a      	str	r2, [r3, #8]
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000488:	4613      	mov	r3, r2
 800048a:	009b      	lsls	r3, r3, #2
 800048c:	4413      	add	r3, r2
 800048e:	009b      	lsls	r3, r3, #2
 8000490:	4a1b      	ldr	r2, [pc, #108]	; (8000500 <prvAddNewTaskToReadyList+0x11c>)
 8000492:	441a      	add	r2, r3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	615a      	str	r2, [r3, #20]
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800049c:	4918      	ldr	r1, [pc, #96]	; (8000500 <prvAddNewTaskToReadyList+0x11c>)
 800049e:	4613      	mov	r3, r2
 80004a0:	009b      	lsls	r3, r3, #2
 80004a2:	4413      	add	r3, r2
 80004a4:	009b      	lsls	r3, r3, #2
 80004a6:	440b      	add	r3, r1
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	1c59      	adds	r1, r3, #1
 80004ac:	4814      	ldr	r0, [pc, #80]	; (8000500 <prvAddNewTaskToReadyList+0x11c>)
 80004ae:	4613      	mov	r3, r2
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	4413      	add	r3, r2
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4403      	add	r3, r0
 80004b8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80004ba:	f000 fca1 	bl	8000e00 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80004be:	4b0d      	ldr	r3, [pc, #52]	; (80004f4 <prvAddNewTaskToReadyList+0x110>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d00e      	beq.n	80004e4 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80004c6:	4b0a      	ldr	r3, [pc, #40]	; (80004f0 <prvAddNewTaskToReadyList+0x10c>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004d0:	429a      	cmp	r2, r3
 80004d2:	d207      	bcs.n	80004e4 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80004d4:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <prvAddNewTaskToReadyList+0x120>)
 80004d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	f3bf 8f4f 	dsb	sy
 80004e0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80004e4:	bf00      	nop
 80004e6:	3710      	adds	r7, #16
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	20000100 	.word	0x20000100
 80004f0:	20000028 	.word	0x20000028
 80004f4:	2000010c 	.word	0x2000010c
 80004f8:	2000011c 	.word	0x2000011c
 80004fc:	20000108 	.word	0x20000108
 8000500:	2000002c 	.word	0x2000002c
 8000504:	e000ed04 	.word	0xe000ed04

08000508 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d008      	beq.n	800052c <vTaskDelay+0x24>
        {
            configASSERT( uxSchedulerSuspended == 0 );
            vTaskSuspendAll();
 800051a:	f000 f855 	bl	80005c8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800051e:	2100      	movs	r1, #0
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f000 fb47 	bl	8000bb4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8000526:	f000 f85d 	bl	80005e4 <xTaskResumeAll>
 800052a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d107      	bne.n	8000542 <vTaskDelay+0x3a>
        {
            portYIELD_WITHIN_API();
 8000532:	4b06      	ldr	r3, [pc, #24]	; (800054c <vTaskDelay+0x44>)
 8000534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000538:	601a      	str	r2, [r3, #0]
 800053a:	f3bf 8f4f 	dsb	sy
 800053e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000542:	bf00      	nop
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	e000ed04 	.word	0xe000ed04

08000550 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8000556:	4b15      	ldr	r3, [pc, #84]	; (80005ac <vTaskStartScheduler+0x5c>)
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	2300      	movs	r3, #0
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2300      	movs	r3, #0
 8000560:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000564:	4912      	ldr	r1, [pc, #72]	; (80005b0 <vTaskStartScheduler+0x60>)
 8000566:	4813      	ldr	r0, [pc, #76]	; (80005b4 <vTaskStartScheduler+0x64>)
 8000568:	f7ff fe8e 	bl	8000288 <xTaskCreate>
 800056c:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d115      	bne.n	80005a0 <vTaskStartScheduler+0x50>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000574:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000578:	f383 8811 	msr	BASEPRI, r3
 800057c:	f3bf 8f6f 	isb	sy
 8000580:	f3bf 8f4f 	dsb	sy
 8000584:	603b      	str	r3, [r7, #0]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000586:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000588:	4b0b      	ldr	r3, [pc, #44]	; (80005b8 <vTaskStartScheduler+0x68>)
 800058a:	f04f 32ff 	mov.w	r2, #4294967295
 800058e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000590:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <vTaskStartScheduler+0x6c>)
 8000592:	2201      	movs	r2, #1
 8000594:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000596:	4b0a      	ldr	r3, [pc, #40]	; (80005c0 <vTaskStartScheduler+0x70>)
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800059c:	f000 fbf6 	bl	8000d8c <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <vTaskStartScheduler+0x74>)
 80005a2:	681b      	ldr	r3, [r3, #0]
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000124 	.word	0x20000124
 80005b0:	08002f90 	.word	0x08002f90
 80005b4:	08000a55 	.word	0x08000a55
 80005b8:	20000120 	.word	0x20000120
 80005bc:	2000010c 	.word	0x2000010c
 80005c0:	20000104 	.word	0x20000104
 80005c4:	20000000 	.word	0x20000000

080005c8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <vTaskSuspendAll+0x18>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	3301      	adds	r3, #1
 80005d2:	4a03      	ldr	r2, [pc, #12]	; (80005e0 <vTaskSuspendAll+0x18>)
 80005d4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000128 	.word	0x20000128

080005e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80005ee:	2300      	movs	r3, #0
 80005f0:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80005f2:	f000 fbeb 	bl	8000dcc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80005f6:	4b68      	ldr	r3, [pc, #416]	; (8000798 <xTaskResumeAll+0x1b4>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3b01      	subs	r3, #1
 80005fc:	4a66      	ldr	r2, [pc, #408]	; (8000798 <xTaskResumeAll+0x1b4>)
 80005fe:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000600:	4b65      	ldr	r3, [pc, #404]	; (8000798 <xTaskResumeAll+0x1b4>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	f040 80c0 	bne.w	800078a <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800060a:	4b64      	ldr	r3, [pc, #400]	; (800079c <xTaskResumeAll+0x1b8>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	f000 80bb 	beq.w	800078a <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000614:	e08a      	b.n	800072c <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000616:	4b62      	ldr	r3, [pc, #392]	; (80007a0 <xTaskResumeAll+0x1bc>)
 8000618:	68db      	ldr	r3, [r3, #12]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	69db      	ldr	r3, [r3, #28]
 8000628:	697a      	ldr	r2, [r7, #20]
 800062a:	6a12      	ldr	r2, [r2, #32]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	6a1b      	ldr	r3, [r3, #32]
 8000632:	697a      	ldr	r2, [r7, #20]
 8000634:	69d2      	ldr	r2, [r2, #28]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	3318      	adds	r3, #24
 8000640:	429a      	cmp	r2, r3
 8000642:	d103      	bne.n	800064c <xTaskResumeAll+0x68>
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	6a1a      	ldr	r2, [r3, #32]
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	2200      	movs	r2, #0
 8000650:	629a      	str	r2, [r3, #40]	; 0x28
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	1e5a      	subs	r2, r3, #1
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	695b      	ldr	r3, [r3, #20]
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	697a      	ldr	r2, [r7, #20]
 8000668:	68d2      	ldr	r2, [r2, #12]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	697a      	ldr	r2, [r7, #20]
 8000672:	6892      	ldr	r2, [r2, #8]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	685a      	ldr	r2, [r3, #4]
 800067a:	697b      	ldr	r3, [r7, #20]
 800067c:	3304      	adds	r3, #4
 800067e:	429a      	cmp	r2, r3
 8000680:	d103      	bne.n	800068a <xTaskResumeAll+0xa6>
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	68da      	ldr	r2, [r3, #12]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	1e5a      	subs	r2, r3, #1
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800069e:	2201      	movs	r2, #1
 80006a0:	409a      	lsls	r2, r3
 80006a2:	4b40      	ldr	r3, [pc, #256]	; (80007a4 <xTaskResumeAll+0x1c0>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	4a3e      	ldr	r2, [pc, #248]	; (80007a4 <xTaskResumeAll+0x1c0>)
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006b0:	493d      	ldr	r1, [pc, #244]	; (80007a8 <xTaskResumeAll+0x1c4>)
 80006b2:	4613      	mov	r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4413      	add	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	440b      	add	r3, r1
 80006bc:	3304      	adds	r3, #4
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	697b      	ldr	r3, [r7, #20]
 80006c4:	683a      	ldr	r2, [r7, #0]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	689a      	ldr	r2, [r3, #8]
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	60da      	str	r2, [r3, #12]
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	689b      	ldr	r3, [r3, #8]
 80006d4:	697a      	ldr	r2, [r7, #20]
 80006d6:	3204      	adds	r2, #4
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	1d1a      	adds	r2, r3, #4
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e6:	4613      	mov	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4413      	add	r3, r2
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	4a2e      	ldr	r2, [pc, #184]	; (80007a8 <xTaskResumeAll+0x1c4>)
 80006f0:	441a      	add	r2, r3
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	615a      	str	r2, [r3, #20]
 80006f6:	697b      	ldr	r3, [r7, #20]
 80006f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006fa:	492b      	ldr	r1, [pc, #172]	; (80007a8 <xTaskResumeAll+0x1c4>)
 80006fc:	4613      	mov	r3, r2
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	4413      	add	r3, r2
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	440b      	add	r3, r1
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	1c59      	adds	r1, r3, #1
 800070a:	4827      	ldr	r0, [pc, #156]	; (80007a8 <xTaskResumeAll+0x1c4>)
 800070c:	4613      	mov	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	4413      	add	r3, r2
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4403      	add	r3, r0
 8000716:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800071c:	4b23      	ldr	r3, [pc, #140]	; (80007ac <xTaskResumeAll+0x1c8>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000722:	429a      	cmp	r2, r3
 8000724:	d302      	bcc.n	800072c <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8000726:	4b22      	ldr	r3, [pc, #136]	; (80007b0 <xTaskResumeAll+0x1cc>)
 8000728:	2201      	movs	r2, #1
 800072a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800072c:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <xTaskResumeAll+0x1bc>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	f47f af70 	bne.w	8000616 <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800073c:	f000 fa20 	bl	8000b80 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000740:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <xTaskResumeAll+0x1d0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d010      	beq.n	800076e <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800074c:	f000 f836 	bl	80007bc <xTaskIncrementTick>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d002      	beq.n	800075c <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8000756:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <xTaskResumeAll+0x1cc>)
 8000758:	2201      	movs	r2, #1
 800075a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	3b01      	subs	r3, #1
 8000760:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d1f1      	bne.n	800074c <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8000768:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <xTaskResumeAll+0x1d0>)
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <xTaskResumeAll+0x1cc>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d009      	beq.n	800078a <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8000776:	2301      	movs	r3, #1
 8000778:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800077a:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <xTaskResumeAll+0x1d4>)
 800077c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	f3bf 8f4f 	dsb	sy
 8000786:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800078a:	f000 fb39 	bl	8000e00 <vPortExitCritical>

    return xAlreadyYielded;
 800078e:	693b      	ldr	r3, [r7, #16]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3718      	adds	r7, #24
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000128 	.word	0x20000128
 800079c:	20000100 	.word	0x20000100
 80007a0:	200000c0 	.word	0x200000c0
 80007a4:	20000108 	.word	0x20000108
 80007a8:	2000002c 	.word	0x2000002c
 80007ac:	20000028 	.word	0x20000028
 80007b0:	20000114 	.word	0x20000114
 80007b4:	20000110 	.word	0x20000110
 80007b8:	e000ed04 	.word	0xe000ed04

080007bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80007c6:	4b75      	ldr	r3, [pc, #468]	; (800099c <xTaskIncrementTick+0x1e0>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	f040 80dc 	bne.w	8000988 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80007d0:	4b73      	ldr	r3, [pc, #460]	; (80009a0 <xTaskIncrementTick+0x1e4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	3301      	adds	r3, #1
 80007d6:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80007d8:	4a71      	ldr	r2, [pc, #452]	; (80009a0 <xTaskIncrementTick+0x1e4>)
 80007da:	69bb      	ldr	r3, [r7, #24]
 80007dc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80007de:	69bb      	ldr	r3, [r7, #24]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d110      	bne.n	8000806 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 80007e4:	4b6f      	ldr	r3, [pc, #444]	; (80009a4 <xTaskIncrementTick+0x1e8>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	4b6f      	ldr	r3, [pc, #444]	; (80009a8 <xTaskIncrementTick+0x1ec>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a6d      	ldr	r2, [pc, #436]	; (80009a4 <xTaskIncrementTick+0x1e8>)
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	4a6d      	ldr	r2, [pc, #436]	; (80009a8 <xTaskIncrementTick+0x1ec>)
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	6013      	str	r3, [r2, #0]
 80007f8:	4b6c      	ldr	r3, [pc, #432]	; (80009ac <xTaskIncrementTick+0x1f0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a6b      	ldr	r2, [pc, #428]	; (80009ac <xTaskIncrementTick+0x1f0>)
 8000800:	6013      	str	r3, [r2, #0]
 8000802:	f000 f9bd 	bl	8000b80 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000806:	4b6a      	ldr	r3, [pc, #424]	; (80009b0 <xTaskIncrementTick+0x1f4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	69ba      	ldr	r2, [r7, #24]
 800080c:	429a      	cmp	r2, r3
 800080e:	f0c0 80a6 	bcc.w	800095e <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000812:	4b64      	ldr	r3, [pc, #400]	; (80009a4 <xTaskIncrementTick+0x1e8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d104      	bne.n	8000826 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800081c:	4b64      	ldr	r3, [pc, #400]	; (80009b0 <xTaskIncrementTick+0x1f4>)
 800081e:	f04f 32ff 	mov.w	r2, #4294967295
 8000822:	601a      	str	r2, [r3, #0]
                    break;
 8000824:	e09b      	b.n	800095e <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000826:	4b5f      	ldr	r3, [pc, #380]	; (80009a4 <xTaskIncrementTick+0x1e8>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	68db      	ldr	r3, [r3, #12]
 800082e:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8000836:	69ba      	ldr	r2, [r7, #24]
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	429a      	cmp	r2, r3
 800083c:	d203      	bcs.n	8000846 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800083e:	4a5c      	ldr	r2, [pc, #368]	; (80009b0 <xTaskIncrementTick+0x1f4>)
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8000844:	e08b      	b.n	800095e <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	695b      	ldr	r3, [r3, #20]
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	689b      	ldr	r3, [r3, #8]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	68d2      	ldr	r2, [r2, #12]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	6892      	ldr	r2, [r2, #8]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	3304      	adds	r3, #4
 8000868:	429a      	cmp	r2, r3
 800086a:	d103      	bne.n	8000874 <xTaskIncrementTick+0xb8>
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	68da      	ldr	r2, [r3, #12]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	693b      	ldr	r3, [r7, #16]
 8000876:	2200      	movs	r2, #0
 8000878:	615a      	str	r2, [r3, #20]
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	1e5a      	subs	r2, r3, #1
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000888:	2b00      	cmp	r3, #0
 800088a:	d01e      	beq.n	80008ca <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	6a12      	ldr	r2, [r2, #32]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	6a1b      	ldr	r3, [r3, #32]
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	69d2      	ldr	r2, [r2, #28]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	685a      	ldr	r2, [r3, #4]
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	3318      	adds	r3, #24
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d103      	bne.n	80008ba <xTaskIncrementTick+0xfe>
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	6a1a      	ldr	r2, [r3, #32]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	2200      	movs	r2, #0
 80008be:	629a      	str	r2, [r3, #40]	; 0x28
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	1e5a      	subs	r2, r3, #1
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ce:	2201      	movs	r2, #1
 80008d0:	409a      	lsls	r2, r3
 80008d2:	4b38      	ldr	r3, [pc, #224]	; (80009b4 <xTaskIncrementTick+0x1f8>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	4a36      	ldr	r2, [pc, #216]	; (80009b4 <xTaskIncrementTick+0x1f8>)
 80008da:	6013      	str	r3, [r2, #0]
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008e0:	4935      	ldr	r1, [pc, #212]	; (80009b8 <xTaskIncrementTick+0x1fc>)
 80008e2:	4613      	mov	r3, r2
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4413      	add	r3, r2
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	440b      	add	r3, r1
 80008ec:	3304      	adds	r3, #4
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	683a      	ldr	r2, [r7, #0]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	3204      	adds	r2, #4
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	693b      	ldr	r3, [r7, #16]
 800090c:	1d1a      	adds	r2, r3, #4
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000916:	4613      	mov	r3, r2
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	4413      	add	r3, r2
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	4a26      	ldr	r2, [pc, #152]	; (80009b8 <xTaskIncrementTick+0x1fc>)
 8000920:	441a      	add	r2, r3
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	615a      	str	r2, [r3, #20]
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800092a:	4923      	ldr	r1, [pc, #140]	; (80009b8 <xTaskIncrementTick+0x1fc>)
 800092c:	4613      	mov	r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	4413      	add	r3, r2
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	440b      	add	r3, r1
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	1c59      	adds	r1, r3, #1
 800093a:	481f      	ldr	r0, [pc, #124]	; (80009b8 <xTaskIncrementTick+0x1fc>)
 800093c:	4613      	mov	r3, r2
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	4413      	add	r3, r2
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	4403      	add	r3, r0
 8000946:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000948:	693b      	ldr	r3, [r7, #16]
 800094a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800094c:	4b1b      	ldr	r3, [pc, #108]	; (80009bc <xTaskIncrementTick+0x200>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000952:	429a      	cmp	r2, r3
 8000954:	f67f af5d 	bls.w	8000812 <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8000958:	2301      	movs	r3, #1
 800095a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800095c:	e759      	b.n	8000812 <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800095e:	4b17      	ldr	r3, [pc, #92]	; (80009bc <xTaskIncrementTick+0x200>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000964:	4914      	ldr	r1, [pc, #80]	; (80009b8 <xTaskIncrementTick+0x1fc>)
 8000966:	4613      	mov	r3, r2
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	4413      	add	r3, r2
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	440b      	add	r3, r1
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d901      	bls.n	800097a <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8000976:	2301      	movs	r3, #1
 8000978:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800097a:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <xTaskIncrementTick+0x204>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d007      	beq.n	8000992 <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8000982:	2301      	movs	r3, #1
 8000984:	61fb      	str	r3, [r7, #28]
 8000986:	e004      	b.n	8000992 <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000988:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <xTaskIncrementTick+0x208>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <xTaskIncrementTick+0x208>)
 8000990:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8000992:	69fb      	ldr	r3, [r7, #28]
}
 8000994:	4618      	mov	r0, r3
 8000996:	3720      	adds	r7, #32
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	20000128 	.word	0x20000128
 80009a0:	20000104 	.word	0x20000104
 80009a4:	200000b8 	.word	0x200000b8
 80009a8:	200000bc 	.word	0x200000bc
 80009ac:	20000118 	.word	0x20000118
 80009b0:	20000120 	.word	0x20000120
 80009b4:	20000108 	.word	0x20000108
 80009b8:	2000002c 	.word	0x2000002c
 80009bc:	20000028 	.word	0x20000028
 80009c0:	20000114 	.word	0x20000114
 80009c4:	20000110 	.word	0x20000110

080009c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80009ce:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <vTaskSwitchContext+0x78>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d003      	beq.n	80009de <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80009d6:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <vTaskSwitchContext+0x7c>)
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80009dc:	e02a      	b.n	8000a34 <vTaskSwitchContext+0x6c>
        xYieldPending = pdFALSE;
 80009de:	4b19      	ldr	r3, [pc, #100]	; (8000a44 <vTaskSwitchContext+0x7c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80009e4:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <vTaskSwitchContext+0x80>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	fab3 f383 	clz	r3, r3
 80009f0:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 80009f2:	78fb      	ldrb	r3, [r7, #3]
 80009f4:	f1c3 031f 	rsb	r3, r3, #31
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4613      	mov	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	4413      	add	r3, r2
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	4a11      	ldr	r2, [pc, #68]	; (8000a4c <vTaskSwitchContext+0x84>)
 8000a06:	4413      	add	r3, r2
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	685a      	ldr	r2, [r3, #4]
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	685a      	ldr	r2, [r3, #4]
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	3308      	adds	r3, #8
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d104      	bne.n	8000a2a <vTaskSwitchContext+0x62>
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	685a      	ldr	r2, [r3, #4]
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	4a07      	ldr	r2, [pc, #28]	; (8000a50 <vTaskSwitchContext+0x88>)
 8000a32:	6013      	str	r3, [r2, #0]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000128 	.word	0x20000128
 8000a44:	20000114 	.word	0x20000114
 8000a48:	20000108 	.word	0x20000108
 8000a4c:	2000002c 	.word	0x2000002c
 8000a50:	20000028 	.word	0x20000028

08000a54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000a5c:	f000 f852 	bl	8000b04 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <prvIdleTask+0x28>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d9f9      	bls.n	8000a5c <prvIdleTask+0x8>
            {
                taskYIELD();
 8000a68:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <prvIdleTask+0x2c>)
 8000a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	f3bf 8f4f 	dsb	sy
 8000a74:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000a78:	e7f0      	b.n	8000a5c <prvIdleTask+0x8>
 8000a7a:	bf00      	nop
 8000a7c:	2000002c 	.word	0x2000002c
 8000a80:	e000ed04 	.word	0xe000ed04

08000a84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	e00c      	b.n	8000aaa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	4613      	mov	r3, r2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	4413      	add	r3, r2
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	4a12      	ldr	r2, [pc, #72]	; (8000ae4 <prvInitialiseTaskLists+0x60>)
 8000a9c:	4413      	add	r3, r2
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fb66 	bl	8000170 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b04      	cmp	r3, #4
 8000aae:	d9ef      	bls.n	8000a90 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <prvInitialiseTaskLists+0x64>)
 8000ab2:	f7ff fb5d 	bl	8000170 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000ab6:	480d      	ldr	r0, [pc, #52]	; (8000aec <prvInitialiseTaskLists+0x68>)
 8000ab8:	f7ff fb5a 	bl	8000170 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <prvInitialiseTaskLists+0x6c>)
 8000abe:	f7ff fb57 	bl	8000170 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8000ac2:	480c      	ldr	r0, [pc, #48]	; (8000af4 <prvInitialiseTaskLists+0x70>)
 8000ac4:	f7ff fb54 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8000ac8:	480b      	ldr	r0, [pc, #44]	; (8000af8 <prvInitialiseTaskLists+0x74>)
 8000aca:	f7ff fb51 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <prvInitialiseTaskLists+0x78>)
 8000ad0:	4a05      	ldr	r2, [pc, #20]	; (8000ae8 <prvInitialiseTaskLists+0x64>)
 8000ad2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <prvInitialiseTaskLists+0x7c>)
 8000ad6:	4a05      	ldr	r2, [pc, #20]	; (8000aec <prvInitialiseTaskLists+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2000002c 	.word	0x2000002c
 8000ae8:	20000090 	.word	0x20000090
 8000aec:	200000a4 	.word	0x200000a4
 8000af0:	200000c0 	.word	0x200000c0
 8000af4:	200000d4 	.word	0x200000d4
 8000af8:	200000ec 	.word	0x200000ec
 8000afc:	200000b8 	.word	0x200000b8
 8000b00:	200000bc 	.word	0x200000bc

08000b04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000b0a:	e019      	b.n	8000b40 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8000b0c:	f000 f95e 	bl	8000dcc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <prvCheckTasksWaitingTermination+0x50>)
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3304      	adds	r3, #4
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fb8a 	bl	8000236 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8000b22:	4b0d      	ldr	r3, [pc, #52]	; (8000b58 <prvCheckTasksWaitingTermination+0x54>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <prvCheckTasksWaitingTermination+0x54>)
 8000b2a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <prvCheckTasksWaitingTermination+0x58>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	3b01      	subs	r3, #1
 8000b32:	4a0a      	ldr	r2, [pc, #40]	; (8000b5c <prvCheckTasksWaitingTermination+0x58>)
 8000b34:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8000b36:	f000 f963 	bl	8000e00 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f000 f810 	bl	8000b60 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <prvCheckTasksWaitingTermination+0x58>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1e1      	bne.n	8000b0c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8000b48:	bf00      	nop
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200000d4 	.word	0x200000d4
 8000b58:	20000100 	.word	0x20000100
 8000b5c:	200000e8 	.word	0x200000e8

08000b60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 fa19 	bl	8000fa4 <vPortFree>
            vPortFree( pxTCB );
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f000 fa16 	bl	8000fa4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <prvResetNextTaskUnblockTime+0x2c>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d104      	bne.n	8000b98 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <prvResetNextTaskUnblockTime+0x30>)
 8000b90:	f04f 32ff 	mov.w	r2, #4294967295
 8000b94:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8000b96:	e005      	b.n	8000ba4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <prvResetNextTaskUnblockTime+0x2c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a03      	ldr	r2, [pc, #12]	; (8000bb0 <prvResetNextTaskUnblockTime+0x30>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	200000b8 	.word	0x200000b8
 8000bb0:	20000120 	.word	0x20000120

08000bb4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8000bbe:	4b36      	ldr	r3, [pc, #216]	; (8000c98 <prvAddCurrentTaskToDelayedList+0xe4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000bc4:	4b35      	ldr	r3, [pc, #212]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fb33 	bl	8000236 <uxListRemove>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d10b      	bne.n	8000bee <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8000bd6:	4b31      	ldr	r3, [pc, #196]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bdc:	2201      	movs	r2, #1
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	43da      	mvns	r2, r3
 8000be4:	4b2e      	ldr	r3, [pc, #184]	; (8000ca0 <prvAddCurrentTaskToDelayedList+0xec>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4013      	ands	r3, r2
 8000bea:	4a2d      	ldr	r2, [pc, #180]	; (8000ca0 <prvAddCurrentTaskToDelayedList+0xec>)
 8000bec:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf4:	d124      	bne.n	8000c40 <prvAddCurrentTaskToDelayedList+0x8c>
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d021      	beq.n	8000c40 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000bfc:	4b29      	ldr	r3, [pc, #164]	; (8000ca4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	4b24      	ldr	r3, [pc, #144]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	6892      	ldr	r2, [r2, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	4b21      	ldr	r3, [pc, #132]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	3204      	adds	r2, #4
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	4b1e      	ldr	r3, [pc, #120]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	1d1a      	adds	r2, r3, #4
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a1d      	ldr	r2, [pc, #116]	; (8000ca4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8000c30:	615a      	str	r2, [r3, #20]
 8000c32:	4b1c      	ldr	r3, [pc, #112]	; (8000ca4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	3301      	adds	r3, #1
 8000c38:	4a1a      	ldr	r2, [pc, #104]	; (8000ca4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8000c3a:	6013      	str	r3, [r2, #0]
 8000c3c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8000c3e:	e026      	b.n	8000c8e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000c48:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8000c50:	68fa      	ldr	r2, [r7, #12]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d209      	bcs.n	8000c6c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000c58:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	3304      	adds	r3, #4
 8000c62:	4619      	mov	r1, r3
 8000c64:	4610      	mov	r0, r2
 8000c66:	f7ff faae 	bl	80001c6 <vListInsert>
}
 8000c6a:	e010      	b.n	8000c8e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	; (8000cac <prvAddCurrentTaskToDelayedList+0xf8>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b0a      	ldr	r3, [pc, #40]	; (8000c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	3304      	adds	r3, #4
 8000c76:	4619      	mov	r1, r3
 8000c78:	4610      	mov	r0, r2
 8000c7a:	f7ff faa4 	bl	80001c6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d202      	bcs.n	8000c8e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8000c88:	4a09      	ldr	r2, [pc, #36]	; (8000cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	6013      	str	r3, [r2, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000104 	.word	0x20000104
 8000c9c:	20000028 	.word	0x20000028
 8000ca0:	20000108 	.word	0x20000108
 8000ca4:	200000ec 	.word	0x200000ec
 8000ca8:	200000bc 	.word	0x200000bc
 8000cac:	200000b8 	.word	0x200000b8
 8000cb0:	20000120 	.word	0x20000120

08000cb4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	3b04      	subs	r3, #4
 8000cc4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ccc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3b04      	subs	r3, #4
 8000cd2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	f023 0201 	bic.w	r2, r3, #1
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3b04      	subs	r3, #4
 8000ce2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000ce4:	4a08      	ldr	r2, [pc, #32]	; (8000d08 <pxPortInitialiseStack+0x54>)
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	3b14      	subs	r3, #20
 8000cee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	3b20      	subs	r3, #32
 8000cfa:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	08000d0d 	.word	0x08000d0d

08000d0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000d16:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000d1a:	f383 8811 	msr	BASEPRI, r3
 8000d1e:	f3bf 8f6f 	isb	sy
 8000d22:	f3bf 8f4f 	dsb	sy
 8000d26:	607b      	str	r3, [r7, #4]
    }
 8000d28:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000d2a:	bf00      	nop
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d0fc      	beq.n	8000d2c <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000d32:	bf00      	nop
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
	...

08000d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <pxCurrentTCBConst2>)
 8000d42:	6819      	ldr	r1, [r3, #0]
 8000d44:	6808      	ldr	r0, [r1, #0]
 8000d46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000d4a:	f380 8809 	msr	PSP, r0
 8000d4e:	f3bf 8f6f 	isb	sy
 8000d52:	f04f 0000 	mov.w	r0, #0
 8000d56:	f380 8811 	msr	BASEPRI, r0
 8000d5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8000d5e:	4770      	bx	lr

08000d60 <pxCurrentTCBConst2>:
 8000d60:	20000028 	.word	0x20000028
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop

08000d68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8000d68:	4806      	ldr	r0, [pc, #24]	; (8000d84 <prvPortStartFirstTask+0x1c>)
 8000d6a:	6800      	ldr	r0, [r0, #0]
 8000d6c:	6800      	ldr	r0, [r0, #0]
 8000d6e:	f380 8808 	msr	MSP, r0
 8000d72:	b662      	cpsie	i
 8000d74:	b661      	cpsie	f
 8000d76:	f3bf 8f4f 	dsb	sy
 8000d7a:	f3bf 8f6f 	isb	sy
 8000d7e:	df00      	svc	0
 8000d80:	bf00      	nop
 8000d82:	0000      	.short	0x0000
 8000d84:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop

08000d8c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000d90:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <xPortStartScheduler+0x38>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <xPortStartScheduler+0x38>)
 8000d96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8000d9a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000d9c:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <xPortStartScheduler+0x38>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a08      	ldr	r2, [pc, #32]	; (8000dc4 <xPortStartScheduler+0x38>)
 8000da2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000da6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000da8:	f000 f890 	bl	8000ecc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <xPortStartScheduler+0x3c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000db2:	f7ff ffd9 	bl	8000d68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000db6:	f7ff fe07 	bl	80009c8 <vTaskSwitchContext>
    prvTaskExitError();
 8000dba:	f7ff ffa7 	bl	8000d0c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	e000ed20 	.word	0xe000ed20
 8000dc8:	20000004 	.word	0x20000004

08000dcc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
        __asm volatile
 8000dd2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000dd6:	f383 8811 	msr	BASEPRI, r3
 8000dda:	f3bf 8f6f 	isb	sy
 8000dde:	f3bf 8f4f 	dsb	sy
 8000de2:	607b      	str	r3, [r7, #4]
    }
 8000de4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <vPortEnterCritical+0x30>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	3301      	adds	r3, #1
 8000dec:	4a03      	ldr	r2, [pc, #12]	; (8000dfc <vPortEnterCritical+0x30>)
 8000dee:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000004 	.word	0x20000004

08000e00 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <vPortExitCritical+0x30>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <vPortExitCritical+0x30>)
 8000e0e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <vPortExitCritical+0x30>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d105      	bne.n	8000e24 <vPortExitCritical+0x24>
 8000e18:	2300      	movs	r3, #0
 8000e1a:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8000e22:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bc80      	pop	{r7}
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20000004 	.word	0x20000004
	...

08000e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000e40:	f3ef 8009 	mrs	r0, PSP
 8000e44:	f3bf 8f6f 	isb	sy
 8000e48:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <pxCurrentTCBConst>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000e50:	6010      	str	r0, [r2, #0]
 8000e52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000e56:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8000e5a:	f380 8811 	msr	BASEPRI, r0
 8000e5e:	f7ff fdb3 	bl	80009c8 <vTaskSwitchContext>
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	f380 8811 	msr	BASEPRI, r0
 8000e6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e6e:	6819      	ldr	r1, [r3, #0]
 8000e70:	6808      	ldr	r0, [r1, #0]
 8000e72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000e76:	f380 8809 	msr	PSP, r0
 8000e7a:	f3bf 8f6f 	isb	sy
 8000e7e:	4770      	bx	lr

08000e80 <pxCurrentTCBConst>:
 8000e80:	20000028 	.word	0x20000028
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop

08000e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
        __asm volatile
 8000e8e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000e92:	f383 8811 	msr	BASEPRI, r3
 8000e96:	f3bf 8f6f 	isb	sy
 8000e9a:	f3bf 8f4f 	dsb	sy
 8000e9e:	607b      	str	r3, [r7, #4]
    }
 8000ea0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000ea2:	f7ff fc8b 	bl	80007bc <xTaskIncrementTick>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <SysTick_Handler+0x40>)
 8000eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	f383 8811 	msr	BASEPRI, r3
    }
 8000ebe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	e000ed04 	.word	0xe000ed04

08000ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000ed0:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <vPortSetupTimerInterrupt+0x28>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <vPortSetupTimerInterrupt+0x2c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <vPortSetupTimerInterrupt+0x30>)
 8000ede:	f646 525f 	movw	r2, #27999	; 0x6d5f
 8000ee2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <vPortSetupTimerInterrupt+0x28>)
 8000ee6:	2207      	movs	r2, #7
 8000ee8:	601a      	str	r2, [r3, #0]
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000e010 	.word	0xe000e010
 8000ef8:	e000e018 	.word	0xe000e018
 8000efc:	e000e014 	.word	0xe000e014

08000f00 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d00e      	beq.n	8000f34 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f023 0307 	bic.w	r3, r3, #7
 8000f1c:	3308      	adds	r3, #8
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d205      	bcs.n	8000f30 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f023 0307 	bic.w	r3, r3, #7
 8000f2a:	3308      	adds	r3, #8
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	e001      	b.n	8000f34 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8000f34:	f7ff fb48 	bl	80005c8 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8000f38:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <pvPortMalloc+0x98>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d105      	bne.n	8000f4c <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <pvPortMalloc+0x9c>)
 8000f42:	f023 0307 	bic.w	r3, r3, #7
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <pvPortMalloc+0x98>)
 8000f4a:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d01b      	beq.n	8000f8a <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000f52:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8000f5a:	f643 6277 	movw	r2, #15991	; 0x3e77
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d813      	bhi.n	8000f8a <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	441a      	add	r2, r3
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d90b      	bls.n	8000f8a <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <pvPortMalloc+0x98>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8000f7e:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	4a06      	ldr	r2, [pc, #24]	; (8000fa0 <pvPortMalloc+0xa0>)
 8000f88:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000f8a:	f7ff fb2b 	bl	80005e4 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20003fb0 	.word	0x20003fb0
 8000f9c:	20000133 	.word	0x20000133
 8000fa0:	20003fac 	.word	0x20003fac

08000fa4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <TIM3_Handler>:




void TIM3_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
	counter++;
 8000fbc:	4b04      	ldr	r3, [pc, #16]	; (8000fd0 <TIM3_Handler+0x18>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	4a03      	ldr	r2, [pc, #12]	; (8000fd0 <TIM3_Handler+0x18>)
 8000fc4:	6013      	str	r3, [r2, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20003fb4 	.word	0x20003fb4

08000fd4 <clock_init>:



void clock_init(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

	//Enable clock to AFIO
	AFIO_GPIO_CLK_EN();
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <clock_init+0x3c>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a0c      	ldr	r2, [pc, #48]	; (8001010 <clock_init+0x3c>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6193      	str	r3, [r2, #24]
	//Enable clock to port A
	RCC_GPIOA_CLK_EN();
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <clock_init+0x3c>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a09      	ldr	r2, [pc, #36]	; (8001010 <clock_init+0x3c>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6193      	str	r3, [r2, #24]
	//Enable clock to port B
	RCC_GPIOB_CLK_EN();
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <clock_init+0x3c>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	4a06      	ldr	r2, [pc, #24]	; (8001010 <clock_init+0x3c>)
 8000ff6:	f043 0308 	orr.w	r3, r3, #8
 8000ffa:	6193      	str	r3, [r2, #24]
	//Enable clock to port C
	RCC_GPIOC_CLK_EN();
 8000ffc:	4b04      	ldr	r3, [pc, #16]	; (8001010 <clock_init+0x3c>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a03      	ldr	r2, [pc, #12]	; (8001010 <clock_init+0x3c>)
 8001002:	f043 0310 	orr.w	r3, r3, #16
 8001006:	6193      	str	r3, [r2, #24]

}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000

08001014 <HW_Init>:




void HW_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b096      	sub	sp, #88	; 0x58
 8001018:	af00      	add	r7, sp, #0
	//////////////////////////*///////////////////////////////////////

	GPIO_PinConfig_t PinConfig;

	// Test Led
	PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 800101a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800101e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	PinConfig.GPIO_MODE = GPIO_MODE_OUTPUT_PP ;
 8001022:	2304      	movs	r3, #4
 8001024:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	PinConfig.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8001028:	2301      	movs	r3, #1
 800102a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	MCAL_GPIO_Init(GPIOC, &PinConfig);
 800102e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001032:	4619      	mov	r1, r3
 8001034:	4864      	ldr	r0, [pc, #400]	; (80011c8 <HW_Init+0x1b4>)
 8001036:	f000 fd2d 	bl	8001a94 <MCAL_GPIO_Init>

	MCAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 , 1);
 800103a:	2201      	movs	r2, #1
 800103c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001040:	4861      	ldr	r0, [pc, #388]	; (80011c8 <HW_Init+0x1b4>)
 8001042:	f000 fdbd 	bl	8001bc0 <MCAL_GPIO_WritePin>

	GPIO_PinConfig_t PinConfig1;


	// TX , RX For Sensor 1
	PinConfig1.GPIO_PinNumber = GPIO_PIN_8;
 8001046:	f44f 7380 	mov.w	r3, #256	; 0x100
 800104a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_OUTPUT_PP ;
 800104e:	2304      	movs	r3, #4
 8001050:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	PinConfig1.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8001054:	2301      	movs	r3, #1
 8001056:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	MCAL_GPIO_Init(GPIOB, &PinConfig1);
 800105a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800105e:	4619      	mov	r1, r3
 8001060:	485a      	ldr	r0, [pc, #360]	; (80011cc <HW_Init+0x1b8>)
 8001062:	f000 fd17 	bl	8001a94 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_9;
 8001066:	f44f 7300 	mov.w	r3, #512	; 0x200
 800106a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	PinConfig.GPIO_MODE = GPIO_MODE_INPUT_PD;
 800106e:	2303      	movs	r3, #3
 8001070:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	MCAL_GPIO_Init(GPIOB, &PinConfig);
 8001074:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001078:	4619      	mov	r1, r3
 800107a:	4854      	ldr	r0, [pc, #336]	; (80011cc <HW_Init+0x1b8>)
 800107c:	f000 fd0a 	bl	8001a94 <MCAL_GPIO_Init>


	// TX , RX For Sensor 2
	PinConfig1.GPIO_PinNumber = GPIO_PIN_14;
 8001080:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001084:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_OUTPUT_PP ;
 8001088:	2304      	movs	r3, #4
 800108a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	PinConfig1.GPIO_Output_Speed = GPIO_SPEED_10M ;
 800108e:	2301      	movs	r3, #1
 8001090:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	MCAL_GPIO_Init(GPIOB, &PinConfig1);
 8001094:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001098:	4619      	mov	r1, r3
 800109a:	484c      	ldr	r0, [pc, #304]	; (80011cc <HW_Init+0x1b8>)
 800109c:	f000 fcfa 	bl	8001a94 <MCAL_GPIO_Init>

	PinConfig1.GPIO_PinNumber = GPIO_PIN_15;
 80010a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010a4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_INPUT_PD;
 80010a8:	2303      	movs	r3, #3
 80010aa:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	MCAL_GPIO_Init(GPIOB, &PinConfig1);
 80010ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010b2:	4619      	mov	r1, r3
 80010b4:	4845      	ldr	r0, [pc, #276]	; (80011cc <HW_Init+0x1b8>)
 80010b6:	f000 fced 	bl	8001a94 <MCAL_GPIO_Init>


	// TX , RX For Sensor 3
	PinConfig1.GPIO_PinNumber = GPIO_PIN_12;
 80010ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010be:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_OUTPUT_PP ;
 80010c2:	2304      	movs	r3, #4
 80010c4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	PinConfig1.GPIO_Output_Speed = GPIO_SPEED_10M ;
 80010c8:	2301      	movs	r3, #1
 80010ca:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	MCAL_GPIO_Init(GPIOB, &PinConfig1);
 80010ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010d2:	4619      	mov	r1, r3
 80010d4:	483d      	ldr	r0, [pc, #244]	; (80011cc <HW_Init+0x1b8>)
 80010d6:	f000 fcdd 	bl	8001a94 <MCAL_GPIO_Init>

	PinConfig1.GPIO_PinNumber = GPIO_PIN_13;
 80010da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010de:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_INPUT_PD;
 80010e2:	2303      	movs	r3, #3
 80010e4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	MCAL_GPIO_Init(GPIOB, &PinConfig1);
 80010e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010ec:	4619      	mov	r1, r3
 80010ee:	4837      	ldr	r0, [pc, #220]	; (80011cc <HW_Init+0x1b8>)
 80010f0:	f000 fcd0 	bl	8001a94 <MCAL_GPIO_Init>


	// TX , RX For Sensor 4
	PinConfig1.GPIO_PinNumber = GPIO_PIN_11;
 80010f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010f8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_OUTPUT_PP ;
 80010fc:	2304      	movs	r3, #4
 80010fe:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	PinConfig1.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8001102:	2301      	movs	r3, #1
 8001104:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	MCAL_GPIO_Init(GPIOA, &PinConfig1);
 8001108:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800110c:	4619      	mov	r1, r3
 800110e:	4830      	ldr	r0, [pc, #192]	; (80011d0 <HW_Init+0x1bc>)
 8001110:	f000 fcc0 	bl	8001a94 <MCAL_GPIO_Init>

	PinConfig1.GPIO_PinNumber = GPIO_PIN_12;
 8001114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001118:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	PinConfig1.GPIO_MODE = GPIO_MODE_INPUT_PD;
 800111c:	2303      	movs	r3, #3
 800111e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	MCAL_GPIO_Init(GPIOA, &PinConfig1);
 8001122:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001126:	4619      	mov	r1, r3
 8001128:	4829      	ldr	r0, [pc, #164]	; (80011d0 <HW_Init+0x1bc>)
 800112a:	f000 fcb3 	bl	8001a94 <MCAL_GPIO_Init>

	I2C_Config_t I2C1CFG ;

	//I2C Controller act as Master

	I2C1CFG.General_Call_Adress_Detection = I2C_ENGC_Enable ;
 800112e:	2340      	movs	r3, #64	; 0x40
 8001130:	64bb      	str	r3, [r7, #72]	; 0x48
	I2C1CFG.I2C_ACK_Control = I2C_ACK_Enable ;
 8001132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001136:	647b      	str	r3, [r7, #68]	; 0x44
	I2C1CFG.I2C_ClockSpeed = I2C_SCLK_SM_100K ;
 8001138:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <HW_Init+0x1c0>)
 800113a:	62fb      	str	r3, [r7, #44]	; 0x2c
	I2C1CFG.I2C_Mode =I2C_Mode_I2C ;
 800113c:	2300      	movs	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
	I2C1CFG.P_Slave_Event_CallBack = NULL ;
 8001140:	2300      	movs	r3, #0
 8001142:	64fb      	str	r3, [r7, #76]	; 0x4c
	I2C1CFG.StrechMode = I2C_StretchMode_Enable ;
 8001144:	2300      	movs	r3, #0
 8001146:	633b      	str	r3, [r7, #48]	; 0x30

	MCAL_I2C_GPIO_Set_Pins(I2C1);
 8001148:	4823      	ldr	r0, [pc, #140]	; (80011d8 <HW_Init+0x1c4>)
 800114a:	f000 ffcd 	bl	80020e8 <MCAL_I2C_GPIO_Set_Pins>
	MCAL_I2C_Init(I2C1, &I2C1CFG);
 800114e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001152:	4619      	mov	r1, r3
 8001154:	4820      	ldr	r0, [pc, #128]	; (80011d8 <HW_Init+0x1c4>)
 8001156:	f000 feb7 	bl	8001ec8 <MCAL_I2C_Init>
	//////////////////////////*///////////////////////////////////////
	//======================= UART INIT =====================//

	USART_Config_t USART1_config ;

	USART1_config.BaudRate = UART_BaudRate_115200 ;
 800115a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800115e:	61fb      	str	r3, [r7, #28]
	USART1_config.HwFlowCtl = UART_HWFlowCtrl_NONE ;
 8001160:	2300      	movs	r3, #0
 8001162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	USART1_config.IRQ_Enable = UART_IRQ_Enable_NONE ;
 8001166:	2300      	movs	r3, #0
 8001168:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	USART1_config.Parity = UART_Parity_NONE ;
 800116c:	2300      	movs	r3, #0
 800116e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	USART1_config.Payload_Length = UART_Payload_Length_8B ;
 8001172:	2300      	movs	r3, #0
 8001174:	f887 3020 	strb.w	r3, [r7, #32]
	USART1_config.StopBits = UART_StopBits_1 ;
 8001178:	2300      	movs	r3, #0
 800117a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	USART1_config.USART_Mode = UART_Mode_RX;
 800117e:	2304      	movs	r3, #4
 8001180:	763b      	strb	r3, [r7, #24]


	MCAL_UART_Init(USART1, &USART1_config);
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	4619      	mov	r1, r3
 8001188:	4814      	ldr	r0, [pc, #80]	; (80011dc <HW_Init+0x1c8>)
 800118a:	f001 fce9 	bl	8002b60 <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(USART1);
 800118e:	4813      	ldr	r0, [pc, #76]	; (80011dc <HW_Init+0x1c8>)
 8001190:	f001 fe18 	bl	8002dc4 <MCAL_UART_GPIO_Set_Pins>
	//////////////////////////*///////////////////////////////////////
	//======================= TIM3 INIT =====================//

	TIM_Config_t timer_config ;

	timer_config.TIM_Mode =  TIM_IRQ_MODE_OverFlow;
 8001194:	2301      	movs	r3, #1
 8001196:	803b      	strh	r3, [r7, #0]
	timer_config.Counter.Count_Direction =Count_Direction_UP;
 8001198:	2300      	movs	r3, #0
 800119a:	723b      	strb	r3, [r7, #8]
	timer_config.Prescaler = 8 ;
 800119c:	2308      	movs	r3, #8
 800119e:	807b      	strh	r3, [r7, #2]
	timer_config.Auto_Reload_Value = 0xBBBB ;
 80011a0:	f64b 33bb 	movw	r3, #48059	; 0xbbbb
 80011a4:	80fb      	strh	r3, [r7, #6]
	timer_config.IRQ_Enable = TIM_IRQ_MODE_OverFlow  ;
 80011a6:	2301      	movs	r3, #1
 80011a8:	823b      	strh	r3, [r7, #16]
	timer_config.P_IRQ_CallBack =  TIM3_Handler ;
 80011aa:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <HW_Init+0x1cc>)
 80011ac:	617b      	str	r3, [r7, #20]

	MCAL_TIM_Init(TIM3,&timer_config);
 80011ae:	463b      	mov	r3, r7
 80011b0:	4619      	mov	r1, r3
 80011b2:	480c      	ldr	r0, [pc, #48]	; (80011e4 <HW_Init+0x1d0>)
 80011b4:	f001 f97c 	bl	80024b0 <MCAL_TIM_Init>
	MCAL_TIM_Count_Reset(TIM3);
 80011b8:	480a      	ldr	r0, [pc, #40]	; (80011e4 <HW_Init+0x1d0>)
 80011ba:	f001 fc95 	bl	8002ae8 <MCAL_TIM_Count_Reset>
}
 80011be:	bf00      	nop
 80011c0:	3758      	adds	r7, #88	; 0x58
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40011000 	.word	0x40011000
 80011cc:	40010c00 	.word	0x40010c00
 80011d0:	40010800 	.word	0x40010800
 80011d4:	000186a0 	.word	0x000186a0
 80011d8:	40005400 	.word	0x40005400
 80011dc:	40013800 	.word	0x40013800
 80011e0:	08000fb9 	.word	0x08000fb9
 80011e4:	40000400 	.word	0x40000400

080011e8 <main>:


int main(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af02      	add	r7, sp, #8

	//////////////////////////*///////////////////////////////////////
	//////////////////////////*///////////////////////////////////////

	clock_init();
 80011ee:	f7ff fef1 	bl	8000fd4 <clock_init>
	HW_Init();
 80011f2:	f7ff ff0f 	bl	8001014 <HW_Init>

	//////////////////////////*///////////////////////////////////////
	//////////////////////////*///////////////////////////////////////
	/***************Task Creation*////////////

	xTaskCreate(vUART_ComunicationWithTabHandler,"Driver State", 128 , NULL , 2 , vUART_ComunicationWithTab);
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <main+0x58>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	2302      	movs	r3, #2
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2300      	movs	r3, #0
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	490f      	ldr	r1, [pc, #60]	; (8001244 <main+0x5c>)
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <main+0x60>)
 8001208:	f7ff f83e 	bl	8000288 <xTaskCreate>
	xTaskCreate(vReadUltraonicSensorHandler,"UltrSonic", 128 , NULL , 3 , vReadUltraonicSensor);
 800120c:	4b0f      	ldr	r3, [pc, #60]	; (800124c <main+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	2303      	movs	r3, #3
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2300      	movs	r3, #0
 8001218:	2280      	movs	r2, #128	; 0x80
 800121a:	490d      	ldr	r1, [pc, #52]	; (8001250 <main+0x68>)
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <main+0x6c>)
 800121e:	f7ff f833 	bl	8000288 <xTaskCreate>
	xTaskCreate(vI2C_CommunicateWithAtmega32Handler,"I2C", 128 , NULL , 4 , vI2C_CommunicateWithAtmega32);
 8001222:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <main+0x70>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	2304      	movs	r3, #4
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	2280      	movs	r2, #128	; 0x80
 8001230:	490a      	ldr	r1, [pc, #40]	; (800125c <main+0x74>)
 8001232:	480b      	ldr	r0, [pc, #44]	; (8001260 <main+0x78>)
 8001234:	f7ff f828 	bl	8000288 <xTaskCreate>

	//////////////////////////*///////////////////////////////////////
	//////////////////////////*///////////////////////////////////////

	vTaskStartScheduler();
 8001238:	f7ff f98a 	bl	8000550 <vTaskStartScheduler>

	while (1)
 800123c:	e7fe      	b.n	800123c <main+0x54>
 800123e:	bf00      	nop
 8001240:	20003fec 	.word	0x20003fec
 8001244:	08002f98 	.word	0x08002f98
 8001248:	08001265 	.word	0x08001265
 800124c:	20003ff0 	.word	0x20003ff0
 8001250:	08002fa8 	.word	0x08002fa8
 8001254:	08001281 	.word	0x08001281
 8001258:	20003ff4 	.word	0x20003ff4
 800125c:	08002fb4 	.word	0x08002fb4
 8001260:	08001529 	.word	0x08001529

08001264 <vUART_ComunicationWithTabHandler>:


///////////////////******///////////////////

void vUART_ComunicationWithTabHandler(void *parms)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	while (1)
	{
		MCAL_UART_ReceiveData(USART1,&Recieved_Data, enable);
 800126c:	2200      	movs	r2, #0
 800126e:	4902      	ldr	r1, [pc, #8]	; (8001278 <vUART_ComunicationWithTabHandler+0x14>)
 8001270:	4802      	ldr	r0, [pc, #8]	; (800127c <vUART_ComunicationWithTabHandler+0x18>)
 8001272:	f001 fd5b 	bl	8002d2c <MCAL_UART_ReceiveData>
 8001276:	e7f9      	b.n	800126c <vUART_ComunicationWithTabHandler+0x8>
 8001278:	20000008 	.word	0x20000008
 800127c:	40013800 	.word	0x40013800

08001280 <vReadUltraonicSensorHandler>:

///////////////////******///////////////////


void vReadUltraonicSensorHandler(void *parms)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	while (1)
	{
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 , 0); //Pull the trigger low
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800128e:	4899      	ldr	r0, [pc, #612]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 8001290:	f000 fc96 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 8001294:	2001      	movs	r0, #1
 8001296:	f7ff f937 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 , 1); //Pull the trigger high
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a0:	4894      	ldr	r0, [pc, #592]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80012a2:	f000 fc8d 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 80012a6:	2001      	movs	r0, #1
 80012a8:	f7ff f92e 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 , 0); //Pull the trigger low
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012b2:	4890      	ldr	r0, [pc, #576]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80012b4:	f000 fc84 	bl	8001bc0 <MCAL_GPIO_WritePin>

		while ( ! MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) ); //Wait for echo to go high
 80012b8:	bf00      	nop
 80012ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012be:	488d      	ldr	r0, [pc, #564]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80012c0:	f000 fc67 	bl	8001b92 <MCAL_GPIO_ReadPin>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0f7      	beq.n	80012ba <vReadUltraonicSensorHandler+0x3a>

		MCAL_TIM_Start(TIM3); //Timer 3 Start to count
 80012ca:	488b      	ldr	r0, [pc, #556]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80012cc:	f001 fbe2 	bl	8002a94 <MCAL_TIM_Start>

		while ( MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) ); //Wait for echo to go low
 80012d0:	bf00      	nop
 80012d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d6:	4887      	ldr	r0, [pc, #540]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80012d8:	f000 fc5b 	bl	8001b92 <MCAL_GPIO_ReadPin>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f7      	bne.n	80012d2 <vReadUltraonicSensorHandler+0x52>


		Sensor1_time = TIM3->CNT ; //Get the value of timer 3
 80012e2:	4b85      	ldr	r3, [pc, #532]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	4a85      	ldr	r2, [pc, #532]	; (80014fc <vReadUltraonicSensorHandler+0x27c>)
 80012e8:	6013      	str	r3, [r2, #0]

		MCAL_TIM_Stop(TIM3); //stop timer 3
 80012ea:	4883      	ldr	r0, [pc, #524]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80012ec:	f001 fbe7 	bl	8002abe <MCAL_TIM_Stop>
		MCAL_TIM_Count_Reset(TIM3); // reset timer 3
 80012f0:	4881      	ldr	r0, [pc, #516]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80012f2:	f001 fbf9 	bl	8002ae8 <MCAL_TIM_Count_Reset>

		Sensor1_distance = (Sensor1_time/58) ; // calculate the distance
 80012f6:	4b81      	ldr	r3, [pc, #516]	; (80014fc <vReadUltraonicSensorHandler+0x27c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a81      	ldr	r2, [pc, #516]	; (8001500 <vReadUltraonicSensorHandler+0x280>)
 80012fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001300:	095b      	lsrs	r3, r3, #5
 8001302:	4a80      	ldr	r2, [pc, #512]	; (8001504 <vReadUltraonicSensorHandler+0x284>)
 8001304:	6013      	str	r3, [r2, #0]

		if(counter == 1)
 8001306:	4b80      	ldr	r3, [pc, #512]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d103      	bne.n	8001316 <vReadUltraonicSensorHandler+0x96>
		{
			Sensor1_distance = 1200 ;
 800130e:	4b7d      	ldr	r3, [pc, #500]	; (8001504 <vReadUltraonicSensorHandler+0x284>)
 8001310:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001314:	601a      	str	r2, [r3, #0]
		}

		counter = 0 ;
 8001316:	4b7c      	ldr	r3, [pc, #496]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]

		vTaskDelay(5);
 800131c:	2005      	movs	r0, #5
 800131e:	f7ff f8f3 	bl	8000508 <vTaskDelay>


		//////////////////////*//////////////////////////

		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 , 0); //Pull the trigger low
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001328:	4872      	ldr	r0, [pc, #456]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 800132a:	f000 fc49 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f7ff f8ea 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 , 1); //Pull the trigger high
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800133a:	486e      	ldr	r0, [pc, #440]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 800133c:	f000 fc40 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 8001340:	2001      	movs	r0, #1
 8001342:	f7ff f8e1 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 , 0); //Pull the trigger low
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800134c:	4869      	ldr	r0, [pc, #420]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 800134e:	f000 fc37 	bl	8001bc0 <MCAL_GPIO_WritePin>

		while ( ! MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) ); //Wait for echo to go high
 8001352:	bf00      	nop
 8001354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001358:	4866      	ldr	r0, [pc, #408]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 800135a:	f000 fc1a 	bl	8001b92 <MCAL_GPIO_ReadPin>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f7      	beq.n	8001354 <vReadUltraonicSensorHandler+0xd4>

		MCAL_TIM_Start(TIM3); //Timer 3 Start to count
 8001364:	4864      	ldr	r0, [pc, #400]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001366:	f001 fb95 	bl	8002a94 <MCAL_TIM_Start>

		while ( MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) ); //Wait for echo to go low
 800136a:	bf00      	nop
 800136c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001370:	4860      	ldr	r0, [pc, #384]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 8001372:	f000 fc0e 	bl	8001b92 <MCAL_GPIO_ReadPin>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1f7      	bne.n	800136c <vReadUltraonicSensorHandler+0xec>


		Sensor2_time = TIM3->CNT ; //Get the value of timer 3
 800137c:	4b5e      	ldr	r3, [pc, #376]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 800137e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001380:	4a62      	ldr	r2, [pc, #392]	; (800150c <vReadUltraonicSensorHandler+0x28c>)
 8001382:	6013      	str	r3, [r2, #0]

		MCAL_TIM_Stop(TIM3); //stop timer 3
 8001384:	485c      	ldr	r0, [pc, #368]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001386:	f001 fb9a 	bl	8002abe <MCAL_TIM_Stop>
		MCAL_TIM_Count_Reset(TIM3); // reset timer 3
 800138a:	485b      	ldr	r0, [pc, #364]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 800138c:	f001 fbac 	bl	8002ae8 <MCAL_TIM_Count_Reset>

		Sensor2_distance = (Sensor2_time/58) ; // calculate the distance
 8001390:	4b5e      	ldr	r3, [pc, #376]	; (800150c <vReadUltraonicSensorHandler+0x28c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a5a      	ldr	r2, [pc, #360]	; (8001500 <vReadUltraonicSensorHandler+0x280>)
 8001396:	fba2 2303 	umull	r2, r3, r2, r3
 800139a:	095b      	lsrs	r3, r3, #5
 800139c:	4a5c      	ldr	r2, [pc, #368]	; (8001510 <vReadUltraonicSensorHandler+0x290>)
 800139e:	6013      	str	r3, [r2, #0]

		if(counter == 1)
 80013a0:	4b59      	ldr	r3, [pc, #356]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d103      	bne.n	80013b0 <vReadUltraonicSensorHandler+0x130>
		{
			Sensor2_distance = 1200 ;
 80013a8:	4b59      	ldr	r3, [pc, #356]	; (8001510 <vReadUltraonicSensorHandler+0x290>)
 80013aa:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80013ae:	601a      	str	r2, [r3, #0]
		}

		counter = 0 ;
 80013b0:	4b55      	ldr	r3, [pc, #340]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]

		vTaskDelay(5);
 80013b6:	2005      	movs	r0, #5
 80013b8:	f7ff f8a6 	bl	8000508 <vTaskDelay>


		//////////////////////*//////////////////////////

		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 , 0); //Pull the trigger low
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c2:	484c      	ldr	r0, [pc, #304]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80013c4:	f000 fbfc 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 80013c8:	2001      	movs	r0, #1
 80013ca:	f7ff f89d 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 , 1); //Pull the trigger high
 80013ce:	2201      	movs	r2, #1
 80013d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013d4:	4847      	ldr	r0, [pc, #284]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80013d6:	f000 fbf3 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 80013da:	2001      	movs	r0, #1
 80013dc:	f7ff f894 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 , 0); //Pull the trigger low
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e6:	4843      	ldr	r0, [pc, #268]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80013e8:	f000 fbea 	bl	8001bc0 <MCAL_GPIO_WritePin>

		while ( ! MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) ); //Wait for echo to go high
 80013ec:	bf00      	nop
 80013ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f2:	4840      	ldr	r0, [pc, #256]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 80013f4:	f000 fbcd 	bl	8001b92 <MCAL_GPIO_ReadPin>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d0f7      	beq.n	80013ee <vReadUltraonicSensorHandler+0x16e>

		MCAL_TIM_Start(TIM3); //Timer 3 Start to count
 80013fe:	483e      	ldr	r0, [pc, #248]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001400:	f001 fb48 	bl	8002a94 <MCAL_TIM_Start>

		while ( MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) ); //Wait for echo to go low
 8001404:	bf00      	nop
 8001406:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140a:	483a      	ldr	r0, [pc, #232]	; (80014f4 <vReadUltraonicSensorHandler+0x274>)
 800140c:	f000 fbc1 	bl	8001b92 <MCAL_GPIO_ReadPin>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f7      	bne.n	8001406 <vReadUltraonicSensorHandler+0x186>


		Sensor3_time = TIM3->CNT ; //Get the value of timer 3
 8001416:	4b38      	ldr	r3, [pc, #224]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141a:	4a3e      	ldr	r2, [pc, #248]	; (8001514 <vReadUltraonicSensorHandler+0x294>)
 800141c:	6013      	str	r3, [r2, #0]

		MCAL_TIM_Stop(TIM3); //stop timer 3
 800141e:	4836      	ldr	r0, [pc, #216]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001420:	f001 fb4d 	bl	8002abe <MCAL_TIM_Stop>
		MCAL_TIM_Count_Reset(TIM3); // reset timer 3
 8001424:	4834      	ldr	r0, [pc, #208]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 8001426:	f001 fb5f 	bl	8002ae8 <MCAL_TIM_Count_Reset>

		Sensor3_distance = (Sensor3_time/58) ; // calculate the distance
 800142a:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <vReadUltraonicSensorHandler+0x294>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a34      	ldr	r2, [pc, #208]	; (8001500 <vReadUltraonicSensorHandler+0x280>)
 8001430:	fba2 2303 	umull	r2, r3, r2, r3
 8001434:	095b      	lsrs	r3, r3, #5
 8001436:	4a38      	ldr	r2, [pc, #224]	; (8001518 <vReadUltraonicSensorHandler+0x298>)
 8001438:	6013      	str	r3, [r2, #0]

		if(counter == 1)
 800143a:	4b33      	ldr	r3, [pc, #204]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d103      	bne.n	800144a <vReadUltraonicSensorHandler+0x1ca>
		{
			Sensor3_distance = 1200 ;
 8001442:	4b35      	ldr	r3, [pc, #212]	; (8001518 <vReadUltraonicSensorHandler+0x298>)
 8001444:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001448:	601a      	str	r2, [r3, #0]
		}

		counter = 0 ;
 800144a:	4b2f      	ldr	r3, [pc, #188]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]

		vTaskDelay(5);
 8001450:	2005      	movs	r0, #5
 8001452:	f7ff f859 	bl	8000508 <vTaskDelay>

		//////////////////////*//////////////////////////


		MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_11 , 0); //Pull the trigger low
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800145c:	482f      	ldr	r0, [pc, #188]	; (800151c <vReadUltraonicSensorHandler+0x29c>)
 800145e:	f000 fbaf 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 8001462:	2001      	movs	r0, #1
 8001464:	f7ff f850 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_11 , 1); //Pull the trigger high
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800146e:	482b      	ldr	r0, [pc, #172]	; (800151c <vReadUltraonicSensorHandler+0x29c>)
 8001470:	f000 fba6 	bl	8001bc0 <MCAL_GPIO_WritePin>
		vTaskDelay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f7ff f847 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_11 , 0); //Pull the trigger low
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001480:	4826      	ldr	r0, [pc, #152]	; (800151c <vReadUltraonicSensorHandler+0x29c>)
 8001482:	f000 fb9d 	bl	8001bc0 <MCAL_GPIO_WritePin>

		while ( ! MCAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) ); //Wait for echo to go high
 8001486:	bf00      	nop
 8001488:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800148c:	4823      	ldr	r0, [pc, #140]	; (800151c <vReadUltraonicSensorHandler+0x29c>)
 800148e:	f000 fb80 	bl	8001b92 <MCAL_GPIO_ReadPin>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0f7      	beq.n	8001488 <vReadUltraonicSensorHandler+0x208>

		MCAL_TIM_Start(TIM3); //Timer 3 Start to count
 8001498:	4817      	ldr	r0, [pc, #92]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 800149a:	f001 fafb 	bl	8002a94 <MCAL_TIM_Start>

		while ( MCAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) ); //Wait for echo to go low
 800149e:	bf00      	nop
 80014a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014a4:	481d      	ldr	r0, [pc, #116]	; (800151c <vReadUltraonicSensorHandler+0x29c>)
 80014a6:	f000 fb74 	bl	8001b92 <MCAL_GPIO_ReadPin>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1f7      	bne.n	80014a0 <vReadUltraonicSensorHandler+0x220>


		Sensor4_time = TIM3->CNT ; //Get the value of timer 3
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80014b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b4:	4a1a      	ldr	r2, [pc, #104]	; (8001520 <vReadUltraonicSensorHandler+0x2a0>)
 80014b6:	6013      	str	r3, [r2, #0]

		MCAL_TIM_Stop(TIM3); //stop timer 3
 80014b8:	480f      	ldr	r0, [pc, #60]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80014ba:	f001 fb00 	bl	8002abe <MCAL_TIM_Stop>
		MCAL_TIM_Count_Reset(TIM3); // reset timer 3
 80014be:	480e      	ldr	r0, [pc, #56]	; (80014f8 <vReadUltraonicSensorHandler+0x278>)
 80014c0:	f001 fb12 	bl	8002ae8 <MCAL_TIM_Count_Reset>

		Sensor4_distance = (Sensor4_time/58) ; // calculate the distance
 80014c4:	4b16      	ldr	r3, [pc, #88]	; (8001520 <vReadUltraonicSensorHandler+0x2a0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a0d      	ldr	r2, [pc, #52]	; (8001500 <vReadUltraonicSensorHandler+0x280>)
 80014ca:	fba2 2303 	umull	r2, r3, r2, r3
 80014ce:	095b      	lsrs	r3, r3, #5
 80014d0:	4a14      	ldr	r2, [pc, #80]	; (8001524 <vReadUltraonicSensorHandler+0x2a4>)
 80014d2:	6013      	str	r3, [r2, #0]

		if(counter == 1)
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d103      	bne.n	80014e4 <vReadUltraonicSensorHandler+0x264>
		{
			Sensor4_distance = 1200 ;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <vReadUltraonicSensorHandler+0x2a4>)
 80014de:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80014e2:	601a      	str	r2, [r3, #0]
		}

		counter = 0 ;
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <vReadUltraonicSensorHandler+0x288>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]

		vTaskDelay(5);
 80014ea:	2005      	movs	r0, #5
 80014ec:	f7ff f80c 	bl	8000508 <vTaskDelay>
		MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 , 0); //Pull the trigger low
 80014f0:	e6ca      	b.n	8001288 <vReadUltraonicSensorHandler+0x8>
 80014f2:	bf00      	nop
 80014f4:	40010c00 	.word	0x40010c00
 80014f8:	40000400 	.word	0x40000400
 80014fc:	20003fc8 	.word	0x20003fc8
 8001500:	8d3dcb09 	.word	0x8d3dcb09
 8001504:	20003fb8 	.word	0x20003fb8
 8001508:	20003fb4 	.word	0x20003fb4
 800150c:	20003fcc 	.word	0x20003fcc
 8001510:	20003fbc 	.word	0x20003fbc
 8001514:	20003fd0 	.word	0x20003fd0
 8001518:	20003fc0 	.word	0x20003fc0
 800151c:	40010800 	.word	0x40010800
 8001520:	20003fd4 	.word	0x20003fd4
 8001524:	20003fc4 	.word	0x20003fc4

08001528 <vI2C_CommunicateWithAtmega32Handler>:

///////////////////******///////////////////


void vI2C_CommunicateWithAtmega32Handler(void *parms)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af02      	add	r7, sp, #8
 800152e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		// Split the 32-bit number into four 8-bit chunks
		buffer[0] = (Sensor1_distance >> 24) & 0xFF; // Most significant byte
 8001530:	4b48      	ldr	r3, [pc, #288]	; (8001654 <vI2C_CommunicateWithAtmega32Handler+0x12c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	0e1b      	lsrs	r3, r3, #24
 8001536:	b2da      	uxtb	r2, r3
 8001538:	4b47      	ldr	r3, [pc, #284]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 800153a:	701a      	strb	r2, [r3, #0]
		buffer[1] = (Sensor1_distance >> 16) & 0xFF;
 800153c:	4b45      	ldr	r3, [pc, #276]	; (8001654 <vI2C_CommunicateWithAtmega32Handler+0x12c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	0c1b      	lsrs	r3, r3, #16
 8001542:	b2da      	uxtb	r2, r3
 8001544:	4b44      	ldr	r3, [pc, #272]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001546:	705a      	strb	r2, [r3, #1]
		buffer[2] = (Sensor1_distance >> 8) & 0xFF;
 8001548:	4b42      	ldr	r3, [pc, #264]	; (8001654 <vI2C_CommunicateWithAtmega32Handler+0x12c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	0a1b      	lsrs	r3, r3, #8
 800154e:	b2da      	uxtb	r2, r3
 8001550:	4b41      	ldr	r3, [pc, #260]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001552:	709a      	strb	r2, [r3, #2]
		buffer[3] = Sensor1_distance & 0xFF; // Least significant byte
 8001554:	4b3f      	ldr	r3, [pc, #252]	; (8001654 <vI2C_CommunicateWithAtmega32Handler+0x12c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 800155c:	70da      	strb	r2, [r3, #3]

		// Split the 32-bit number into four 8-bit chunks
		buffer[4] = (Sensor2_distance >> 24) & 0xFF; // Most significant byte
 800155e:	4b3f      	ldr	r3, [pc, #252]	; (800165c <vI2C_CommunicateWithAtmega32Handler+0x134>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	0e1b      	lsrs	r3, r3, #24
 8001564:	b2da      	uxtb	r2, r3
 8001566:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001568:	711a      	strb	r2, [r3, #4]
		buffer[5] = (Sensor2_distance >> 16) & 0xFF;
 800156a:	4b3c      	ldr	r3, [pc, #240]	; (800165c <vI2C_CommunicateWithAtmega32Handler+0x134>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	0c1b      	lsrs	r3, r3, #16
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4b39      	ldr	r3, [pc, #228]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001574:	715a      	strb	r2, [r3, #5]
		buffer[6] = (Sensor2_distance >> 8) & 0xFF;
 8001576:	4b39      	ldr	r3, [pc, #228]	; (800165c <vI2C_CommunicateWithAtmega32Handler+0x134>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	0a1b      	lsrs	r3, r3, #8
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4b36      	ldr	r3, [pc, #216]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001580:	719a      	strb	r2, [r3, #6]
		buffer[7] = Sensor2_distance & 0xFF; // Least significant byte
 8001582:	4b36      	ldr	r3, [pc, #216]	; (800165c <vI2C_CommunicateWithAtmega32Handler+0x134>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	b2da      	uxtb	r2, r3
 8001588:	4b33      	ldr	r3, [pc, #204]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 800158a:	71da      	strb	r2, [r3, #7]

		// Split the 32-bit number into four 8-bit chunks
		buffer[8] = (Sensor3_distance >> 24) & 0xFF; // Most significant byte
 800158c:	4b34      	ldr	r3, [pc, #208]	; (8001660 <vI2C_CommunicateWithAtmega32Handler+0x138>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0e1b      	lsrs	r3, r3, #24
 8001592:	b2da      	uxtb	r2, r3
 8001594:	4b30      	ldr	r3, [pc, #192]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 8001596:	721a      	strb	r2, [r3, #8]
		buffer[9] = (Sensor3_distance >> 16) & 0xFF;
 8001598:	4b31      	ldr	r3, [pc, #196]	; (8001660 <vI2C_CommunicateWithAtmega32Handler+0x138>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	0c1b      	lsrs	r3, r3, #16
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b2d      	ldr	r3, [pc, #180]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015a2:	725a      	strb	r2, [r3, #9]
		buffer[10] = (Sensor3_distance >> 8) & 0xFF;
 80015a4:	4b2e      	ldr	r3, [pc, #184]	; (8001660 <vI2C_CommunicateWithAtmega32Handler+0x138>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4b2a      	ldr	r3, [pc, #168]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015ae:	729a      	strb	r2, [r3, #10]
		buffer[11] = Sensor3_distance & 0xFF; // Least significant byte
 80015b0:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <vI2C_CommunicateWithAtmega32Handler+0x138>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4b28      	ldr	r3, [pc, #160]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015b8:	72da      	strb	r2, [r3, #11]

		// Split the 32-bit number into four 8-bit chunks
		buffer[12] = (Sensor4_distance >> 24) & 0xFF; // Most significant byte
 80015ba:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <vI2C_CommunicateWithAtmega32Handler+0x13c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	0e1b      	lsrs	r3, r3, #24
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4b25      	ldr	r3, [pc, #148]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015c4:	731a      	strb	r2, [r3, #12]
		buffer[13] = (Sensor4_distance >> 16) & 0xFF;
 80015c6:	4b27      	ldr	r3, [pc, #156]	; (8001664 <vI2C_CommunicateWithAtmega32Handler+0x13c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	0c1b      	lsrs	r3, r3, #16
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4b22      	ldr	r3, [pc, #136]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015d0:	735a      	strb	r2, [r3, #13]
		buffer[14] = (Sensor4_distance >> 8) & 0xFF;
 80015d2:	4b24      	ldr	r3, [pc, #144]	; (8001664 <vI2C_CommunicateWithAtmega32Handler+0x13c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	0a1b      	lsrs	r3, r3, #8
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015dc:	739a      	strb	r2, [r3, #14]
		buffer[15] = Sensor4_distance & 0xFF; // Least significant byte
 80015de:	4b21      	ldr	r3, [pc, #132]	; (8001664 <vI2C_CommunicateWithAtmega32Handler+0x13c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 80015e6:	73da      	strb	r2, [r3, #15]


		if( Recieved_Data == 'B' )
 80015e8:	4b1f      	ldr	r3, [pc, #124]	; (8001668 <vI2C_CommunicateWithAtmega32Handler+0x140>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b42      	cmp	r3, #66	; 0x42
 80015ee:	d103      	bne.n	80015f8 <vI2C_CommunicateWithAtmega32Handler+0xd0>
		{
			Driver_State = 1 ;
 80015f0:	4b1e      	ldr	r3, [pc, #120]	; (800166c <vI2C_CommunicateWithAtmega32Handler+0x144>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
 80015f6:	e006      	b.n	8001606 <vI2C_CommunicateWithAtmega32Handler+0xde>
		}
		else if (Recieved_Data == 'A')
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <vI2C_CommunicateWithAtmega32Handler+0x140>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b41      	cmp	r3, #65	; 0x41
 80015fe:	d102      	bne.n	8001606 <vI2C_CommunicateWithAtmega32Handler+0xde>
		{
			Driver_State = 0 ;
 8001600:	4b1a      	ldr	r3, [pc, #104]	; (800166c <vI2C_CommunicateWithAtmega32Handler+0x144>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
		}


		buffer[16] = Driver_State ;
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <vI2C_CommunicateWithAtmega32Handler+0x144>)
 8001608:	781a      	ldrb	r2, [r3, #0]
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 800160c:	741a      	strb	r2, [r3, #16]


		MCAL_I2C_Master_TX(I2C1, 0x10,buffer,17, WithStop, Start);// Write the data at the Slave address
 800160e:	2300      	movs	r3, #0
 8001610:	9301      	str	r3, [sp, #4]
 8001612:	2300      	movs	r3, #0
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	2311      	movs	r3, #17
 8001618:	4a0f      	ldr	r2, [pc, #60]	; (8001658 <vI2C_CommunicateWithAtmega32Handler+0x130>)
 800161a:	2110      	movs	r1, #16
 800161c:	4814      	ldr	r0, [pc, #80]	; (8001670 <vI2C_CommunicateWithAtmega32Handler+0x148>)
 800161e:	f000 fdad 	bl	800217c <MCAL_I2C_Master_TX>

		if (Sensor1_distance <= 20 ||  Sensor2_distance <= 20  )
 8001622:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <vI2C_CommunicateWithAtmega32Handler+0x12c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b14      	cmp	r3, #20
 8001628:	d903      	bls.n	8001632 <vI2C_CommunicateWithAtmega32Handler+0x10a>
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <vI2C_CommunicateWithAtmega32Handler+0x134>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2b14      	cmp	r3, #20
 8001630:	d806      	bhi.n	8001640 <vI2C_CommunicateWithAtmega32Handler+0x118>
		{
			MCAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 , 0);
 8001632:	2200      	movs	r2, #0
 8001634:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001638:	480e      	ldr	r0, [pc, #56]	; (8001674 <vI2C_CommunicateWithAtmega32Handler+0x14c>)
 800163a:	f000 fac1 	bl	8001bc0 <MCAL_GPIO_WritePin>
 800163e:	e005      	b.n	800164c <vI2C_CommunicateWithAtmega32Handler+0x124>
		}

		else
		{
			MCAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 , 1);
 8001640:	2201      	movs	r2, #1
 8001642:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001646:	480b      	ldr	r0, [pc, #44]	; (8001674 <vI2C_CommunicateWithAtmega32Handler+0x14c>)
 8001648:	f000 faba 	bl	8001bc0 <MCAL_GPIO_WritePin>
		}

		vTaskDelay(30);
 800164c:	201e      	movs	r0, #30
 800164e:	f7fe ff5b 	bl	8000508 <vTaskDelay>
		buffer[0] = (Sensor1_distance >> 24) & 0xFF; // Most significant byte
 8001652:	e76d      	b.n	8001530 <vI2C_CommunicateWithAtmega32Handler+0x8>
 8001654:	20003fb8 	.word	0x20003fb8
 8001658:	20003fd8 	.word	0x20003fd8
 800165c:	20003fbc 	.word	0x20003fbc
 8001660:	20003fc0 	.word	0x20003fc0
 8001664:	20003fc4 	.word	0x20003fc4
 8001668:	20000008 	.word	0x20000008
 800166c:	20000009 	.word	0x20000009
 8001670:	40005400 	.word	0x40005400
 8001674:	40011000 	.word	0x40011000

08001678 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001678:	480d      	ldr	r0, [pc, #52]	; (80016b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800167a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800167c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001682:	490d      	ldr	r1, [pc, #52]	; (80016b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001684:	4a0d      	ldr	r2, [pc, #52]	; (80016bc <LoopForever+0xe>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001688:	e002      	b.n	8001690 <LoopCopyDataInit>

0800168a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800168a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800168c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800168e:	3304      	adds	r3, #4

08001690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001694:	d3f9      	bcc.n	800168a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001696:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001698:	4c0a      	ldr	r4, [pc, #40]	; (80016c4 <LoopForever+0x16>)
  movs r3, #0
 800169a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800169c:	e001      	b.n	80016a2 <LoopFillZerobss>

0800169e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800169e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a0:	3204      	adds	r2, #4

080016a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016a4:	d3fb      	bcc.n	800169e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016a6:	f001 fc43 	bl	8002f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016aa:	f7ff fd9d 	bl	80011e8 <main>

080016ae <LoopForever>:

LoopForever:
    b LoopForever
 80016ae:	e7fe      	b.n	80016ae <LoopForever>
  ldr   r0, =_estack
 80016b0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80016b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80016bc:	08002fd8 	.word	0x08002fd8
  ldr r2, =_sbss
 80016c0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80016c4:	20004174 	.word	0x20004174

080016c8 <ADC3_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016c8:	e7fe      	b.n	80016c8 <ADC3_IRQHandler>
	...

080016cc <ADC1_2_IRQHandler>:
 * 						ISR
 * ===============================================
 */

void ADC1_2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	/* ADC global interrupt */
	Data_for_IRQ = ADC1->DR ;
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <ADC1_2_IRQHandler+0x28>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <ADC1_2_IRQHandler+0x2c>)
 80016d8:	801a      	strh	r2, [r3, #0]
	Global_ADC_Cfg.channels[Rank-1].Channel_IRQ_callback(Data_for_IRQ);
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <ADC1_2_IRQHandler+0x30>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	3b01      	subs	r3, #1
 80016e0:	4a07      	ldr	r2, [pc, #28]	; (8001700 <ADC1_2_IRQHandler+0x34>)
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	4413      	add	r3, r2
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	4a03      	ldr	r2, [pc, #12]	; (80016f8 <ADC1_2_IRQHandler+0x2c>)
 80016ea:	8812      	ldrh	r2, [r2, #0]
 80016ec:	4610      	mov	r0, r2
 80016ee:	4798      	blx	r3
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40012400 	.word	0x40012400
 80016f8:	20004054 	.word	0x20004054
 80016fc:	2000000a 	.word	0x2000000a
 8001700:	20003ff8 	.word	0x20003ff8

08001704 <EXTI0_IRQHandler>:
 * =====================================================================================
 */


void EXTI0_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	// cleared by writing a ‘1’ into the bit Pending register (EXTI_PR)
	EXTI->PR |= 1<<0;
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <EXTI0_IRQHandler+0x1c>)
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	4a04      	ldr	r2, [pc, #16]	; (8001720 <EXTI0_IRQHandler+0x1c>)
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	6153      	str	r3, [r2, #20]
	//Call IRQ_CALL
	GP_IRQ_CallBack[0]();
 8001714:	4b03      	ldr	r3, [pc, #12]	; (8001724 <EXTI0_IRQHandler+0x20>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4798      	blx	r3
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40010400 	.word	0x40010400
 8001724:	20004058 	.word	0x20004058

08001728 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<1;
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <EXTI1_IRQHandler+0x1c>)
 800172e:	695b      	ldr	r3, [r3, #20]
 8001730:	4a04      	ldr	r2, [pc, #16]	; (8001744 <EXTI1_IRQHandler+0x1c>)
 8001732:	f043 0302 	orr.w	r3, r3, #2
 8001736:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[1]();
 8001738:	4b03      	ldr	r3, [pc, #12]	; (8001748 <EXTI1_IRQHandler+0x20>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	4798      	blx	r3
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40010400 	.word	0x40010400
 8001748:	20004058 	.word	0x20004058

0800174c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<2;
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <EXTI2_IRQHandler+0x1c>)
 8001752:	695b      	ldr	r3, [r3, #20]
 8001754:	4a04      	ldr	r2, [pc, #16]	; (8001768 <EXTI2_IRQHandler+0x1c>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[2]();
 800175c:	4b03      	ldr	r3, [pc, #12]	; (800176c <EXTI2_IRQHandler+0x20>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	4798      	blx	r3
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40010400 	.word	0x40010400
 800176c:	20004058 	.word	0x20004058

08001770 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<3;
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <EXTI3_IRQHandler+0x1c>)
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <EXTI3_IRQHandler+0x1c>)
 800177a:	f043 0308 	orr.w	r3, r3, #8
 800177e:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[3]();
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <EXTI3_IRQHandler+0x20>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	4798      	blx	r3
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40010400 	.word	0x40010400
 8001790:	20004058 	.word	0x20004058

08001794 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<4;
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <EXTI4_IRQHandler+0x1c>)
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <EXTI4_IRQHandler+0x1c>)
 800179e:	f043 0310 	orr.w	r3, r3, #16
 80017a2:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[4]();
 80017a4:	4b03      	ldr	r3, [pc, #12]	; (80017b4 <EXTI4_IRQHandler+0x20>)
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	4798      	blx	r3
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40010400 	.word	0x40010400
 80017b4:	20004058 	.word	0x20004058

080017b8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	if( EXTI->PR & 1<<5 ) { EXTI->PR |= 1<<5; GP_IRQ_CallBack[5](); }
 80017bc:	4b26      	ldr	r3, [pc, #152]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	f003 0320 	and.w	r3, r3, #32
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d008      	beq.n	80017da <EXTI9_5_IRQHandler+0x22>
 80017c8:	4b23      	ldr	r3, [pc, #140]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	4a22      	ldr	r2, [pc, #136]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017ce:	f043 0320 	orr.w	r3, r3, #32
 80017d2:	6153      	str	r3, [r2, #20]
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <EXTI9_5_IRQHandler+0xa4>)
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	4798      	blx	r3
	if( EXTI->PR & 1<<6 ) { EXTI->PR |= 1<<6; GP_IRQ_CallBack[6](); }
 80017da:	4b1f      	ldr	r3, [pc, #124]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d008      	beq.n	80017f8 <EXTI9_5_IRQHandler+0x40>
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017f0:	6153      	str	r3, [r2, #20]
 80017f2:	4b1a      	ldr	r3, [pc, #104]	; (800185c <EXTI9_5_IRQHandler+0xa4>)
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	4798      	blx	r3
	if( EXTI->PR & 1<<7 ) { EXTI->PR |= 1<<7; GP_IRQ_CallBack[7](); }
 80017f8:	4b17      	ldr	r3, [pc, #92]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001800:	2b00      	cmp	r3, #0
 8001802:	d008      	beq.n	8001816 <EXTI9_5_IRQHandler+0x5e>
 8001804:	4b14      	ldr	r3, [pc, #80]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	4a13      	ldr	r2, [pc, #76]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 800180a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800180e:	6153      	str	r3, [r2, #20]
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <EXTI9_5_IRQHandler+0xa4>)
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	4798      	blx	r3
	if( EXTI->PR & 1<<8 ) { EXTI->PR |= 1<<8; GP_IRQ_CallBack[8](); }
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001818:	695b      	ldr	r3, [r3, #20]
 800181a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181e:	2b00      	cmp	r3, #0
 8001820:	d008      	beq.n	8001834 <EXTI9_5_IRQHandler+0x7c>
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	4a0c      	ldr	r2, [pc, #48]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182c:	6153      	str	r3, [r2, #20]
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <EXTI9_5_IRQHandler+0xa4>)
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	4798      	blx	r3
	if( EXTI->PR & 1<<9 ) { EXTI->PR |= 1<<9; GP_IRQ_CallBack[9](); }
 8001834:	4b08      	ldr	r3, [pc, #32]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800183c:	2b00      	cmp	r3, #0
 800183e:	d008      	beq.n	8001852 <EXTI9_5_IRQHandler+0x9a>
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	4a04      	ldr	r2, [pc, #16]	; (8001858 <EXTI9_5_IRQHandler+0xa0>)
 8001846:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800184a:	6153      	str	r3, [r2, #20]
 800184c:	4b03      	ldr	r3, [pc, #12]	; (800185c <EXTI9_5_IRQHandler+0xa4>)
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	4798      	blx	r3
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40010400 	.word	0x40010400
 800185c:	20004058 	.word	0x20004058

08001860 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	if( EXTI->PR & 1<<10 ) { EXTI->PR |= 1<<10; GP_IRQ_CallBack[10](); }
 8001864:	4b2d      	ldr	r3, [pc, #180]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800186c:	2b00      	cmp	r3, #0
 800186e:	d008      	beq.n	8001882 <EXTI15_10_IRQHandler+0x22>
 8001870:	4b2a      	ldr	r3, [pc, #168]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001872:	695b      	ldr	r3, [r3, #20]
 8001874:	4a29      	ldr	r2, [pc, #164]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001876:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800187a:	6153      	str	r3, [r2, #20]
 800187c:	4b28      	ldr	r3, [pc, #160]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 800187e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001880:	4798      	blx	r3
	if( EXTI->PR & 1<<11 ) { EXTI->PR |= 1<<11; GP_IRQ_CallBack[11](); }
 8001882:	4b26      	ldr	r3, [pc, #152]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <EXTI15_10_IRQHandler+0x40>
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	4a22      	ldr	r2, [pc, #136]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001894:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001898:	6153      	str	r3, [r2, #20]
 800189a:	4b21      	ldr	r3, [pc, #132]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 800189c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189e:	4798      	blx	r3
	if( EXTI->PR & 1<<12 ) { EXTI->PR |= 1<<12; GP_IRQ_CallBack[12](); }
 80018a0:	4b1e      	ldr	r3, [pc, #120]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <EXTI15_10_IRQHandler+0x5e>
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	4a1a      	ldr	r2, [pc, #104]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018b6:	6153      	str	r3, [r2, #20]
 80018b8:	4b19      	ldr	r3, [pc, #100]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	4798      	blx	r3
	if( EXTI->PR & 1<<13 ) { EXTI->PR |= 1<<13; GP_IRQ_CallBack[13](); }
 80018be:	4b17      	ldr	r3, [pc, #92]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d008      	beq.n	80018dc <EXTI15_10_IRQHandler+0x7c>
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	4a13      	ldr	r2, [pc, #76]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018d4:	6153      	str	r3, [r2, #20]
 80018d6:	4b12      	ldr	r3, [pc, #72]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 80018d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018da:	4798      	blx	r3
	if( EXTI->PR & 1<<14 ) { EXTI->PR |= 1<<14; GP_IRQ_CallBack[14](); }
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d008      	beq.n	80018fa <EXTI15_10_IRQHandler+0x9a>
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	4a0b      	ldr	r2, [pc, #44]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f2:	6153      	str	r3, [r2, #20]
 80018f4:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 80018f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f8:	4798      	blx	r3
	if( EXTI->PR & 1<<14 ) { EXTI->PR |= 1<<15; GP_IRQ_CallBack[15](); }
 80018fa:	4b08      	ldr	r3, [pc, #32]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d008      	beq.n	8001918 <EXTI15_10_IRQHandler+0xb8>
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	4a04      	ldr	r2, [pc, #16]	; (800191c <EXTI15_10_IRQHandler+0xbc>)
 800190c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001910:	6153      	str	r3, [r2, #20]
 8001912:	4b03      	ldr	r3, [pc, #12]	; (8001920 <EXTI15_10_IRQHandler+0xc0>)
 8001914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001916:	4798      	blx	r3
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40010400 	.word	0x40010400
 8001920:	20004058 	.word	0x20004058

08001924 <Get_CRLH_Position>:

#include "Stm32_F103C6_GPIO_Driver.h"


uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
	switch (PinNumber)
 800192e:	88fb      	ldrh	r3, [r7, #6]
 8001930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001934:	f000 80a5 	beq.w	8001a82 <Get_CRLH_Position+0x15e>
 8001938:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800193c:	f300 80a3 	bgt.w	8001a86 <Get_CRLH_Position+0x162>
 8001940:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001944:	f000 809b 	beq.w	8001a7e <Get_CRLH_Position+0x15a>
 8001948:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800194c:	f300 809b 	bgt.w	8001a86 <Get_CRLH_Position+0x162>
 8001950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001954:	f000 8091 	beq.w	8001a7a <Get_CRLH_Position+0x156>
 8001958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800195c:	f300 8093 	bgt.w	8001a86 <Get_CRLH_Position+0x162>
 8001960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001964:	f000 8087 	beq.w	8001a76 <Get_CRLH_Position+0x152>
 8001968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800196c:	f300 808b 	bgt.w	8001a86 <Get_CRLH_Position+0x162>
 8001970:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001974:	d07d      	beq.n	8001a72 <Get_CRLH_Position+0x14e>
 8001976:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800197a:	f300 8084 	bgt.w	8001a86 <Get_CRLH_Position+0x162>
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001982:	d074      	beq.n	8001a6e <Get_CRLH_Position+0x14a>
 8001984:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001988:	dc7d      	bgt.n	8001a86 <Get_CRLH_Position+0x162>
 800198a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800198e:	d06c      	beq.n	8001a6a <Get_CRLH_Position+0x146>
 8001990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001994:	dc77      	bgt.n	8001a86 <Get_CRLH_Position+0x162>
 8001996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800199a:	d064      	beq.n	8001a66 <Get_CRLH_Position+0x142>
 800199c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019a0:	dc71      	bgt.n	8001a86 <Get_CRLH_Position+0x162>
 80019a2:	2b80      	cmp	r3, #128	; 0x80
 80019a4:	d05d      	beq.n	8001a62 <Get_CRLH_Position+0x13e>
 80019a6:	2b80      	cmp	r3, #128	; 0x80
 80019a8:	dc6d      	bgt.n	8001a86 <Get_CRLH_Position+0x162>
 80019aa:	2b20      	cmp	r3, #32
 80019ac:	dc48      	bgt.n	8001a40 <Get_CRLH_Position+0x11c>
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	dd69      	ble.n	8001a86 <Get_CRLH_Position+0x162>
 80019b2:	3b01      	subs	r3, #1
 80019b4:	2b1f      	cmp	r3, #31
 80019b6:	d866      	bhi.n	8001a86 <Get_CRLH_Position+0x162>
 80019b8:	a201      	add	r2, pc, #4	; (adr r2, 80019c0 <Get_CRLH_Position+0x9c>)
 80019ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019be:	bf00      	nop
 80019c0:	08001a47 	.word	0x08001a47
 80019c4:	08001a4b 	.word	0x08001a4b
 80019c8:	08001a87 	.word	0x08001a87
 80019cc:	08001a4f 	.word	0x08001a4f
 80019d0:	08001a87 	.word	0x08001a87
 80019d4:	08001a87 	.word	0x08001a87
 80019d8:	08001a87 	.word	0x08001a87
 80019dc:	08001a53 	.word	0x08001a53
 80019e0:	08001a87 	.word	0x08001a87
 80019e4:	08001a87 	.word	0x08001a87
 80019e8:	08001a87 	.word	0x08001a87
 80019ec:	08001a87 	.word	0x08001a87
 80019f0:	08001a87 	.word	0x08001a87
 80019f4:	08001a87 	.word	0x08001a87
 80019f8:	08001a87 	.word	0x08001a87
 80019fc:	08001a57 	.word	0x08001a57
 8001a00:	08001a87 	.word	0x08001a87
 8001a04:	08001a87 	.word	0x08001a87
 8001a08:	08001a87 	.word	0x08001a87
 8001a0c:	08001a87 	.word	0x08001a87
 8001a10:	08001a87 	.word	0x08001a87
 8001a14:	08001a87 	.word	0x08001a87
 8001a18:	08001a87 	.word	0x08001a87
 8001a1c:	08001a87 	.word	0x08001a87
 8001a20:	08001a87 	.word	0x08001a87
 8001a24:	08001a87 	.word	0x08001a87
 8001a28:	08001a87 	.word	0x08001a87
 8001a2c:	08001a87 	.word	0x08001a87
 8001a30:	08001a87 	.word	0x08001a87
 8001a34:	08001a87 	.word	0x08001a87
 8001a38:	08001a87 	.word	0x08001a87
 8001a3c:	08001a5b 	.word	0x08001a5b
 8001a40:	2b40      	cmp	r3, #64	; 0x40
 8001a42:	d00c      	beq.n	8001a5e <Get_CRLH_Position+0x13a>
 8001a44:	e01f      	b.n	8001a86 <Get_CRLH_Position+0x162>
	{
	case GPIO_PIN_0:
		return 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	e01e      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_1:
		return 4;
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	e01c      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_2:
		return 8;
 8001a4e:	2308      	movs	r3, #8
 8001a50:	e01a      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_3:
		return 12;
 8001a52:	230c      	movs	r3, #12
 8001a54:	e018      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_4:
		return 16;
 8001a56:	2310      	movs	r3, #16
 8001a58:	e016      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_5:
		return 20;
 8001a5a:	2314      	movs	r3, #20
 8001a5c:	e014      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_6:
		return 24;
 8001a5e:	2318      	movs	r3, #24
 8001a60:	e012      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_7:
		return 28;
 8001a62:	231c      	movs	r3, #28
 8001a64:	e010      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_8:
		return 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e00e      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_9:
		return 4;
 8001a6a:	2304      	movs	r3, #4
 8001a6c:	e00c      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_10:
		return 8;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	e00a      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_11:
		return 12;
 8001a72:	230c      	movs	r3, #12
 8001a74:	e008      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_12:
		return 16;
 8001a76:	2310      	movs	r3, #16
 8001a78:	e006      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_13:
		return 20;
 8001a7a:	2314      	movs	r3, #20
 8001a7c:	e004      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_14:
		return 24;
 8001a7e:	2318      	movs	r3, #24
 8001a80:	e002      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	case GPIO_PIN_15:
		return 28;
 8001a82:	231c      	movs	r3, #28
 8001a84:	e000      	b.n	8001a88 <Get_CRLH_Position+0x164>
		break;

	default:
		return 0;
 8001a86:	2300      	movs	r3, #0
		break;
	}
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop

08001a94 <MCAL_GPIO_Init>:
 * @retval			- none
 * Note				- stm32F103c6 MCU has GPIO A,B,C,D,E Modules
 * 					  But LQFP48 package has only GPIO A,B,Part of C/D exported as external PINS from the MCU
 */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx,GPIO_PinConfig_t *PinConfig)
{
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
	// Port configuration register low  (GPIOx_CRL) configure PINS from 0 ==> 7
	// Port configuration register high (GPIOx_CRH) configure PINS from 8 ==> 15

	volatile uint32_t* configregister = NULL ;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
	uint8_t PIN_CONFIG = 0 ;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
	configregister = (PinConfig->GPIO_PinNumber < GPIO_PIN_8) ?  &GPIOx->CRL : &GPIOx->CRH ;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	2bff      	cmp	r3, #255	; 0xff
 8001aac:	d801      	bhi.n	8001ab2 <MCAL_GPIO_Init+0x1e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	e001      	b.n	8001ab6 <MCAL_GPIO_Init+0x22>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	60bb      	str	r3, [r7, #8]

	//clear CNF MODE
	(*configregister) &= ~(0xf << Get_CRLH_Position(PinConfig->GPIO_PinNumber)) ;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff31 	bl	8001924 <Get_CRLH_Position>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	230f      	movs	r3, #15
 8001ac8:	4093      	lsls	r3, r2
 8001aca:	43da      	mvns	r2, r3
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	401a      	ands	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	601a      	str	r2, [r3, #0]

	//if PIN is output
	if ( (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)|| (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP) )
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	789b      	ldrb	r3, [r3, #2]
 8001ada:	2b07      	cmp	r3, #7
 8001adc:	d00b      	beq.n	8001af6 <MCAL_GPIO_Init+0x62>
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	789b      	ldrb	r3, [r3, #2]
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d007      	beq.n	8001af6 <MCAL_GPIO_Init+0x62>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	789b      	ldrb	r3, [r3, #2]
 8001aea:	2b05      	cmp	r3, #5
 8001aec:	d003      	beq.n	8001af6 <MCAL_GPIO_Init+0x62>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	789b      	ldrb	r3, [r3, #2]
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d10e      	bne.n	8001b14 <MCAL_GPIO_Init+0x80>
	{
		//Set CNF MODE
		PIN_CONFIG = ( (((PinConfig->GPIO_MODE -4 ) << 2) | (PinConfig->GPIO_Output_Speed)) & 0x0f) ;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	789b      	ldrb	r3, [r3, #2]
 8001afa:	3b04      	subs	r3, #4
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	b25a      	sxtb	r2, r3
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	78db      	ldrb	r3, [r3, #3]
 8001b04:	b25b      	sxtb	r3, r3
 8001b06:	4313      	orrs	r3, r2
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	f003 030f 	and.w	r3, r3, #15
 8001b10:	73fb      	strb	r3, [r7, #15]
 8001b12:	e02c      	b.n	8001b6e <MCAL_GPIO_Init+0xda>
	}

	else
	{
		if ( (PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLO) || (PinConfig->GPIO_MODE == GPIO_MODE_Analog) )
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	789b      	ldrb	r3, [r3, #2]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d003      	beq.n	8001b24 <MCAL_GPIO_Init+0x90>
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	789b      	ldrb	r3, [r3, #2]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d107      	bne.n	8001b34 <MCAL_GPIO_Init+0xa0>
		{
			//set CNF
			PIN_CONFIG = ( (((PinConfig->GPIO_MODE ) << 2) | (0x00)) & 0x0f) ;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	789b      	ldrb	r3, [r3, #2]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	73fb      	strb	r3, [r7, #15]
 8001b32:	e01c      	b.n	8001b6e <MCAL_GPIO_Init+0xda>
		}
		else if (PinConfig->GPIO_MODE == GPIO_MODE_INPUT_AF ) //Consider it as input floating
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	789b      	ldrb	r3, [r3, #2]
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d102      	bne.n	8001b42 <MCAL_GPIO_Init+0xae>
		{
			PIN_CONFIG = ( (((GPIO_MODE_INPUT_FLO) << 2) | (0x00)) & 0x0f) ;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	e015      	b.n	8001b6e <MCAL_GPIO_Init+0xda>
		}
		else //PU PD
		{
			PIN_CONFIG = ( (((GPIO_MODE_INPUT_PU) << 2) | (0x00)) & 0x0f) ;
 8001b42:	2308      	movs	r3, #8
 8001b44:	73fb      	strb	r3, [r7, #15]

			if(PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	789b      	ldrb	r3, [r3, #2]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d107      	bne.n	8001b5e <MCAL_GPIO_Init+0xca>
			{
				// PXODR = 1 Input pull up
				GPIOx->ODR |= PinConfig->GPIO_PinNumber ;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	8812      	ldrh	r2, [r2, #0]
 8001b56:	431a      	orrs	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	60da      	str	r2, [r3, #12]
 8001b5c:	e007      	b.n	8001b6e <MCAL_GPIO_Init+0xda>
			}

			else
			{
				// PXODR = 0 Input pull down
				GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber) ;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	8812      	ldrh	r2, [r2, #0]
 8001b66:	43d2      	mvns	r2, r2
 8001b68:	401a      	ands	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	60da      	str	r2, [r3, #12]
			}
		}
	}
	//write on CRL or CRH
	(*configregister) |= ( (PIN_CONFIG) << Get_CRLH_Position(PinConfig->GPIO_PinNumber)) ;
 8001b6e:	7bfc      	ldrb	r4, [r7, #15]
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fed5 	bl	8001924 <Get_CRLH_Position>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	fa04 f203 	lsl.w	r2, r4, r3
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	431a      	orrs	r2, r3
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	601a      	str	r2, [r3, #0]


}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}

08001b92 <MCAL_GPIO_ReadPin>:
 * @param [in] 		- PinNumber : Set PinNumber according @ref GPIO_PINS_define
 * @retval			- the input PIN value (two values based on @ref GPIO_PIN_state)
 * Note				- none
 */
uint8_t MCAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx,uint16_t PinNumber )
{
 8001b92:	b480      	push	{r7}
 8001b94:	b085      	sub	sp, #20
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	807b      	strh	r3, [r7, #2]
	uint8_t BitStatus ;
	if ( ((GPIOx->IDR) & PinNumber ) != (uint32_t)GPIO_PIN_RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	887b      	ldrh	r3, [r7, #2]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d002      	beq.n	8001bb0 <MCAL_GPIO_ReadPin+0x1e>
	{
		BitStatus = GPIO_PIN_SET ;
 8001baa:	2301      	movs	r3, #1
 8001bac:	73fb      	strb	r3, [r7, #15]
 8001bae:	e001      	b.n	8001bb4 <MCAL_GPIO_ReadPin+0x22>
	}
	else
	{
		BitStatus = GPIO_PIN_RESET ;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	73fb      	strb	r3, [r7, #15]
	}

	return BitStatus ;
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <MCAL_GPIO_WritePin>:
 * @param [in] 		- Value : Pin Value
 * @retval			- none
 * Note				- none
 */
void MCAL_GPIO_WritePin(GPIO_TypeDef *GPIOx,uint16_t PinNumber, uint8_t Value)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	460b      	mov	r3, r1
 8001bca:	807b      	strh	r3, [r7, #2]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	707b      	strb	r3, [r7, #1]
	if ( Value != GPIO_PIN_RESET)
 8001bd0:	787b      	ldrb	r3, [r7, #1]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <MCAL_GPIO_WritePin+0x1e>
		// OR
		//		Bits 15:0 BSy: Port x Set bit y (y= 0 .. 15)
		//		These bits are write-only and can be accessed in Word mode only.
		//		0: No action on the corresponding ODRx bit
		//		1: Set the corresponding ODRx bit
		GPIOx->BSRR = (uint32_t)PinNumber ;
 8001bd6:	887a      	ldrh	r2, [r7, #2]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	611a      	str	r2, [r3, #16]
		//		These bits are write-only and can be accessed in Word mode only.
		//		0: No action on the corresponding ODRx bit
		//		1: Reset the corresponding ODRx bit
		GPIOx->BRR = (uint32_t)PinNumber ;
	}
}
 8001bdc:	e002      	b.n	8001be4 <MCAL_GPIO_WritePin+0x24>
		GPIOx->BRR = (uint32_t)PinNumber ;
 8001bde:	887a      	ldrh	r2, [r7, #2]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	615a      	str	r2, [r3, #20]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
	...

08001bf0 <I2C_GetFlagSTATUS>:
 * 							Generic Functions
 * =====================================================================================
 */

FlagSTATUS I2C_GetFlagSTATUS(I2C_TypeDef *I2Cx, Status Flag)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b089      	sub	sp, #36	; 0x24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
	volatile uint32_t dummyRead;
	uint32_t flag1 = 0 ,flag2 = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61bb      	str	r3, [r7, #24]
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
	uint32_t lastevent = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
	FlagSTATUS bitstatus = RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	77fb      	strb	r3, [r7, #31]

	switch(Flag)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	2b06      	cmp	r3, #6
 8001c0e:	d813      	bhi.n	8001c38 <I2C_GetFlagSTATUS+0x48>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d87e      	bhi.n	8001d14 <I2C_GetFlagSTATUS+0x124>
 8001c16:	a201      	add	r2, pc, #4	; (adr r2, 8001c1c <I2C_GetFlagSTATUS+0x2c>)
 8001c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c1c:	08001c43 	.word	0x08001c43
 8001c20:	08001c5b 	.word	0x08001c5b
 8001c24:	08001c73 	.word	0x08001c73
 8001c28:	08001cfd 	.word	0x08001cfd
 8001c2c:	08001cc1 	.word	0x08001cc1
 8001c30:	08001cc1 	.word	0x08001cc1
 8001c34:	08001cd9 	.word	0x08001cd9
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	4a39      	ldr	r2, [pc, #228]	; (8001d20 <I2C_GetFlagSTATUS+0x130>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d024      	beq.n	8001c8a <I2C_GetFlagSTATUS+0x9a>
 8001c40:	e068      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
		//		1: Communication ongoing on the bus
		//		– Set by hardware on detection of SDA or SCL low
		//		– cleared by hardware on detection of a Stop condition.
		//		It indicates a communication in progress on the bus. This information is still updated when
		//		the interface is disabled (PE=0).
		if((I2Cx->SR2) & (I2C_SR2_BUSY))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <I2C_GetFlagSTATUS+0x64>
			bitstatus = SET ;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;
		break;
 8001c52:	e05f      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001c54:	2300      	movs	r3, #0
 8001c56:	77fb      	strb	r3, [r7, #31]
		break;
 8001c58:	e05c      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
		//		0: No Start condition
		//		1: Start condition generated.
		//		– Set when a Start condition generated.
		//		– Cleared by software by reading the SR1 register followed by writing the DR register, or by
		//		hardware when PE=0
		if((I2Cx->SR1) & (I2C_SR1_SB))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d002      	beq.n	8001c6c <I2C_GetFlagSTATUS+0x7c>
			bitstatus = SET ;
 8001c66:	2301      	movs	r3, #1
 8001c68:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;
		break;
 8001c6a:	e053      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	77fb      	strb	r3, [r7, #31]
		break;
 8001c70:	e050      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
		//		This bit is cleared by software reading SR1 register followed reading SR2, or by hardware
		//		when PE=0.
		//		Address matched (Slave)
		//		0: Address mismatched or not received.
		//		1: Received address matched
		if( (I2Cx->SR1) & (I2C_SR1_ADDR))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <I2C_GetFlagSTATUS+0x94>
			bitstatus = SET ;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;
		break;
 8001c82:	e047      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001c84:	2300      	movs	r3, #0
 8001c86:	77fb      	strb	r3, [r7, #31]
		break;
 8001c88:	e044      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
	}
	case MASTER_BYTE_TRANSMITTING:
	{
		// Read I2C Status Register
		flag1 = I2Cx->SR1;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	61bb      	str	r3, [r7, #24]
		flag2 = I2Cx->SR2;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	617b      	str	r3, [r7, #20]
		flag2 = flag2 << 16;
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	041b      	lsls	r3, r3, #16
 8001c9a:	617b      	str	r3, [r7, #20]
		// Get the last event value from I2C Status Register
		lastevent = ((flag2 | flag1) & (uint32_t)0x00FFFFFF);
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ca6:	613b      	str	r3, [r7, #16]
		//Check whether the last event contains the I2C_EVENT
		if( (lastevent & MASTER_BYTE_TRANSMITTING) == MASTER_BYTE_TRANSMITTING)
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <I2C_GetFlagSTATUS+0x130>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	4a1c      	ldr	r2, [pc, #112]	; (8001d20 <I2C_GetFlagSTATUS+0x130>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d102      	bne.n	8001cba <I2C_GetFlagSTATUS+0xca>
		{
			/* SUCCESS: last event is equal to I2C_EVENT */
			bitstatus = SET ;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	77fb      	strb	r3, [r7, #31]
		else
		{
			/* ERROR: last event is different from I2C_EVENT */
			bitstatus = RESET;
		}
		break;
 8001cb8:	e02c      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	77fb      	strb	r3, [r7, #31]
		break;
 8001cbe:	e029      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
	case EV8://EV8: TxE=1, shift register not empty, d. ata register empty, cleared by writing DR register
	{
		//		Bit 7 TxE: Data register empty (transmitters)
		//		0: Data register not empty
		//		1: Data register empty
		if(I2Cx->SR1 & (I2C_SR1_TXE))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <I2C_GetFlagSTATUS+0xe2>
		{
			bitstatus = SET ;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	77fb      	strb	r3, [r7, #31]
		}
		else
		{
			bitstatus = RESET;
		}
		break;
 8001cd0:	e020      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	77fb      	strb	r3, [r7, #31]
		break;
 8001cd6:	e01d      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
		//		1: Data register empty
		//----------------------------------------------
		//		Bit 2 BTF: Byte transfer finished
		//		0: Data byte transfer not done
		//		1: Data byte transfer succeeded
		if( (I2Cx->SR1 & (I2C_SR1_TXE))  &&  (I2Cx->SR1 & (I2C_SR1_BTF)))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	695b      	ldr	r3, [r3, #20]
 8001cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d008      	beq.n	8001cf6 <I2C_GetFlagSTATUS+0x106>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <I2C_GetFlagSTATUS+0x106>
		{
			bitstatus = SET ;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	77fb      	strb	r3, [r7, #31]
		}
		else
		{
			bitstatus = RESET;
		}
		break;
 8001cf4:	e00e      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
			bitstatus = RESET;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	77fb      	strb	r3, [r7, #31]
		break;
 8001cfa:	e00b      	b.n	8001d14 <I2C_GetFlagSTATUS+0x124>
	case EV7://EV5: RxNE = 1 Cleared by Reading DR Register
	{
		//		Bit 6 RxNE: Data register not empty (receivers)
		//		0: Data register empty
		//		1: Data register not empty
		if(I2Cx->SR1 & (I2C_SR1_RXNE))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <I2C_GetFlagSTATUS+0x11e>
		{
			bitstatus = SET ;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	77fb      	strb	r3, [r7, #31]
		}
		else
		{
			bitstatus = RESET;
		}
		break;
 8001d0c:	e001      	b.n	8001d12 <I2C_GetFlagSTATUS+0x122>
			bitstatus = RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	77fb      	strb	r3, [r7, #31]
		break;
 8001d12:	bf00      	nop
	}
	}
	return bitstatus;
 8001d14:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3724      	adds	r7, #36	; 0x24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	00070080 	.word	0x00070080

08001d24 <I2C_GenerateSTART>:
		I2Cx->CR1 &= ~(I2C_CR1_ACK);
	}
}

void I2C_GenerateSTART(I2C_TypeDef *I2Cx, Fuctional_State NewState, Repeated_Start Start)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
 8001d30:	4613      	mov	r3, r2
 8001d32:	70bb      	strb	r3, [r7, #2]
	if(Start != RepeatedStart)
 8001d34:	78bb      	ldrb	r3, [r7, #2]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d007      	beq.n	8001d4a <I2C_GenerateSTART+0x26>
	{
		//Check if bus is idle
	while(I2C_GetFlagSTATUS(I2Cx, I2C_BUS_BUSY));
 8001d3a:	bf00      	nop
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ff56 	bl	8001bf0 <I2C_GetFlagSTATUS>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f8      	bne.n	8001d3c <I2C_GenerateSTART+0x18>
	//	0: No Start generation
	//	1: Repeated start generation
	//	In Slave mode:
	//	0: No Start generation
	//	1: Start generation when the bus is free
	if(NewState == ENABLE)
 8001d4a:	78fb      	ldrb	r3, [r7, #3]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d106      	bne.n	8001d5e <I2C_GenerateSTART+0x3a>
	{
		/*Generate a START Condition*/
		I2Cx->CR1 |= I2C_CR1_START;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	601a      	str	r2, [r3, #0]
	else
	{
		/*Disable The START Condition Generation*/
		I2Cx->CR1 &= ~(I2C_CR1_START);
	}
}
 8001d5c:	e005      	b.n	8001d6a <I2C_GenerateSTART+0x46>
		I2Cx->CR1 &= ~(I2C_CR1_START);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	601a      	str	r2, [r3, #0]
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <I2C_GenerateSTOP>:

void I2C_GenerateSTOP(I2C_TypeDef *I2Cx, Fuctional_State NewState)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	70fb      	strb	r3, [r7, #3]
	if(NewState == ENABLE)
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d106      	bne.n	8001d92 <I2C_GenerateSTOP+0x20>
	{
		/*Generate a START Condition*/
		I2Cx->CR1 |= I2C_CR1_STOP;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	601a      	str	r2, [r3, #0]
	else
	{
		/*Disable The START Condition Generation*/
		I2Cx->CR1 &= ~(I2C_CR1_STOP);
	}
}
 8001d90:	e005      	b.n	8001d9e <I2C_GenerateSTOP+0x2c>
		I2Cx->CR1 &= ~(I2C_CR1_STOP);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	601a      	str	r2, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr

08001da8 <I2C_SendAddress>:

void I2C_SendAddress(I2C_TypeDef *I2Cx, uint16_t Address, I2C_Direction Direction)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
 8001db4:	4613      	mov	r3, r2
 8001db6:	707b      	strb	r3, [r7, #1]
	Address = (Address << 1);
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	807b      	strh	r3, [r7, #2]

	if(Direction == I2C_Direction_Transmitter)
 8001dbe:	787b      	ldrb	r3, [r7, #1]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d104      	bne.n	8001dce <I2C_SendAddress+0x26>
	{
		/*Reset the address bit0 for write*/
		Address &= ~(1<<0);
 8001dc4:	887b      	ldrh	r3, [r7, #2]
 8001dc6:	f023 0301 	bic.w	r3, r3, #1
 8001dca:	807b      	strh	r3, [r7, #2]
 8001dcc:	e003      	b.n	8001dd6 <I2C_SendAddress+0x2e>
	}
	else  //I2C_Direction_Receiver
	{
		/*Set the address bit0 for Read*/
		Address |= (1<<0);
 8001dce:	887b      	ldrh	r3, [r7, #2]
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	807b      	strh	r3, [r7, #2]
	}
	/*Send The Address*/
	I2Cx->DR = Address ;
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	611a      	str	r2, [r3, #16]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
	...

08001de8 <Slave_States>:

void Slave_States(I2C_TypeDef *I2Cx,Slave_State State)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	70fb      	strb	r3, [r7, #3]
	uint8_t index = (I2Cx == I2C1) ? I2C1_INDEX : I2C2_INDEX ;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a32      	ldr	r2, [pc, #200]	; (8001ec0 <Slave_States+0xd8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	bf14      	ite	ne
 8001dfc:	2301      	movne	r3, #1
 8001dfe:	2300      	moveq	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	73fb      	strb	r3, [r7, #15]

	switch(State)
 8001e04:	78fb      	ldrb	r3, [r7, #3]
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	d856      	bhi.n	8001eb8 <Slave_States+0xd0>
 8001e0a:	a201      	add	r2, pc, #4	; (adr r2, 8001e10 <Slave_States+0x28>)
 8001e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e10:	08001e2b 	.word	0x08001e2b
 8001e14:	08001e25 	.word	0x08001e25
 8001e18:	08001e4f 	.word	0x08001e4f
 8001e1c:	08001e67 	.word	0x08001e67
 8001e20:	08001e8b 	.word	0x08001e8b
	{
	case I2C_ERROR_AF:
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & (I2C_SR2_TRA))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	699b      	ldr	r3, [r3, #24]
		{
			//Slave shouldn't send anything else
		}
		break;
 8001e28:	e046      	b.n	8001eb8 <Slave_States+0xd0>

	case I2C_EV_STOP:
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & (I2C_SR2_TRA))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d03b      	beq.n	8001eae <Slave_States+0xc6>
		{
			//Notify APP that the Stop Condition is Sent by the master
			Global_I2C_Config[index].P_Slave_Event_CallBack(I2C_EV_STOP);
 8001e36:	7bfa      	ldrb	r2, [r7, #15]
 8001e38:	4922      	ldr	r1, [pc, #136]	; (8001ec4 <Slave_States+0xdc>)
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	4413      	add	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	440b      	add	r3, r1
 8001e44:	3320      	adds	r3, #32
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2000      	movs	r0, #0
 8001e4a:	4798      	blx	r3
		}
		break;
 8001e4c:	e02f      	b.n	8001eae <Slave_States+0xc6>

	case I2C_EV_ADDR_Matched:
		//Notify APP that The address is matched with The slave address
		Global_I2C_Config[index].P_Slave_Event_CallBack(I2C_EV_ADDR_Matched);
 8001e4e:	7bfa      	ldrb	r2, [r7, #15]
 8001e50:	491c      	ldr	r1, [pc, #112]	; (8001ec4 <Slave_States+0xdc>)
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3320      	adds	r3, #32
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2002      	movs	r0, #2
 8001e62:	4798      	blx	r3
		break;
 8001e64:	e028      	b.n	8001eb8 <Slave_States+0xd0>

	case I2C_EV_DATA_REQ:
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & (I2C_SR2_TRA))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d01f      	beq.n	8001eb2 <Slave_States+0xca>
		{
			//The APP Layer should send the data (MCAL_I2C_SlaveSendData)in this state
			Global_I2C_Config[index].P_Slave_Event_CallBack(I2C_EV_DATA_REQ);
 8001e72:	7bfa      	ldrb	r2, [r7, #15]
 8001e74:	4913      	ldr	r1, [pc, #76]	; (8001ec4 <Slave_States+0xdc>)
 8001e76:	4613      	mov	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	3320      	adds	r3, #32
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2003      	movs	r0, #3
 8001e86:	4798      	blx	r3
		}

		break;
 8001e88:	e013      	b.n	8001eb2 <Slave_States+0xca>

	case I2C_EV_DATA_RCV:
		//make sure that the slave is really in receiver mode
		if(!(I2Cx->SR2 & (I2C_SR2_TRA)) )
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10f      	bne.n	8001eb6 <Slave_States+0xce>
		{
			//The APP Layer should read the data (MCAL_I2C_SlaveReceiveData)in this state
			Global_I2C_Config[index].P_Slave_Event_CallBack(I2C_EV_DATA_RCV);
 8001e96:	7bfa      	ldrb	r2, [r7, #15]
 8001e98:	490a      	ldr	r1, [pc, #40]	; (8001ec4 <Slave_States+0xdc>)
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	4413      	add	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	440b      	add	r3, r1
 8001ea4:	3320      	adds	r3, #32
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2004      	movs	r0, #4
 8001eaa:	4798      	blx	r3
		}

		break;
 8001eac:	e003      	b.n	8001eb6 <Slave_States+0xce>
		break;
 8001eae:	bf00      	nop
 8001eb0:	e002      	b.n	8001eb8 <Slave_States+0xd0>
		break;
 8001eb2:	bf00      	nop
 8001eb4:	e000      	b.n	8001eb8 <Slave_States+0xd0>
		break;
 8001eb6:	bf00      	nop
	}
}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40005400 	.word	0x40005400
 8001ec4:	20004094 	.word	0x20004094

08001ec8 <MCAL_I2C_Init>:
 * Retval            -None.
 * Note              -Supported for I2C SM mode only.
 * 					-Support only 7-bit address mode.
 */
void MCAL_I2C_Init(I2C_TypeDef *I2Cx , I2C_Config_t *I2C_Config)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
	uint16_t tempreg = 0  , freqrange = 0 ;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	82fb      	strh	r3, [r7, #22]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	82bb      	strh	r3, [r7, #20]
	uint32_t pclk1 = 8000000 ;
 8001eda:	4b7a      	ldr	r3, [pc, #488]	; (80020c4 <MCAL_I2C_Init+0x1fc>)
 8001edc:	613b      	str	r3, [r7, #16]
	uint16_t result = 0 ;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	81fb      	strh	r3, [r7, #14]

	//Enable RCC Clock

	if (I2Cx == I2C1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a78      	ldr	r2, [pc, #480]	; (80020c8 <MCAL_I2C_Init+0x200>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d110      	bne.n	8001f0c <MCAL_I2C_Init+0x44>
	{
		Global_I2C_Config[I2C1_INDEX] = *I2C_Config;
 8001eea:	4a78      	ldr	r2, [pc, #480]	; (80020cc <MCAL_I2C_Init+0x204>)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	4614      	mov	r4, r2
 8001ef0:	461d      	mov	r5, r3
 8001ef2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001efa:	682b      	ldr	r3, [r5, #0]
 8001efc:	6023      	str	r3, [r4, #0]
		RCC_I2C1_CLK_EN() ;
 8001efe:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <MCAL_I2C_Init+0x208>)
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4a73      	ldr	r2, [pc, #460]	; (80020d0 <MCAL_I2C_Init+0x208>)
 8001f04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f08:	61d3      	str	r3, [r2, #28]
 8001f0a:	e010      	b.n	8001f2e <MCAL_I2C_Init+0x66>
	}
	else
	{
		Global_I2C_Config[I2C2_INDEX] = *I2C_Config;
 8001f0c:	4b6f      	ldr	r3, [pc, #444]	; (80020cc <MCAL_I2C_Init+0x204>)
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001f14:	4615      	mov	r5, r2
 8001f16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f1e:	682b      	ldr	r3, [r5, #0]
 8001f20:	6023      	str	r3, [r4, #0]
		RCC_I2C2_CLK_EN() ;
 8001f22:	4b6b      	ldr	r3, [pc, #428]	; (80020d0 <MCAL_I2C_Init+0x208>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	4a6a      	ldr	r2, [pc, #424]	; (80020d0 <MCAL_I2C_Init+0x208>)
 8001f28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f2c:	61d3      	str	r3, [r2, #28]
	}


	if(I2C_Config->I2C_Mode == I2C_Mode_I2C)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d17f      	bne.n	8002036 <MCAL_I2C_Init+0x16e>
	{
		/*----------------- INIT Timing --------------------*/

		//--I2C_CR2.FREQ[5:0]: Peripheral clock frequency
		//get I2C_CR2 Register value
		tempreg = I2Cx->CR2 ;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	82fb      	strh	r3, [r7, #22]
		// clear Frequency FREQ[5:0] bits
		tempreg &= ~(I2C_CR2_FREQ_Msk);
 8001f3c:	8afb      	ldrh	r3, [r7, #22]
 8001f3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f42:	82fb      	strh	r3, [r7, #22]
		//get pclk1 frequency value
		pclk1 = MCAL_RCC_GetPCLK1Freq();
 8001f44:	f000 fa30 	bl	80023a8 <MCAL_RCC_GetPCLK1Freq>
 8001f48:	6138      	str	r0, [r7, #16]
		//set frequency bits depending on pclk1 value
		freqrange = (uint16_t)(pclk1/1000000);
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4a61      	ldr	r2, [pc, #388]	; (80020d4 <MCAL_I2C_Init+0x20c>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	0c9b      	lsrs	r3, r3, #18
 8001f54:	82bb      	strh	r3, [r7, #20]

		tempreg |= freqrange ;
 8001f56:	8afa      	ldrh	r2, [r7, #22]
 8001f58:	8abb      	ldrh	r3, [r7, #20]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	82fb      	strh	r3, [r7, #22]
		//Write to I2Cx->CR2
		I2Cx->CR2 = tempreg;
 8001f5e:	8afa      	ldrh	r2, [r7, #22]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	605a      	str	r2, [r3, #4]

		//• Configure the clock control registers I2Cx->CCR

		// Disable the selected I2C peripheral to configure Time
		I2Cx->CR1 &= ~(I2C_CR1_PE);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 0201 	bic.w	r2, r3, #1
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	601a      	str	r2, [r3, #0]

		tempreg = 0	;
 8001f70:	2300      	movs	r3, #0
 8001f72:	82fb      	strh	r3, [r7, #22]

		if (I2C_Config->I2C_ClockSpeed == I2C_SCLK_SM_50K || I2C_Config->I2C_ClockSpeed == I2C_SCLK_SM_100K)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d004      	beq.n	8001f8a <MCAL_I2C_Init+0xc2>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a54      	ldr	r2, [pc, #336]	; (80020d8 <MCAL_I2C_Init+0x210>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d112      	bne.n	8001fb0 <MCAL_I2C_Init+0xe8>
			// Thigh = CCR * TPCLK1
			// Thigh = Tclk /2
			// CCR = Tclk / (2 * TPCLK1)
			// CCR = Fpclk1 / (2 * I2C_Clock_Frequency)

			result = (uint16_t)(pclk1 / (I2C_Config->I2C_ClockSpeed <<1 )) ;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f96:	81fb      	strh	r3, [r7, #14]

			tempreg |= result ;
 8001f98:	8afa      	ldrh	r2, [r7, #22]
 8001f9a:	89fb      	ldrh	r3, [r7, #14]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	82fb      	strh	r3, [r7, #22]


			// Write To I2Cx CCR

			I2Cx->CCR = tempreg ;
 8001fa0:	8afa      	ldrh	r2, [r7, #22]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	61da      	str	r2, [r3, #28]
			/*--------------I2C_TRISE Configuration--------------*/
			//For instance: in Sm mode, the maximum allowed SCL rise time is 1000 ns.
			//If, in the I2C_CR2 register, the value of FREQ[5:0] bits is equal to 0x08 and TPCLK1 = 125 ns
			//therefore the TRISE[5:0] bits must be programmed with 09h
			//(1000 ns / 125 ns = 8 + 1)
			I2Cx->TRISE = freqrange + 1 ;
 8001fa6:	8abb      	ldrh	r3, [r7, #20]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	461a      	mov	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	621a      	str	r2, [r3, #32]
		{
			// Fast Mode Not Supported
		}

		//Get I2Cx->CR1 value
		tempreg = I2Cx->CR1 ;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	82fb      	strh	r3, [r7, #22]

		tempreg |= (uint16_t)(I2C_Config->I2C_ACK_Control | I2C_Config->StrechMode | I2C_Config->General_Call_Adress_Detection | I2C_Config->I2C_Mode);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	8afb      	ldrh	r3, [r7, #22]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	82fb      	strh	r3, [r7, #22]


		//Write to I2Cx->CR1
		I2Cx->CR1 = tempreg ;
 8001fe0:	8afa      	ldrh	r2, [r7, #22]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	601a      	str	r2, [r3, #0]

		/*--------------I2C_OAR1 & I2C_OAR2 Configuration--------------*/
		tempreg = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	82fb      	strh	r3, [r7, #22]

		if(I2C_Config->I2C_Slave_Address.Enable_Dual_ADD == 1)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	899b      	ldrh	r3, [r3, #12]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d10d      	bne.n	800200e <MCAL_I2C_Init+0x146>
		{
			tempreg = I2C_OAR2_ENDUAL ;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	82fb      	strh	r3, [r7, #22]
			tempreg |= I2C_Config->I2C_Slave_Address.secondary_slave_address << I2C_OAR2_ADD2_Pos;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	8a1b      	ldrh	r3, [r3, #16]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002002:	4313      	orrs	r3, r2
 8002004:	b21b      	sxth	r3, r3
 8002006:	82fb      	strh	r3, [r7, #22]
			I2Cx->OAR2 = tempreg ;
 8002008:	8afa      	ldrh	r2, [r7, #22]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	60da      	str	r2, [r3, #12]
		}

		tempreg = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	82fb      	strh	r3, [r7, #22]
		tempreg |= I2C_Config->I2C_Slave_Address.primary_slave_address << 1;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	89db      	ldrh	r3, [r3, #14]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	b21a      	sxth	r2, r3
 800201a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800201e:	4313      	orrs	r3, r2
 8002020:	b21b      	sxth	r3, r3
 8002022:	82fb      	strh	r3, [r7, #22]
		tempreg |= I2C_Config->I2C_Slave_Address.I2C_Addressing_Slave_Mode ;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	695b      	ldr	r3, [r3, #20]
 8002028:	b29a      	uxth	r2, r3
 800202a:	8afb      	ldrh	r3, [r7, #22]
 800202c:	4313      	orrs	r3, r2
 800202e:	82fb      	strh	r3, [r7, #22]
		I2Cx->OAR1 = tempreg ;
 8002030:	8afa      	ldrh	r2, [r7, #22]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	609a      	str	r2, [r3, #8]
	{
		// I2C Mode SMBUS is not spported yet
	}

	// Interrupt Mode (Slave Mode) //check callback pointer != NULL
	if( I2C_Config->P_Slave_Event_CallBack != NULL) // that enable IRQ States Mode
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d038      	beq.n	80020b0 <MCAL_I2C_Init+0x1e8>
	{
		//Enable IRQ
		I2Cx->CR2 |= (I2C_CR2_ITBUFEN);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	605a      	str	r2, [r3, #4]
		I2Cx->CR2 |= (I2C_CR2_ITERREN);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	605a      	str	r2, [r3, #4]
		I2Cx->CR2 |= (I2C_CR2_ITEVTEN);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	605a      	str	r2, [r3, #4]

		if(I2Cx == I2C1)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a18      	ldr	r2, [pc, #96]	; (80020c8 <MCAL_I2C_Init+0x200>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10c      	bne.n	8002084 <MCAL_I2C_Init+0x1bc>
		{
			NVIC_IQR31_I2C1_EV_Enable();
 800206a:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <MCAL_I2C_Init+0x214>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <MCAL_I2C_Init+0x214>)
 8002070:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002074:	6013      	str	r3, [r2, #0]
			NVIC_IQR32_I2C1_ER_Enable();
 8002076:	4b1a      	ldr	r3, [pc, #104]	; (80020e0 <MCAL_I2C_Init+0x218>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a19      	ldr	r2, [pc, #100]	; (80020e0 <MCAL_I2C_Init+0x218>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	e00f      	b.n	80020a4 <MCAL_I2C_Init+0x1dc>
		}
		else if(I2Cx == I2C2)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a17      	ldr	r2, [pc, #92]	; (80020e4 <MCAL_I2C_Init+0x21c>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d10b      	bne.n	80020a4 <MCAL_I2C_Init+0x1dc>
		{
			NVIC_IQR33_I2C2_EV_Enable();
 800208c:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <MCAL_I2C_Init+0x218>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a13      	ldr	r2, [pc, #76]	; (80020e0 <MCAL_I2C_Init+0x218>)
 8002092:	f043 0302 	orr.w	r3, r3, #2
 8002096:	6013      	str	r3, [r2, #0]
			NVIC_IQR34_I2C2_ER_Enable();
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MCAL_I2C_Init+0x218>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a10      	ldr	r2, [pc, #64]	; (80020e0 <MCAL_I2C_Init+0x218>)
 800209e:	f043 0304 	orr.w	r3, r3, #4
 80020a2:	6013      	str	r3, [r2, #0]
		}
		I2Cx->SR1 = 0;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
		I2Cx->SR2 = 0;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
	}
	// Enable The selecte I2C Peripheral
	I2Cx->CR1 |= I2C_CR1_PE ;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f043 0201 	orr.w	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	601a      	str	r2, [r3, #0]

}
 80020bc:	bf00      	nop
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bdb0      	pop	{r4, r5, r7, pc}
 80020c4:	007a1200 	.word	0x007a1200
 80020c8:	40005400 	.word	0x40005400
 80020cc:	20004094 	.word	0x20004094
 80020d0:	40021000 	.word	0x40021000
 80020d4:	431bde83 	.word	0x431bde83
 80020d8:	000186a0 	.word	0x000186a0
 80020dc:	e000e100 	.word	0xe000e100
 80020e0:	e000e104 	.word	0xe000e104
 80020e4:	40005800 	.word	0x40005800

080020e8 <MCAL_I2C_GPIO_Set_Pins>:
 * @retval 			- None
 * Note 			- Must open clock for AFIO & GPIO After GPIO Initialization
 * 					- Supported for I2C SM MODE only
 */
void MCAL_I2C_GPIO_Set_Pins(I2C_TypeDef *I2Cx)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCfg;

	if(I2Cx == I2C1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a1f      	ldr	r2, [pc, #124]	; (8002170 <MCAL_I2C_GPIO_Set_Pins+0x88>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d118      	bne.n	800212a <MCAL_I2C_GPIO_Set_Pins+0x42>
	{
		// PB6: I2C1_SCL --> Open drain
		// PB7: I2C1_SDA --> Open drain

		PinCfg.GPIO_PinNumber = GPIO_PIN_6;
 80020f8:	2340      	movs	r3, #64	; 0x40
 80020fa:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_OD;
 80020fc:	2307      	movs	r3, #7
 80020fe:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_50M;
 8002100:	2303      	movs	r3, #3
 8002102:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8002104:	f107 030c 	add.w	r3, r7, #12
 8002108:	4619      	mov	r1, r3
 800210a:	481a      	ldr	r0, [pc, #104]	; (8002174 <MCAL_I2C_GPIO_Set_Pins+0x8c>)
 800210c:	f7ff fcc2 	bl	8001a94 <MCAL_GPIO_Init>


		PinCfg.GPIO_PinNumber = GPIO_PIN_7;
 8002110:	2380      	movs	r3, #128	; 0x80
 8002112:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_OD;
 8002114:	2307      	movs	r3, #7
 8002116:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_50M;
 8002118:	2303      	movs	r3, #3
 800211a:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	4619      	mov	r1, r3
 8002122:	4814      	ldr	r0, [pc, #80]	; (8002174 <MCAL_I2C_GPIO_Set_Pins+0x8c>)
 8002124:	f7ff fcb6 	bl	8001a94 <MCAL_GPIO_Init>
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
		MCAL_GPIO_Init(GPIOB, &PinCfg);

	}

}
 8002128:	e01d      	b.n	8002166 <MCAL_I2C_GPIO_Set_Pins+0x7e>
	}else if(I2Cx == I2C2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a12      	ldr	r2, [pc, #72]	; (8002178 <MCAL_I2C_GPIO_Set_Pins+0x90>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d119      	bne.n	8002166 <MCAL_I2C_GPIO_Set_Pins+0x7e>
		PinCfg.GPIO_PinNumber = GPIO_PIN_10;
 8002132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002136:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_OD;
 8002138:	2307      	movs	r3, #7
 800213a:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 800213c:	2301      	movs	r3, #1
 800213e:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	4619      	mov	r1, r3
 8002146:	480b      	ldr	r0, [pc, #44]	; (8002174 <MCAL_I2C_GPIO_Set_Pins+0x8c>)
 8002148:	f7ff fca4 	bl	8001a94 <MCAL_GPIO_Init>
		PinCfg.GPIO_PinNumber = GPIO_PIN_11;
 800214c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002150:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_OD;
 8002152:	2307      	movs	r3, #7
 8002154:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8002156:	2301      	movs	r3, #1
 8002158:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 800215a:	f107 030c 	add.w	r3, r7, #12
 800215e:	4619      	mov	r1, r3
 8002160:	4804      	ldr	r0, [pc, #16]	; (8002174 <MCAL_I2C_GPIO_Set_Pins+0x8c>)
 8002162:	f7ff fc97 	bl	8001a94 <MCAL_GPIO_Init>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40005400 	.word	0x40005400
 8002174:	40010c00 	.word	0x40010c00
 8002178:	40005800 	.word	0x40005800

0800217c <MCAL_I2C_Master_TX>:
 * @param [in] 		- Start : select send start or repeated start
 * @retval 			- None
 * Note 			- None
 */
void MCAL_I2C_Master_TX(I2C_TypeDef *I2Cx, uint16_t DevAddr ,uint8_t* dataOut , uint32_t datalen , Stop_Condition Stop , Repeated_Start Start)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	607a      	str	r2, [r7, #4]
 8002186:	603b      	str	r3, [r7, #0]
 8002188:	460b      	mov	r3, r1
 800218a:	817b      	strh	r3, [r7, #10]
	int i = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
	//todo: support timeout(configure timer working for specific duration rise interrupt
	//timer_interrupt(){ flag = 1 }
	//so any code exist in while(check flag || any polling conditions)

	//1. Set The START bit in the I2C_CR1 register to generate a start condition
	I2C_GenerateSTART(I2Cx, ENABLE, Start);
 8002190:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002194:	461a      	mov	r2, r3
 8002196:	2101      	movs	r1, #1
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	f7ff fdc3 	bl	8001d24 <I2C_GenerateSTART>

	//2. Wait for EV5
	//EV5: SB=1, cleared by reading SR1 register followed by writing DR register with Address.
	while(!I2C_GetFlagSTATUS(I2Cx, EV5));
 800219e:	bf00      	nop
 80021a0:	2101      	movs	r1, #1
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f7ff fd24 	bl	8001bf0 <I2C_GetFlagSTATUS>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f8      	beq.n	80021a0 <MCAL_I2C_Master_TX+0x24>

	//3. Send Address
	I2C_SendAddress(I2Cx, DevAddr, I2C_Direction_Transmitter);
 80021ae:	897b      	ldrh	r3, [r7, #10]
 80021b0:	2200      	movs	r2, #0
 80021b2:	4619      	mov	r1, r3
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f7ff fdf7 	bl	8001da8 <I2C_SendAddress>

	//4. Wait for EV6
	//EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.
	while(!I2C_GetFlagSTATUS(I2Cx, EV6));
 80021ba:	bf00      	nop
 80021bc:	2102      	movs	r1, #2
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f7ff fd16 	bl	8001bf0 <I2C_GetFlagSTATUS>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f8      	beq.n	80021bc <MCAL_I2C_Master_TX+0x40>

	//5. /* TRA(Transmit/Receive) ,BUSY ,MSL(Master/Receive) , TXE Flags(Transmit is empty) */
	while(!I2C_GetFlagSTATUS(I2Cx, MASTER_BYTE_TRANSMITTING));
 80021ca:	bf00      	nop
 80021cc:	4919      	ldr	r1, [pc, #100]	; (8002234 <MCAL_I2C_Master_TX+0xb8>)
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f7ff fd0e 	bl	8001bf0 <I2C_GetFlagSTATUS>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f8      	beq.n	80021cc <MCAL_I2C_Master_TX+0x50>

	for(i=0;i<datalen;i++)
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	e011      	b.n	8002204 <MCAL_I2C_Master_TX+0x88>
	{
		/* Write on the Data Register the data to be sent */
		I2Cx->DR = dataOut[i];
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	461a      	mov	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	611a      	str	r2, [r3, #16]
		//6. Wait for EV8
		//EV8: TxE=1, shift register not empty, data register empty, cleared by writing DR register
		while(!I2C_GetFlagSTATUS(I2Cx, EV8));
 80021ee:	bf00      	nop
 80021f0:	2104      	movs	r1, #4
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7ff fcfc 	bl	8001bf0 <I2C_GetFlagSTATUS>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f8      	beq.n	80021f0 <MCAL_I2C_Master_TX+0x74>
	for(i=0;i<datalen;i++)
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	3301      	adds	r3, #1
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d8e9      	bhi.n	80021e0 <MCAL_I2C_Master_TX+0x64>
	}

	//7. Wait for EV8_2
	//EV8_2: TxE=1, BTF = 1, Program Stop request. TxE and BTF are cleared by hardware by the Stop condition
	while(!I2C_GetFlagSTATUS(I2Cx, EV8_2));
 800220c:	bf00      	nop
 800220e:	2106      	movs	r1, #6
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f7ff fced 	bl	8001bf0 <I2C_GetFlagSTATUS>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0f8      	beq.n	800220e <MCAL_I2C_Master_TX+0x92>

	if(Stop == WithStop)
 800221c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d103      	bne.n	800222c <MCAL_I2C_Master_TX+0xb0>
	{
		//8. Send Stop Condition
		I2C_GenerateSTOP(I2Cx,ENABLE);
 8002224:	2101      	movs	r1, #1
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f7ff fda3 	bl	8001d72 <I2C_GenerateSTOP>
	}

}
 800222c:	bf00      	nop
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	00070080 	.word	0x00070080

08002238 <I2C1_EV_IRQHandler>:
 * 							ISR Functions
 * =====================================================================================
 */

void I2C1_EV_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
	volatile uint32_t dummyRead = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
	I2C_TypeDef* I2Cx =I2C1 ;
 8002242:	4b35      	ldr	r3, [pc, #212]	; (8002318 <I2C1_EV_IRQHandler+0xe0>)
 8002244:	617b      	str	r3, [r7, #20]
	//Interrupt Handler for both master and slave mode of a device
	uint32_t temp1, temp2, temp3;

	temp1 = I2Cx->CR2 & (I2C_CR2_ITEVTEN);
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800224e:	613b      	str	r3, [r7, #16]
	temp2 = I2Cx->CR2 & (I2C_CR2_ITBUFEN);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002258:	60fb      	str	r3, [r7, #12]

	temp3 = I2Cx->SR1 & (I2C_SR1_STOPF);
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	60bb      	str	r3, [r7, #8]

	//Handle For Interrupt generated by STOPF event
	//Note : Stop detection flag is applicable only slave mode
	if(temp1 && temp3)
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00c      	beq.n	8002284 <I2C1_EV_IRQHandler+0x4c>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d009      	beq.n	8002284 <I2C1_EV_IRQHandler+0x4c>
	{
		// STOP Flag is Set
		// Clear the STOPF by reading SR1 register followed by writing to CR1 register
		dummyRead = I2Cx->SR1;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	607b      	str	r3, [r7, #4]
		I2Cx->CR1 = 0x0000;
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
		Slave_States(I2Cx,I2C_EV_STOP);
 800227c:	2100      	movs	r1, #0
 800227e:	6978      	ldr	r0, [r7, #20]
 8002280:	f7ff fdb2 	bl	8001de8 <Slave_States>
	}

	/*---------------------------------------------------*/
	temp3 = I2Cx->SR1 & (I2C_SR1_ADDR);
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	60bb      	str	r3, [r7, #8]

	//Handle For Interrupt generated by ADDR event
	//Note :When master mode : Address is sent
	//		When slave mode  : Address is matched with own address
	if(temp1 && temp3)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d012      	beq.n	80022ba <I2C1_EV_IRQHandler+0x82>
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00f      	beq.n	80022ba <I2C1_EV_IRQHandler+0x82>
	{
		// Interrupt is generated because of ADDR event
		// check for device mode
		if(I2Cx->SR2 & (I2C_SR2_MSL))
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d109      	bne.n	80022ba <I2C1_EV_IRQHandler+0x82>
		}
		else
		{
			//Slave mode
			//Clear the ADDR flag (Read SR1 , Read SR2)
			dummyRead = I2Cx->SR1;
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	607b      	str	r3, [r7, #4]
			dummyRead = I2Cx->SR2;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	607b      	str	r3, [r7, #4]
			Slave_States(I2Cx,I2C_EV_ADDR_Matched);
 80022b2:	2102      	movs	r1, #2
 80022b4:	6978      	ldr	r0, [r7, #20]
 80022b6:	f7ff fd97 	bl	8001de8 <Slave_States>
		}
	}

	/*---------------------------------------------------*/
	temp3 = I2Cx->SR1 & (I2C_SR1_TXE);
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022c2:	60bb      	str	r3, [r7, #8]

	//Handle For Interrupt generated by TXE event
	if(temp1 && temp3)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00c      	beq.n	80022e4 <I2C1_EV_IRQHandler+0xac>
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d009      	beq.n	80022e4 <I2C1_EV_IRQHandler+0xac>
	{
		// Interrupt is generated because of TXE event
		// check for device mode
		if(I2Cx->SR2 & (I2C_SR2_MSL))
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d103      	bne.n	80022e4 <I2C1_EV_IRQHandler+0xac>
			//Master mode
		}
		else
		{
			//Slave mode
			Slave_States(I2Cx,I2C_EV_DATA_REQ);
 80022dc:	2103      	movs	r1, #3
 80022de:	6978      	ldr	r0, [r7, #20]
 80022e0:	f7ff fd82 	bl	8001de8 <Slave_States>
		}
	}
	/*---------------------------------------------------*/
	temp3 = I2Cx->SR1 & (I2C_SR1_RXNE);
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ec:	60bb      	str	r3, [r7, #8]

	//Handle For Interrupt generated by RXNE event
	if(temp1 && temp3)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00c      	beq.n	800230e <I2C1_EV_IRQHandler+0xd6>
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d009      	beq.n	800230e <I2C1_EV_IRQHandler+0xd6>
	{
		// Interrupt is generated because of RXNE event
		// check for device mode
		if(I2Cx->SR2 & (I2C_SR2_MSL))
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d103      	bne.n	800230e <I2C1_EV_IRQHandler+0xd6>
			//Master mode
		}
		else
		{
			//Slave mode
			Slave_States(I2Cx,I2C_EV_DATA_RCV);
 8002306:	2104      	movs	r1, #4
 8002308:	6978      	ldr	r0, [r7, #20]
 800230a:	f7ff fd6d 	bl	8001de8 <Slave_States>
		}
	}
}
 800230e:	bf00      	nop
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40005400 	.word	0x40005400

0800231c <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0

}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr

08002328 <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
//			//Slave mode
//			Slave_States(I2Cx,I2C_EV_DATA_RCV);
//		}
//	}

}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0

}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <MCAL_RCC_GetSYS_CLCKFreq>:
 * 							Generic Functions
 * =======================================================================================
 */

uint32_t MCAL_RCC_GetSYS_CLCKFreq(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
//	Set and cleared by hardware to indicate which clock source is used as system clock.
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: Not applicable
	switch  ( (RCC->CFGR  >> 2  ) & 0b11 )
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <MCAL_RCC_GetSYS_CLCKFreq+0x34>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d00a      	beq.n	8002368 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
 8002352:	2b02      	cmp	r3, #2
 8002354:	d80a      	bhi.n	800236c <MCAL_RCC_GetSYS_CLCKFreq+0x2c>
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <MCAL_RCC_GetSYS_CLCKFreq+0x20>
 800235a:	2b01      	cmp	r3, #1
 800235c:	d002      	beq.n	8002364 <MCAL_RCC_GetSYS_CLCKFreq+0x24>
 800235e:	e005      	b.n	800236c <MCAL_RCC_GetSYS_CLCKFreq+0x2c>
	{
	case 0:

		return HSI_RC_Clk ;
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 8002362:	e003      	b.n	800236c <MCAL_RCC_GetSYS_CLCKFreq+0x2c>
		break ;

	case 1:

		//todo need to calculate  it //HSE User Should Specify it
		return HSE_Clock ;
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <MCAL_RCC_GetSYS_CLCKFreq+0x3c>)
 8002366:	e001      	b.n	800236c <MCAL_RCC_GetSYS_CLCKFreq+0x2c>
		break ;

	case 2:

		//todo need to calculate  it PLLCLK and PLLMUL & PLL Source MUX
		return 16000000 ;
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <MCAL_RCC_GetSYS_CLCKFreq+0x3c>)
 800236a:	e7ff      	b.n	800236c <MCAL_RCC_GetSYS_CLCKFreq+0x2c>
		break ;

	}

}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	40021000 	.word	0x40021000
 8002378:	007a1200 	.word	0x007a1200
 800237c:	00f42400 	.word	0x00f42400

08002380 <MCAL_RCC_GetHCLKFreq>:


uint32_t MCAL_RCC_GetHCLKFreq(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetSYS_CLCKFreq() >> AHBPrescTable[ ( (RCC->CFGR >> 4 ) & 0xF) ]  ); //the first shift is multiplication}
 8002384:	f7ff ffdc 	bl	8002340 <MCAL_RCC_GetSYS_CLCKFreq>
 8002388:	4602      	mov	r2, r0
 800238a:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <MCAL_RCC_GetHCLKFreq+0x20>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	4903      	ldr	r1, [pc, #12]	; (80023a4 <MCAL_RCC_GetHCLKFreq+0x24>)
 8002396:	5ccb      	ldrb	r3, [r1, r3]
 8002398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800239c:	4618      	mov	r0, r3
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000
 80023a4:	08002fc0 	.word	0x08002fc0

080023a8 <MCAL_RCC_GetPCLK1Freq>:

//APB Low speed clock (PCLK1).
//Bits 10:8 PPRE1[2:0]: APB Low-speed prescaler (APB1)
uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->CFGR >> 8 ) & 0b111) ]  ); //the first shift is multiplication
 80023ac:	f7ff ffe8 	bl	8002380 <MCAL_RCC_GetHCLKFreq>
 80023b0:	4602      	mov	r2, r0
 80023b2:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <MCAL_RCC_GetPCLK1Freq+0x20>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	0a1b      	lsrs	r3, r3, #8
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	4903      	ldr	r1, [pc, #12]	; (80023cc <MCAL_RCC_GetPCLK1Freq+0x24>)
 80023be:	5ccb      	ldrb	r3, [r1, r3]
 80023c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40021000 	.word	0x40021000
 80023cc:	08002fb8 	.word	0x08002fb8

080023d0 <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->CFGR >> 11 ) & 0b111) ]  ); //the first shift is multiplication
 80023d4:	f7ff ffd4 	bl	8002380 <MCAL_RCC_GetHCLKFreq>
 80023d8:	4602      	mov	r2, r0
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	0adb      	lsrs	r3, r3, #11
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	4903      	ldr	r1, [pc, #12]	; (80023f4 <MCAL_RCC_GetPCLK2Freq+0x24>)
 80023e6:	5ccb      	ldrb	r3, [r1, r3]
 80023e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40021000 	.word	0x40021000
 80023f4:	08002fb8 	.word	0x08002fb8

080023f8 <SPI1_IRQHandler>:
 * 							ISR Functions
 * =====================================================================================
 */

void SPI1_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src ;

	irq_src.TXE  = ( ( SPI1->SPI_SR  & (1<<1)) >> 1 ) ;
 80023fe:	4b13      	ldr	r3, [pc, #76]	; (800244c <SPI1_IRQHandler+0x54>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	b2da      	uxtb	r2, r3
 800240a:	793b      	ldrb	r3, [r7, #4]
 800240c:	f362 0300 	bfi	r3, r2, #0, #1
 8002410:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI1->SPI_SR  & (1<<0)) >> 0 ) ;
 8002412:	4b0e      	ldr	r3, [pc, #56]	; (800244c <SPI1_IRQHandler+0x54>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	b2da      	uxtb	r2, r3
 800241c:	793b      	ldrb	r3, [r7, #4]
 800241e:	f362 0341 	bfi	r3, r2, #1, #1
 8002422:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI1->SPI_SR  & (1<<4)) >> 4 ) ;
 8002424:	4b09      	ldr	r3, [pc, #36]	; (800244c <SPI1_IRQHandler+0x54>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	091b      	lsrs	r3, r3, #4
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	b2da      	uxtb	r2, r3
 8002430:	793b      	ldrb	r3, [r7, #4]
 8002432:	f362 0382 	bfi	r3, r2, #2, #1
 8002436:	713b      	strb	r3, [r7, #4]

	Global_SPI_Config[SPI1_INDEX]->P_IRQ_CallBack(irq_src);
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <SPI1_IRQHandler+0x58>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	7938      	ldrb	r0, [r7, #4]
 8002440:	4798      	blx	r3
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40013000 	.word	0x40013000
 8002450:	200040dc 	.word	0x200040dc

08002454 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src ;

	irq_src.TXE  = ( ( SPI1->SPI_SR  & (1<<1)) >> 1 ) ;
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <SPI2_IRQHandler+0x54>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	085b      	lsrs	r3, r3, #1
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	b2da      	uxtb	r2, r3
 8002466:	793b      	ldrb	r3, [r7, #4]
 8002468:	f362 0300 	bfi	r3, r2, #0, #1
 800246c:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI1->SPI_SR  & (1<<0)) >> 0 ) ;
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <SPI2_IRQHandler+0x54>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	b2da      	uxtb	r2, r3
 8002478:	793b      	ldrb	r3, [r7, #4]
 800247a:	f362 0341 	bfi	r3, r2, #1, #1
 800247e:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI1->SPI_SR  & (1<<4)) >> 4 ) ;
 8002480:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <SPI2_IRQHandler+0x54>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	b2da      	uxtb	r2, r3
 800248c:	793b      	ldrb	r3, [r7, #4]
 800248e:	f362 0382 	bfi	r3, r2, #2, #1
 8002492:	713b      	strb	r3, [r7, #4]

	Global_SPI_Config[SPI2_INDEX]->P_IRQ_CallBack(irq_src);
 8002494:	4b05      	ldr	r3, [pc, #20]	; (80024ac <SPI2_IRQHandler+0x58>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	7938      	ldrb	r0, [r7, #4]
 800249c:	4798      	blx	r3
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40013000 	.word	0x40013000
 80024ac:	200040dc 	.word	0x200040dc

080024b0 <MCAL_TIM_Init>:
 * @retval		 -none
 * Note			 -none
 */

Error_status MCAL_TIM_Init(TIM_TypeDef *TIMx,TIM_Config_t *TIM_Config)
{
 80024b0:	b4b0      	push	{r4, r5, r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]


	//Clock & Configurations
	if (TIMx == TIM2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c0:	d116      	bne.n	80024f0 <MCAL_TIM_Init+0x40>
	{
		RCC_TIM2_CLK_EN();
 80024c2:	4b91      	ldr	r3, [pc, #580]	; (8002708 <MCAL_TIM_Init+0x258>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	4a90      	ldr	r2, [pc, #576]	; (8002708 <MCAL_TIM_Init+0x258>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	61d3      	str	r3, [r2, #28]
		Global_TIM_Config[0] = *TIM_Config ;
 80024ce:	4a8f      	ldr	r2, [pc, #572]	; (800270c <MCAL_TIM_Init+0x25c>)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	4614      	mov	r4, r2
 80024d4:	461d      	mov	r5, r3
 80024d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80024de:	e884 0003 	stmia.w	r4, {r0, r1}
		NVIC_IQR28_TIM2_Enable();
 80024e2:	4b8b      	ldr	r3, [pc, #556]	; (8002710 <MCAL_TIM_Init+0x260>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a8a      	ldr	r2, [pc, #552]	; (8002710 <MCAL_TIM_Init+0x260>)
 80024e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e039      	b.n	8002564 <MCAL_TIM_Init+0xb4>
	}
	else if (TIMx == TIM3)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a88      	ldr	r2, [pc, #544]	; (8002714 <MCAL_TIM_Init+0x264>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d117      	bne.n	8002528 <MCAL_TIM_Init+0x78>
	{
		RCC_TIM3_CLK_EN();
 80024f8:	4b83      	ldr	r3, [pc, #524]	; (8002708 <MCAL_TIM_Init+0x258>)
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	4a82      	ldr	r2, [pc, #520]	; (8002708 <MCAL_TIM_Init+0x258>)
 80024fe:	f043 0302 	orr.w	r3, r3, #2
 8002502:	61d3      	str	r3, [r2, #28]
		Global_TIM_Config[1] = *TIM_Config ;
 8002504:	4b81      	ldr	r3, [pc, #516]	; (800270c <MCAL_TIM_Init+0x25c>)
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	f103 0418 	add.w	r4, r3, #24
 800250c:	4615      	mov	r5, r2
 800250e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002510:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002512:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002516:	e884 0003 	stmia.w	r4, {r0, r1}
		NVIC_IQR29_TIM3_Enable();
 800251a:	4b7d      	ldr	r3, [pc, #500]	; (8002710 <MCAL_TIM_Init+0x260>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7c      	ldr	r2, [pc, #496]	; (8002710 <MCAL_TIM_Init+0x260>)
 8002520:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e01d      	b.n	8002564 <MCAL_TIM_Init+0xb4>

	}
	else if (TIMx == TIM4)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a7b      	ldr	r2, [pc, #492]	; (8002718 <MCAL_TIM_Init+0x268>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d117      	bne.n	8002560 <MCAL_TIM_Init+0xb0>
	{
		RCC_TIM4_CLK_EN();
 8002530:	4b75      	ldr	r3, [pc, #468]	; (8002708 <MCAL_TIM_Init+0x258>)
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	4a74      	ldr	r2, [pc, #464]	; (8002708 <MCAL_TIM_Init+0x258>)
 8002536:	f043 0304 	orr.w	r3, r3, #4
 800253a:	61d3      	str	r3, [r2, #28]
		Global_TIM_Config[2] = *TIM_Config ;
 800253c:	4b73      	ldr	r3, [pc, #460]	; (800270c <MCAL_TIM_Init+0x25c>)
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8002544:	4615      	mov	r5, r2
 8002546:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002548:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800254a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800254e:	e884 0003 	stmia.w	r4, {r0, r1}
		NVIC_IQR30_TIM4_Enable();
 8002552:	4b6f      	ldr	r3, [pc, #444]	; (8002710 <MCAL_TIM_Init+0x260>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a6e      	ldr	r2, [pc, #440]	; (8002710 <MCAL_TIM_Init+0x260>)
 8002558:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	e001      	b.n	8002564 <MCAL_TIM_Init+0xb4>
	}
	else
	{
		return TIMx_NOT_Found ;
 8002560:	2301      	movs	r3, #1
 8002562:	e291      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>



	//Mode Selection

	switch(TIM_Config->TIM_Mode)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d002      	beq.n	8002572 <MCAL_TIM_Init+0xc2>
 800256c:	2b02      	cmp	r3, #2
 800256e:	d034      	beq.n	80025da <MCAL_TIM_Init+0x12a>
 8002570:	e231      	b.n	80029d6 <MCAL_TIM_Init+0x526>

		//TIM_Auto_Reload_Not_Bufferd
		//	Bit 7 ARPE: Auto-reload preload enable
		//	0: TIMx_ARR register is not buffered
		//	1: TIMx_ARR register is buffered
		CLR_BIT(TIMx->CR1,7);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	601a      	str	r2, [r3, #0]



		if(TIM_Config->Counter.Count_Direction == Count_Direction_UP)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	7a1b      	ldrb	r3, [r3, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10c      	bne.n	80025a0 <MCAL_TIM_Init+0xf0>
– Update generation through the slave mode controller
1: Only counter overflow/underflow generates an update interrupt or DMA request if
enabled.
			 */

			SET_BIT(TIMx->CR1,2) ;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f043 0204 	orr.w	r2, r3, #4
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	601a      	str	r2, [r3, #0]

			//Bit 4 DIR: Direction Selection [Upcount]
			CLR_BIT(TIMx->CR1,4) ;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f023 0210 	bic.w	r2, r3, #16
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	601a      	str	r2, [r3, #0]
		{
			//Bit 2 URS: Update request source
			SET_BIT(TIMx->CR1,2) ;
		}

		break;
 800259e:	e222      	b.n	80029e6 <MCAL_TIM_Init+0x536>
		else if(TIM_Config->Counter.Count_Direction == Count_Direction_DOWN)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	7a1b      	ldrb	r3, [r3, #8]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d10c      	bne.n	80025c2 <MCAL_TIM_Init+0x112>
			SET_BIT(TIMx->CR1,2) ;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f043 0204 	orr.w	r2, r3, #4
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	601a      	str	r2, [r3, #0]
			SET_BIT(TIMx->CR1,4) ;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f043 0210 	orr.w	r2, r3, #16
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	601a      	str	r2, [r3, #0]
		break;
 80025c0:	e211      	b.n	80029e6 <MCAL_TIM_Init+0x536>
		else if(TIM_Config->Counter.Count_Direction == Count_Direction_UP_DOWN)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	7a1b      	ldrb	r3, [r3, #8]
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	f040 820d 	bne.w	80029e6 <MCAL_TIM_Init+0x536>
			SET_BIT(TIMx->CR1,2) ;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f043 0204 	orr.w	r2, r3, #4
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	601a      	str	r2, [r3, #0]
		break;
 80025d8:	e205      	b.n	80029e6 <MCAL_TIM_Init+0x536>

		//TIM_Auto_Reload_Bufferd
		//	Bit 7 ARPE: Auto-reload preload enable
		//	0: TIMx_ARR register is not buffered
		//	1: TIMx_ARR register is buffered
		SET_BIT(TIMx->CR1,7);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	601a      	str	r2, [r3, #0]
1: Re-initialize the counter and generates an update of the registers. Note that the prescaler
counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
value (TIMx_ARR) if DIR=1 (downcounting).
		 */
		SET_BIT(TIMx->EGR,0);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	615a      	str	r2, [r3, #20]


		/******************** Channel Configuration ********************/

		if(TIM_Config->PWM.Channel == TIM_CHANNEL_1 ){
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	7a9b      	ldrb	r3, [r3, #10]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d175      	bne.n	80026e6 <MCAL_TIM_Init+0x236>
			/*
			 Bits 1:0 CC1S: Capture/Compare 1 selection
			This bit-field defines the direction of the channel (input/output) as well as the used input.
			00: CC1 channel is configured as output.
			 */
			TIMx->CCMR1 |= (0b00 << 0);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699a      	ldr	r2, [r3, #24]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	619a      	str	r2, [r3, #24]




			/****** Mode Configuration ********/
			if(TIM_Config->PWM.Mode == PWM_Mode_FROZEN){
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	7adb      	ldrb	r3, [r3, #11]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d104      	bne.n	8002614 <MCAL_TIM_Init+0x164>
Note: In PWM mode 1 or 2, the OCREF level changes only when the result of the
comparison changes or when the output compare mode switches from “frozen” mode to “PWM” mode.

				 */
				//000: Frozen
				TIMx->CCMR1 |= (0b000 << 4);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	699a      	ldr	r2, [r3, #24]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	619a      	str	r2, [r3, #24]
 8002612:	e04e      	b.n	80026b2 <MCAL_TIM_Init+0x202>

			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_UP){
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	7adb      	ldrb	r3, [r3, #11]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d123      	bne.n	8002664 <MCAL_TIM_Init+0x1b4>
	– Update generation through the slave mode controller
	1: Only counter overflow/underflow generates an update interrupt or DMA request if
	enabled.
				 */
				// Update request source Enable
				CLR_BIT(TIMx->CR1,2) ;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f023 0204 	bic.w	r2, r3, #4
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	601a      	str	r2, [r3, #0]

				//Bit 4 DIR: Direction Selection [Upcount]
				CLR_BIT(TIMx->CR1,4) ;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f023 0210 	bic.w	r2, r3, #16
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	601a      	str	r2, [r3, #0]

				//****************************************************************************

				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	7b9b      	ldrb	r3, [r3, #14]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d106      	bne.n	800264a <MCAL_TIM_Init+0x19a>

					//111: PWM mode 2
					TIMx->CCMR1 |= (0b111 << 4);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	f043 0270 	orr.w	r2, r3, #112	; 0x70
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	619a      	str	r2, [r3, #24]
 8002648:	e005      	b.n	8002656 <MCAL_TIM_Init+0x1a6>

				}else{
					//110: PWM mode 1
					TIMx->CCMR1 |= (0b110 << 4);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	619a      	str	r2, [r3, #24]
				}

				//0: CCxP: Capture/Compare output polarity OCx active high
				CLR_BIT(TIMx->CCER,1);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	f023 0202 	bic.w	r2, r3, #2
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	621a      	str	r2, [r3, #32]
 8002662:	e026      	b.n	80026b2 <MCAL_TIM_Init+0x202>


			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_DOWN){
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	7adb      	ldrb	r3, [r3, #11]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d122      	bne.n	80026b2 <MCAL_TIM_Init+0x202>

				//Bit 2 URS: Update request source
				CLR_BIT(TIMx->CR1,2) ;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f023 0204 	bic.w	r2, r3, #4
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	601a      	str	r2, [r3, #0]

				//Bit 4 DIR: Direction [DOWN_Count]
				SET_BIT(TIMx->CR1,4) ;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f043 0210 	orr.w	r2, r3, #16
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	601a      	str	r2, [r3, #0]

				//****************************************

				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	7b9b      	ldrb	r3, [r3, #14]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d106      	bne.n	800269a <MCAL_TIM_Init+0x1ea>

					//110: PWM mode 1
					TIMx->CCMR1 |= (0b110 << 4);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	619a      	str	r2, [r3, #24]
 8002698:	e005      	b.n	80026a6 <MCAL_TIM_Init+0x1f6>

				}else{
					//111: PWM mode 2
					TIMx->CCMR1 |= (0b111 << 4);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	f043 0270 	orr.w	r2, r3, #112	; 0x70
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	619a      	str	r2, [r3, #24]
				}

				//0: CCxP: Capture/Compare output polarity OCx active high
				CLR_BIT(TIMx->CCER,1);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	f023 0202 	bic.w	r2, r3, #2
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	621a      	str	r2, [r3, #32]
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register
(bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signaled on OC1 output.
			 */
			if(TIM_Config->PWM.Compare_value <= TIM_Config->Auto_Reload_Value){
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	899a      	ldrh	r2, [r3, #12]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	88db      	ldrh	r3, [r3, #6]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d811      	bhi.n	80026e2 <MCAL_TIM_Init+0x232>

				TIMx->CCR1 = TIM_Config->PWM.Compare_value ;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	899b      	ldrh	r3, [r3, #12]
 80026c2:	461a      	mov	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	635a      	str	r2, [r3, #52]	; 0x34
1: These bits can not be modified as long as LOCK level 3 has been programmed
(LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel is configured in output).
2: The PWM mode can be used without validating the preload register only
in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
			 */
			SET_BIT(TIMx->CCMR1,3);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f043 0208 	orr.w	r2, r3, #8
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	619a      	str	r2, [r3, #24]
0: Off - OC1 is not active.
1: On - OC1 signal is output on the corresponding output pin.
			 */

			//Capture/Compare output enable
			SET_BIT(TIMx->CCER,0);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	f043 0201 	orr.w	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	621a      	str	r2, [r3, #32]
		}




		break;
 80026e0:	e183      	b.n	80029ea <MCAL_TIM_Init+0x53a>
				return TIM_PWM_Auto_Reload_Value_Exceeded;
 80026e2:	2305      	movs	r3, #5
 80026e4:	e1d0      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>
		}else if(TIM_Config->PWM.Channel == TIM_CHANNEL_2){
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	7a9b      	ldrb	r3, [r3, #10]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d17f      	bne.n	80027ee <MCAL_TIM_Init+0x33e>
			TIMx->CCMR1 |= (0x00 << 8);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	699a      	ldr	r2, [r3, #24]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	619a      	str	r2, [r3, #24]
			if(TIM_Config->PWM.Mode == PWM_Mode_FROZEN){
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	7adb      	ldrb	r3, [r3, #11]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10e      	bne.n	800271c <MCAL_TIM_Init+0x26c>
				TIMx->CCMR1 |= (0x000 << 12);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	619a      	str	r2, [r3, #24]
 8002706:	e058      	b.n	80027ba <MCAL_TIM_Init+0x30a>
 8002708:	40021000 	.word	0x40021000
 800270c:	200040e4 	.word	0x200040e4
 8002710:	e000e100 	.word	0xe000e100
 8002714:	40000400 	.word	0x40000400
 8002718:	40000800 	.word	0x40000800
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_UP){
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	7adb      	ldrb	r3, [r3, #11]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d123      	bne.n	800276c <MCAL_TIM_Init+0x2bc>
				CLR_BIT(TIMx->CR1,2) ;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f023 0204 	bic.w	r2, r3, #4
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	601a      	str	r2, [r3, #0]
				CLR_BIT(TIMx->CR1,4) ;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f023 0210 	bic.w	r2, r3, #16
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	7b9b      	ldrb	r3, [r3, #14]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d106      	bne.n	8002752 <MCAL_TIM_Init+0x2a2>
					TIMx->CCMR1 |= (0b111 << 12);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	f443 42e0 	orr.w	r2, r3, #28672	; 0x7000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	619a      	str	r2, [r3, #24]
 8002750:	e005      	b.n	800275e <MCAL_TIM_Init+0x2ae>
					TIMx->CCMR1 |= (0b110 << 12);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	619a      	str	r2, [r3, #24]
				CLR_BIT(TIMx->CCER,5);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	f023 0220 	bic.w	r2, r3, #32
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	621a      	str	r2, [r3, #32]
 800276a:	e026      	b.n	80027ba <MCAL_TIM_Init+0x30a>
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_DOWN){
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	7adb      	ldrb	r3, [r3, #11]
 8002770:	2b02      	cmp	r3, #2
 8002772:	d122      	bne.n	80027ba <MCAL_TIM_Init+0x30a>
				CLR_BIT(TIMx->CR1,2) ;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f023 0204 	bic.w	r2, r3, #4
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	601a      	str	r2, [r3, #0]
				SET_BIT(TIMx->CR1,4) ;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f043 0210 	orr.w	r2, r3, #16
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	7b9b      	ldrb	r3, [r3, #14]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d106      	bne.n	80027a2 <MCAL_TIM_Init+0x2f2>
					TIMx->CCMR1 |= (0b110 << 12);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	619a      	str	r2, [r3, #24]
 80027a0:	e005      	b.n	80027ae <MCAL_TIM_Init+0x2fe>
					TIMx->CCMR1 |= (0b111 << 12);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	f443 42e0 	orr.w	r2, r3, #28672	; 0x7000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	619a      	str	r2, [r3, #24]
				CLR_BIT(TIMx->CCER,5);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	f023 0220 	bic.w	r2, r3, #32
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	621a      	str	r2, [r3, #32]
			if(TIM_Config->PWM.Compare_value <= TIM_Config->Auto_Reload_Value){
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	899a      	ldrh	r2, [r3, #12]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	88db      	ldrh	r3, [r3, #6]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d811      	bhi.n	80027ea <MCAL_TIM_Init+0x33a>
				TIMx->CCR2 = TIM_Config->PWM.Compare_value ;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	899b      	ldrh	r3, [r3, #12]
 80027ca:	461a      	mov	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	639a      	str	r2, [r3, #56]	; 0x38
			SET_BIT(TIMx->CCMR1,11);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	619a      	str	r2, [r3, #24]
			SET_BIT(TIMx->CCER,4);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	f043 0210 	orr.w	r2, r3, #16
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	621a      	str	r2, [r3, #32]
		break;
 80027e8:	e0ff      	b.n	80029ea <MCAL_TIM_Init+0x53a>
				return TIM_PWM_Auto_Reload_Value_Exceeded;
 80027ea:	2305      	movs	r3, #5
 80027ec:	e14c      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>
		}else if(TIM_Config->PWM.Channel == TIM_CHANNEL_3){
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	7a9b      	ldrb	r3, [r3, #10]
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d175      	bne.n	80028e2 <MCAL_TIM_Init+0x432>
			TIMx->CCMR2 |= (0x00 << 0);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69da      	ldr	r2, [r3, #28]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	61da      	str	r2, [r3, #28]
			if(TIM_Config->PWM.Mode == PWM_Mode_FROZEN){
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	7adb      	ldrb	r3, [r3, #11]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d104      	bne.n	8002810 <MCAL_TIM_Init+0x360>
				TIMx->CCMR2 |= (0x000 << 4);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69da      	ldr	r2, [r3, #28]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	61da      	str	r2, [r3, #28]
 800280e:	e04e      	b.n	80028ae <MCAL_TIM_Init+0x3fe>
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_UP){
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	7adb      	ldrb	r3, [r3, #11]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d123      	bne.n	8002860 <MCAL_TIM_Init+0x3b0>
				CLR_BIT(TIMx->CR1,2) ;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f023 0204 	bic.w	r2, r3, #4
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	601a      	str	r2, [r3, #0]
				CLR_BIT(TIMx->CR1,4) ;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 0210 	bic.w	r2, r3, #16
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	7b9b      	ldrb	r3, [r3, #14]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d106      	bne.n	8002846 <MCAL_TIM_Init+0x396>
					TIMx->CCMR2 |= (0b111 << 4);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	f043 0270 	orr.w	r2, r3, #112	; 0x70
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	61da      	str	r2, [r3, #28]
 8002844:	e005      	b.n	8002852 <MCAL_TIM_Init+0x3a2>
					TIMx->CCMR2 |= (0b110 << 4);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	61da      	str	r2, [r3, #28]
				CLR_BIT(TIMx->CCER,9);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	621a      	str	r2, [r3, #32]
 800285e:	e026      	b.n	80028ae <MCAL_TIM_Init+0x3fe>
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_DOWN){
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	7adb      	ldrb	r3, [r3, #11]
 8002864:	2b02      	cmp	r3, #2
 8002866:	d122      	bne.n	80028ae <MCAL_TIM_Init+0x3fe>
				CLR_BIT(TIMx->CR1,2) ;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 0204 	bic.w	r2, r3, #4
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	601a      	str	r2, [r3, #0]
				SET_BIT(TIMx->CR1,4) ;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f043 0210 	orr.w	r2, r3, #16
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	7b9b      	ldrb	r3, [r3, #14]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d106      	bne.n	8002896 <MCAL_TIM_Init+0x3e6>
					TIMx->CCMR2 |= (0b110 << 4);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	61da      	str	r2, [r3, #28]
 8002894:	e005      	b.n	80028a2 <MCAL_TIM_Init+0x3f2>
					TIMx->CCMR2 |= (0b111 << 4);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f043 0270 	orr.w	r2, r3, #112	; 0x70
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	61da      	str	r2, [r3, #28]
				CLR_BIT(TIMx->CCER,9);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	621a      	str	r2, [r3, #32]
			if(TIM_Config->PWM.Compare_value <= TIM_Config->Auto_Reload_Value){
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	899a      	ldrh	r2, [r3, #12]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	88db      	ldrh	r3, [r3, #6]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d811      	bhi.n	80028de <MCAL_TIM_Init+0x42e>
				TIMx->CCR3 = TIM_Config->PWM.Compare_value ;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	899b      	ldrh	r3, [r3, #12]
 80028be:	461a      	mov	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	63da      	str	r2, [r3, #60]	; 0x3c
			SET_BIT(TIMx->CCMR2,3);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	f043 0208 	orr.w	r2, r3, #8
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	61da      	str	r2, [r3, #28]
			SET_BIT(TIMx->CCER,8);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	621a      	str	r2, [r3, #32]
		break;
 80028dc:	e085      	b.n	80029ea <MCAL_TIM_Init+0x53a>
				return TIM_PWM_Auto_Reload_Value_Exceeded;
 80028de:	2305      	movs	r3, #5
 80028e0:	e0d2      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>
		}else if(TIM_Config->PWM.Channel == TIM_CHANNEL_4){
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	7a9b      	ldrb	r3, [r3, #10]
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d17f      	bne.n	80029ea <MCAL_TIM_Init+0x53a>
			TIMx->CCMR2 |= (0x00 << 8);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	61da      	str	r2, [r3, #28]
			if(TIM_Config->PWM.Mode == PWM_Mode_FROZEN){
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	7adb      	ldrb	r3, [r3, #11]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d104      	bne.n	8002904 <MCAL_TIM_Init+0x454>
				TIMx->CCMR2 |= (0x000 << 12);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69da      	ldr	r2, [r3, #28]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	61da      	str	r2, [r3, #28]
 8002902:	e04e      	b.n	80029a2 <MCAL_TIM_Init+0x4f2>
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_UP){
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	7adb      	ldrb	r3, [r3, #11]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d123      	bne.n	8002954 <MCAL_TIM_Init+0x4a4>
				CLR_BIT(TIMx->CR1,2) ;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f023 0204 	bic.w	r2, r3, #4
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	601a      	str	r2, [r3, #0]
				CLR_BIT(TIMx->CR1,4) ;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f023 0210 	bic.w	r2, r3, #16
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	7b9b      	ldrb	r3, [r3, #14]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d106      	bne.n	800293a <MCAL_TIM_Init+0x48a>
					TIMx->CCMR2 |= (0b111 << 12);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	f443 42e0 	orr.w	r2, r3, #28672	; 0x7000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	61da      	str	r2, [r3, #28]
 8002938:	e005      	b.n	8002946 <MCAL_TIM_Init+0x496>
					TIMx->CCMR2 |= (0b110 << 12);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	61da      	str	r2, [r3, #28]
				CLR_BIT(TIMx->CCER,13);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	621a      	str	r2, [r3, #32]
 8002952:	e026      	b.n	80029a2 <MCAL_TIM_Init+0x4f2>
			}else if(TIM_Config->PWM.Mode == PWM_Mode_EDGE_DOWN){
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	7adb      	ldrb	r3, [r3, #11]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d122      	bne.n	80029a2 <MCAL_TIM_Init+0x4f2>
				CLR_BIT(TIMx->CR1,2) ;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f023 0204 	bic.w	r2, r3, #4
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	601a      	str	r2, [r3, #0]
				SET_BIT(TIMx->CR1,4) ;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f043 0210 	orr.w	r2, r3, #16
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	601a      	str	r2, [r3, #0]
				if(TIM_Config->PWM.Ouptut_On_Compare_Match == PWM_Compare_Match_High){
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	7b9b      	ldrb	r3, [r3, #14]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d106      	bne.n	800298a <MCAL_TIM_Init+0x4da>
					TIMx->CCMR2 |= (0b110 << 12);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	61da      	str	r2, [r3, #28]
 8002988:	e005      	b.n	8002996 <MCAL_TIM_Init+0x4e6>
					TIMx->CCMR2 |= (0b111 << 12);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	f443 42e0 	orr.w	r2, r3, #28672	; 0x7000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	61da      	str	r2, [r3, #28]
				CLR_BIT(TIMx->CCER,13);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	621a      	str	r2, [r3, #32]
			if(TIM_Config->PWM.Compare_value <= TIM_Config->Auto_Reload_Value){
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	899a      	ldrh	r2, [r3, #12]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	88db      	ldrh	r3, [r3, #6]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d811      	bhi.n	80029d2 <MCAL_TIM_Init+0x522>
				TIMx->CCR4 = TIM_Config->PWM.Compare_value ;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	899b      	ldrh	r3, [r3, #12]
 80029b2:	461a      	mov	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	641a      	str	r2, [r3, #64]	; 0x40
			SET_BIT(TIMx->CCMR2,11);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	61da      	str	r2, [r3, #28]
			SET_BIT(TIMx->CCER,12);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	621a      	str	r2, [r3, #32]
		break;
 80029d0:	e00b      	b.n	80029ea <MCAL_TIM_Init+0x53a>
				return TIM_PWM_Auto_Reload_Value_Exceeded;
 80029d2:	2305      	movs	r3, #5
 80029d4:	e058      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>


	default:
		CLR_BIT(TIMx->CR1,2) ;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 0204 	bic.w	r2, r3, #4
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	601a      	str	r2, [r3, #0]
		return TIM_MODE_NOT_Found ;
 80029e2:	2302      	movs	r3, #2
 80029e4:	e050      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>
		break;
 80029e6:	bf00      	nop
 80029e8:	e000      	b.n	80029ec <MCAL_TIM_Init+0x53c>
		break;
 80029ea:	bf00      	nop
		break;

	}


	CLR_BIT(TIMx->CR1,1) ; //Update enable Bit 1 UDIS: Update disable
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f023 0202 	bic.w	r2, r3, #2
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	601a      	str	r2, [r3, #0]


	// Prescaler set
	TIMx->PSC = (uint16_t)(TIM_Config->Prescaler-1) ;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	885b      	ldrh	r3, [r3, #2]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	461a      	mov	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	629a      	str	r2, [r3, #40]	; 0x28


	if (TIM_Config->Auto_Reload_Value < 0xffff)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	88db      	ldrh	r3, [r3, #6]
 8002a0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d009      	beq.n	8002a26 <MCAL_TIM_Init+0x576>
	{
		TIMx->ARR = (uint16_t) (TIM_Config->Auto_Reload_Value); //Auto reload Value
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	88db      	ldrh	r3, [r3, #6]
 8002a16:	461a      	mov	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	62da      	str	r2, [r3, #44]	; 0x2c
	{
		return TIM_Auto_Reload_Value_Exceeded ;

	}

	if (TIM_Config->IRQ_Enable == TIM_IRQ_MODE_None )
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	8a1b      	ldrh	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10f      	bne.n	8002a44 <MCAL_TIM_Init+0x594>
 8002a24:	e001      	b.n	8002a2a <MCAL_TIM_Init+0x57a>
		return TIM_Auto_Reload_Value_Exceeded ;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e02e      	b.n	8002a88 <MCAL_TIM_Init+0x5d8>
	{
		CLR_BIT(TIMx->DIER,0);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	f023 0201 	bic.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	60da      	str	r2, [r3, #12]
		SET_BIT(TIMx->CR1,1);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f043 0202 	orr.w	r2, r3, #2
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	e020      	b.n	8002a86 <MCAL_TIM_Init+0x5d6>
	}
	else if (TIM_Config->IRQ_Enable == TIM_IRQ_MODE_OverFlow )
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	8a1b      	ldrh	r3, [r3, #16]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d10c      	bne.n	8002a66 <MCAL_TIM_Init+0x5b6>
	{
		SET_BIT(TIMx->DIER,0);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f043 0201 	orr.w	r2, r3, #1
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	60da      	str	r2, [r3, #12]
		CLR_BIT(TIMx->CR1,1);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f023 0202 	bic.w	r2, r3, #2
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	e00f      	b.n	8002a86 <MCAL_TIM_Init+0x5d6>
	}
	else if (TIM_Config->IRQ_Enable == TIM_IRQ_MODE_UnderFlow )
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	8a1b      	ldrh	r3, [r3, #16]
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d10b      	bne.n	8002a86 <MCAL_TIM_Init+0x5d6>
	{
		SET_BIT(TIMx->DIER,0);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	60da      	str	r2, [r3, #12]
		CLR_BIT(TIMx->CR1,1);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 0202 	bic.w	r2, r3, #2
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	601a      	str	r2, [r3, #0]
	}



return 0;
 8002a86:	2300      	movs	r3, #0

}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bcb0      	pop	{r4, r5, r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop

08002a94 <MCAL_TIM_Start>:
 * @param [in]   -TIMx :  were x can be (1,2,3,4 depending on device used)to select the Timer Peripheral
 * @retval		 -none
 * Note			 -none
 */
Error_status MCAL_TIM_Start(TIM_TypeDef *TIMx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
previously set by software. However trigger mode can set the CEN bit automatically by
hardware.
CEN is cleared automatically in one-pulse mode, when an update event occurs.
	 */

	if(TIMx != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <MCAL_TIM_Start+0x1e>
	{
		SET_BIT(TIMx->CR1,0) ; //Timer Enable
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f043 0201 	orr.w	r2, r3, #1
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	601a      	str	r2, [r3, #0]
	else
	{
		return TIMx_NOT_Found;
	}

	return 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e000      	b.n	8002ab4 <MCAL_TIM_Start+0x20>
		return TIMx_NOT_Found;
 8002ab2:	2301      	movs	r3, #1

}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bc80      	pop	{r7}
 8002abc:	4770      	bx	lr

08002abe <MCAL_TIM_Stop>:
 * @param [in]   -TIMx :  were x can be (1,2,3,4 depending on device used)to select the Timer Peripheral
 * @retval		 -none
 * Note			 -none
 */
Error_status MCAL_TIM_Stop(TIM_TypeDef *TIMx)
{
 8002abe:	b480      	push	{r7}
 8002ac0:	b083      	sub	sp, #12
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
	previously set by software. However trigger mode can set the CEN bit automatically by
	hardware.
	CEN is cleared automatically in one-pulse mode, when an update event occurs.
	 */

	if(TIMx != NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d007      	beq.n	8002adc <MCAL_TIM_Stop+0x1e>
	{
		CLR_BIT(TIMx->CR1,0) ; //Timer Enable
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f023 0201 	bic.w	r2, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	601a      	str	r2, [r3, #0]
	{
		return TIMx_NOT_Found;
	}


	return 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	e000      	b.n	8002ade <MCAL_TIM_Stop+0x20>
		return TIMx_NOT_Found;
 8002adc:	2301      	movs	r3, #1

}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <MCAL_TIM_Count_Reset>:
 * @param [in]   -TIMx :  were x can be (1,2,3,4 depending on device used)to select the Timer Peripheral
 * @retval		 -none
 * Note			 -none
 */
Error_status MCAL_TIM_Count_Reset(TIM_TypeDef *TIMx)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]


	if(TIMx != NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <MCAL_TIM_Count_Reset+0x18>
	{
		TIMx->CNT = 0x0000;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	625a      	str	r2, [r3, #36]	; 0x24
		return TIMx_No_Error;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <MCAL_TIM_Count_Reset+0x1a>
	}


	return TIMx_NOT_Found;
 8002b00:	2301      	movs	r3, #1

}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <TIM2_IRQHandler>:
 * 							IRQHandler Functions
 * =====================================================================================
 */

void TIM2_IRQHandler()
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
	TIM2->SR = 0x00 ;
 8002b10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b14:	2200      	movs	r2, #0
 8002b16:	611a      	str	r2, [r3, #16]
	Global_TIM_Config[0].P_IRQ_CallBack();
 8002b18:	4b02      	ldr	r3, [pc, #8]	; (8002b24 <TIM2_IRQHandler+0x18>)
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	4798      	blx	r3


}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	200040e4 	.word	0x200040e4

08002b28 <TIM3_IRQHandler>:
void TIM3_IRQHandler()
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
	TIM3->SR = 0x00 ;
 8002b2c:	4b03      	ldr	r3, [pc, #12]	; (8002b3c <TIM3_IRQHandler+0x14>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	611a      	str	r2, [r3, #16]
	Global_TIM_Config[1].P_IRQ_CallBack();
 8002b32:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <TIM3_IRQHandler+0x18>)
 8002b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b36:	4798      	blx	r3
}
 8002b38:	bf00      	nop
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40000400 	.word	0x40000400
 8002b40:	200040e4 	.word	0x200040e4

08002b44 <TIM4_IRQHandler>:
void TIM4_IRQHandler()
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
	TIM4->SR = 0x00 ;
 8002b48:	4b03      	ldr	r3, [pc, #12]	; (8002b58 <TIM4_IRQHandler+0x14>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	611a      	str	r2, [r3, #16]
	Global_TIM_Config[2].P_IRQ_CallBack();
 8002b4e:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <TIM4_IRQHandler+0x18>)
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	4798      	blx	r3
}
 8002b54:	bf00      	nop
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40000800 	.word	0x40000800
 8002b5c:	200040e4 	.word	0x200040e4

08002b60 <MCAL_UART_Init>:
 * @param [in] 			- UARTCfg: All the UART configurations
 * @retval 				- None
 * Note					- The driver supports Asynchronous mode & HSI clock 8 Mhz
 */
void MCAL_UART_Init(USART_TypeDef* USARTx, USART_Config_t* UART_Config)
{
 8002b60:	b5b0      	push	{r4, r5, r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]

	uint32_t PCLK , BRR ;

	//set GLOBAL_UART_Config for USARTx used
	if(USARTx == USART1){
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a68      	ldr	r2, [pc, #416]	; (8002d10 <MCAL_UART_Init+0x1b0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d108      	bne.n	8002b84 <MCAL_UART_Init+0x24>
		GLOBAL_UART_Config[0] = *UART_Config;
 8002b72:	4a68      	ldr	r2, [pc, #416]	; (8002d14 <MCAL_UART_Init+0x1b4>)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	4614      	mov	r4, r2
 8002b78:	461d      	mov	r5, r3
 8002b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b7e:	682b      	ldr	r3, [r5, #0]
 8002b80:	6023      	str	r3, [r4, #0]
 8002b82:	e01a      	b.n	8002bba <MCAL_UART_Init+0x5a>

	}else if(USARTx == USART2){
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a64      	ldr	r2, [pc, #400]	; (8002d18 <MCAL_UART_Init+0x1b8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d109      	bne.n	8002ba0 <MCAL_UART_Init+0x40>
		GLOBAL_UART_Config[1] = *UART_Config;
 8002b8c:	4b61      	ldr	r3, [pc, #388]	; (8002d14 <MCAL_UART_Init+0x1b4>)
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	f103 0414 	add.w	r4, r3, #20
 8002b94:	4615      	mov	r5, r2
 8002b96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b9a:	682b      	ldr	r3, [r5, #0]
 8002b9c:	6023      	str	r3, [r4, #0]
 8002b9e:	e00c      	b.n	8002bba <MCAL_UART_Init+0x5a>

	}else if(USARTx == USART3){
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a5e      	ldr	r2, [pc, #376]	; (8002d1c <MCAL_UART_Init+0x1bc>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d108      	bne.n	8002bba <MCAL_UART_Init+0x5a>
		GLOBAL_UART_Config[2] = *UART_Config;
 8002ba8:	4b5a      	ldr	r3, [pc, #360]	; (8002d14 <MCAL_UART_Init+0x1b4>)
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8002bb0:	4615      	mov	r5, r2
 8002bb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bb6:	682b      	ldr	r3, [r5, #0]
 8002bb8:	6023      	str	r3, [r4, #0]
	}

	// Enable the clock for given USART peripheral
	if(USARTx == USART1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a54      	ldr	r2, [pc, #336]	; (8002d10 <MCAL_UART_Init+0x1b0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d106      	bne.n	8002bd0 <MCAL_UART_Init+0x70>
			RCC_USART1_CLK_EN();
 8002bc2:	4b57      	ldr	r3, [pc, #348]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	4a56      	ldr	r2, [pc, #344]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bcc:	6193      	str	r3, [r2, #24]
 8002bce:	e014      	b.n	8002bfa <MCAL_UART_Init+0x9a>
		else if(USARTx == USART2)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a51      	ldr	r2, [pc, #324]	; (8002d18 <MCAL_UART_Init+0x1b8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d106      	bne.n	8002be6 <MCAL_UART_Init+0x86>
			RCC_USART2_CLK_EN();
 8002bd8:	4b51      	ldr	r3, [pc, #324]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	4a50      	ldr	r2, [pc, #320]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be2:	61d3      	str	r3, [r2, #28]
 8002be4:	e009      	b.n	8002bfa <MCAL_UART_Init+0x9a>
		else if(USARTx == USART3)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a4c      	ldr	r2, [pc, #304]	; (8002d1c <MCAL_UART_Init+0x1bc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d105      	bne.n	8002bfa <MCAL_UART_Init+0x9a>
			RCC_USART3_CLK_EN();
 8002bee:	4b4c      	ldr	r3, [pc, #304]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	4a4b      	ldr	r2, [pc, #300]	; (8002d20 <MCAL_UART_Init+0x1c0>)
 8002bf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bf8:	61d3      	str	r3, [r2, #28]

	// Enable the USART Module (Bit 13 UE: USART enable)
	USARTx->CR1 |= (1<<13) ;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	60da      	str	r2, [r3, #12]

	//Enable TX / RX according to the USART_MODE configuration item
	//USART1_CR1 >> Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	USARTx->CR1 |=  UART_Config->USART_Mode ;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	7812      	ldrb	r2, [r2, #0]
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	60da      	str	r2, [r3, #12]

	//Payload length 8 or 9 bit
	//USART1_CR1 >> Bit 12 M: Word length
	USARTx->CR1 |=  UART_Config->Payload_Length ;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	7a12      	ldrb	r2, [r2, #8]
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	60da      	str	r2, [r3, #12]

	//configure of parity control bit field
	//USART1_CR1 >> Bit 10 PCE: Parity control enable & Bit 9 PS: Parity selection
	USARTx->CR1 |=  UART_Config->Parity ;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	7a52      	ldrb	r2, [r2, #9]
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	60da      	str	r2, [r3, #12]

	//configure stop bits	USART_CR2  Bits 13:12 STOP: STOP bits
	USARTx->CR1 |=  UART_Config->StopBits ;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	7a92      	ldrb	r2, [r2, #10]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	60da      	str	r2, [r3, #12]

	//USART Hardware Flow Control
	//USART_CR3 >> Bit 8 RTSE: RTS enable & Bit 9 CTSE: CTS enable
	USARTx->CR1 |=  UART_Config->HwFlowCtl ;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	7ad2      	ldrb	r2, [r2, #11]
 8002c46:	431a      	orrs	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	60da      	str	r2, [r3, #12]

	// Configuration BoadRate
	// PCLK1 for USART2 , 3
	// PCLK2 for USART1

	if (USARTx == USART1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a30      	ldr	r2, [pc, #192]	; (8002d10 <MCAL_UART_Init+0x1b0>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d103      	bne.n	8002c5c <MCAL_UART_Init+0xfc>
		{
			PCLK = MCAL_RCC_GetPCLK2Freq();
 8002c54:	f7ff fbbc 	bl	80023d0 <MCAL_RCC_GetPCLK2Freq>
 8002c58:	60f8      	str	r0, [r7, #12]
 8002c5a:	e002      	b.n	8002c62 <MCAL_UART_Init+0x102>
		}
		else
		{
			PCLK = MCAL_RCC_GetPCLK1Freq();
 8002c5c:	f7ff fba4 	bl	80023a8 <MCAL_RCC_GetPCLK1Freq>
 8002c60:	60f8      	str	r0, [r7, #12]
		}

  BRR = UART_BRR_Register(PCLK , UART_Config->BaudRate) ;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6e:	0119      	lsls	r1, r3, #4
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	009a      	lsls	r2, r3, #2
 8002c7a:	441a      	add	r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c92:	2064      	movs	r0, #100	; 0x64
 8002c94:	fb00 f303 	mul.w	r3, r0, r3
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	4a21      	ldr	r2, [pc, #132]	; (8002d24 <MCAL_UART_Init+0x1c4>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	f003 030f 	and.w	r3, r3, #15
 8002ca8:	430b      	orrs	r3, r1
 8002caa:	60bb      	str	r3, [r7, #8]
  USARTx->BRR = BRR ;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	609a      	str	r2, [r3, #8]

  if(UART_Config->IRQ_Enable != UART_IRQ_Enable_NONE)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	7b1b      	ldrb	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d026      	beq.n	8002d08 <MCAL_UART_Init+0x1a8>
  	{
  		USARTx->CR1 |= UART_Config->IRQ_Enable ;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	7b12      	ldrb	r2, [r2, #12]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	60da      	str	r2, [r3, #12]
  		//Enable E=interrupt on NVIC
  		if (USARTx == USART1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a11      	ldr	r2, [pc, #68]	; (8002d10 <MCAL_UART_Init+0x1b0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d106      	bne.n	8002cde <MCAL_UART_Init+0x17e>
  			NVIC_IRQ37_USART1_Enable() ;
 8002cd0:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a14      	ldr	r2, [pc, #80]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002cd6:	f043 0320 	orr.w	r3, r3, #32
 8002cda:	6013      	str	r3, [r2, #0]
  			NVIC_IRQ38_USART2_Enable() ;
  		else if (USARTx == USART3)
  			NVIC_IRQ39_USART3_Enable() ;
  	}

}
 8002cdc:	e014      	b.n	8002d08 <MCAL_UART_Init+0x1a8>
  		else if (USARTx == USART2)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	; (8002d18 <MCAL_UART_Init+0x1b8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d106      	bne.n	8002cf4 <MCAL_UART_Init+0x194>
  			NVIC_IRQ38_USART2_Enable() ;
 8002ce6:	4b10      	ldr	r3, [pc, #64]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a0f      	ldr	r2, [pc, #60]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cf0:	6013      	str	r3, [r2, #0]
}
 8002cf2:	e009      	b.n	8002d08 <MCAL_UART_Init+0x1a8>
  		else if (USARTx == USART3)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a09      	ldr	r2, [pc, #36]	; (8002d1c <MCAL_UART_Init+0x1bc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d105      	bne.n	8002d08 <MCAL_UART_Init+0x1a8>
  			NVIC_IRQ39_USART3_Enable() ;
 8002cfc:	4b0a      	ldr	r3, [pc, #40]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a09      	ldr	r2, [pc, #36]	; (8002d28 <MCAL_UART_Init+0x1c8>)
 8002d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d06:	6013      	str	r3, [r2, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d10:	40013800 	.word	0x40013800
 8002d14:	2000412c 	.word	0x2000412c
 8002d18:	40004400 	.word	0x40004400
 8002d1c:	40004800 	.word	0x40004800
 8002d20:	40021000 	.word	0x40021000
 8002d24:	51eb851f 	.word	0x51eb851f
 8002d28:	e000e104 	.word	0xe000e104

08002d2c <MCAL_UART_ReceiveData>:
 *		param[in]          -PollingEn enable or disable the polling
 * 		@retval           -none
 * 		Note              -none																										*
 ********************************************************************************************************************/
void MCAL_UART_ReceiveData(USART_TypeDef* USARTx,uint16_t* pRxBuffer , enum Polling_Mechanism PollingEN)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	4613      	mov	r3, r2
 8002d38:	71fb      	strb	r3, [r7, #7]
	USART_Config_t* Temp_UART_Config = NULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]

		//poll for RXNE Pin
		if(PollingEN == enable){
 8002d3e:	79fb      	ldrb	r3, [r7, #7]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d106      	bne.n	8002d52 <MCAL_UART_ReceiveData+0x26>
			writing a zero to it. This clearing sequence is recommended only for multibuffer
			communication.
			0: Data is not received
			1: Received data is ready to be read.*/

			while( GET_BIT(USARTx->SR,5) == 0 ) ; //Wait
 8002d44:	bf00      	nop
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f9      	beq.n	8002d46 <MCAL_UART_ReceiveData+0x1a>
		}

		//set GLOBAL_UART_Config for USARTx used
		if(USARTx == USART1){
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4a15      	ldr	r2, [pc, #84]	; (8002dac <MCAL_UART_ReceiveData+0x80>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d102      	bne.n	8002d60 <MCAL_UART_ReceiveData+0x34>
			Temp_UART_Config =	&GLOBAL_UART_Config[0] ;
 8002d5a:	4b15      	ldr	r3, [pc, #84]	; (8002db0 <MCAL_UART_ReceiveData+0x84>)
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	e00c      	b.n	8002d7a <MCAL_UART_ReceiveData+0x4e>

		}else if(USARTx == USART2){
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4a14      	ldr	r2, [pc, #80]	; (8002db4 <MCAL_UART_ReceiveData+0x88>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d102      	bne.n	8002d6e <MCAL_UART_ReceiveData+0x42>
			Temp_UART_Config =	&GLOBAL_UART_Config[1] ;
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <MCAL_UART_ReceiveData+0x8c>)
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e005      	b.n	8002d7a <MCAL_UART_ReceiveData+0x4e>

		}else if(USARTx == USART3){
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4a12      	ldr	r2, [pc, #72]	; (8002dbc <MCAL_UART_ReceiveData+0x90>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d101      	bne.n	8002d7a <MCAL_UART_ReceiveData+0x4e>
			Temp_UART_Config =	&GLOBAL_UART_Config[2] ;
 8002d76:	4b12      	ldr	r3, [pc, #72]	; (8002dc0 <MCAL_UART_ReceiveData+0x94>)
 8002d78:	617b      	str	r3, [r7, #20]


		}else{

			//Check if parity is Enabled
			if(Temp_UART_Config->Parity == UART_Parity_NONE){
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	7a5b      	ldrb	r3, [r3, #9]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d107      	bne.n	8002d92 <MCAL_UART_ReceiveData+0x66>

				//Read Least 8Bit from data register content
				*pRxBuffer	= (USARTx->DR & (uint16_t)0xFF);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	801a      	strh	r2, [r3, #0]
				//Parity is on, Read only Least 7Bit from data register content
				*pRxBuffer	= (USARTx->DR & (uint16_t)0x7F);
			}

		}
}
 8002d90:	e007      	b.n	8002da2 <MCAL_UART_ReceiveData+0x76>
				*pRxBuffer	= (USARTx->DR & (uint16_t)0x7F);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	801a      	strh	r2, [r3, #0]
}
 8002da2:	bf00      	nop
 8002da4:	371c      	adds	r7, #28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	40013800 	.word	0x40013800
 8002db0:	2000412c 	.word	0x2000412c
 8002db4:	40004400 	.word	0x40004400
 8002db8:	20004140 	.word	0x20004140
 8002dbc:	40004800 	.word	0x40004800
 8002dc0:	20004154 	.word	0x20004154

08002dc4 <MCAL_UART_GPIO_Set_Pins>:
 * @param[in]					- USARTx: where x can be (1..3 depending on device used).
 * @retval						- NONE
 * Note							- Sould Enable the corresponding AFIO & GPIO in RCC clock also called after MCAL_UART_Init()
 * */
void MCAL_UART_GPIO_Set_Pins(USART_TypeDef* USARTx)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]

	GPIO_PinConfig_t PinCfg ;

		if(USARTx == USART1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a2b      	ldr	r2, [pc, #172]	; (8002e7c <MCAL_UART_GPIO_Set_Pins+0xb8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d118      	bne.n	8002e06 <MCAL_UART_GPIO_Set_Pins+0x42>
			//PA10 >>	RX
			//PA11 >>	CTS
			//PA12 >>	RTS

			//PA9  >>	TX
			PinCfg.GPIO_PinNumber = GPIO_PIN_9 ;
 8002dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dd8:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_OUTPUT_AF_PP ;
 8002dda:	2306      	movs	r3, #6
 8002ddc:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8002dde:	2301      	movs	r3, #1
 8002de0:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8002de2:	f107 030c 	add.w	r3, r7, #12
 8002de6:	4619      	mov	r1, r3
 8002de8:	4825      	ldr	r0, [pc, #148]	; (8002e80 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8002dea:	f7fe fe53 	bl	8001a94 <MCAL_GPIO_Init>

			//PA10 >>	RX
			PinCfg.GPIO_PinNumber = GPIO_PIN_10 ;
 8002dee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002df2:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_INPUT_AF;
 8002df4:	2308      	movs	r3, #8
 8002df6:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8002df8:	f107 030c 	add.w	r3, r7, #12
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4820      	ldr	r0, [pc, #128]	; (8002e80 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8002e00:	f7fe fe48 	bl	8001a94 <MCAL_GPIO_Init>
				MCAL_GPIO_Init(GPIOB, &PinCfg);
			}
		}


}
 8002e04:	e036      	b.n	8002e74 <MCAL_UART_GPIO_Set_Pins+0xb0>
		else if(USARTx == USART2)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a1e      	ldr	r2, [pc, #120]	; (8002e84 <MCAL_UART_GPIO_Set_Pins+0xc0>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d116      	bne.n	8002e3c <MCAL_UART_GPIO_Set_Pins+0x78>
			PinCfg.GPIO_PinNumber = GPIO_PIN_2 ;
 8002e0e:	2304      	movs	r3, #4
 8002e10:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_OUTPUT_AF_PP ;
 8002e12:	2306      	movs	r3, #6
 8002e14:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8002e16:	2301      	movs	r3, #1
 8002e18:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8002e1a:	f107 030c 	add.w	r3, r7, #12
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4817      	ldr	r0, [pc, #92]	; (8002e80 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8002e22:	f7fe fe37 	bl	8001a94 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_3 ;
 8002e26:	2308      	movs	r3, #8
 8002e28:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_INPUT_AF ;
 8002e2a:	2308      	movs	r3, #8
 8002e2c:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8002e2e:	f107 030c 	add.w	r3, r7, #12
 8002e32:	4619      	mov	r1, r3
 8002e34:	4812      	ldr	r0, [pc, #72]	; (8002e80 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8002e36:	f7fe fe2d 	bl	8001a94 <MCAL_GPIO_Init>
}
 8002e3a:	e01b      	b.n	8002e74 <MCAL_UART_GPIO_Set_Pins+0xb0>
		else if(USARTx == USART3)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a12      	ldr	r2, [pc, #72]	; (8002e88 <MCAL_UART_GPIO_Set_Pins+0xc4>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d117      	bne.n	8002e74 <MCAL_UART_GPIO_Set_Pins+0xb0>
			PinCfg.GPIO_PinNumber = GPIO_PIN_10 ;
 8002e44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e48:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_OUTPUT_AF_PP ;
 8002e4a:	2306      	movs	r3, #6
 8002e4c:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M ;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8002e52:	f107 030c 	add.w	r3, r7, #12
 8002e56:	4619      	mov	r1, r3
 8002e58:	480c      	ldr	r0, [pc, #48]	; (8002e8c <MCAL_UART_GPIO_Set_Pins+0xc8>)
 8002e5a:	f7fe fe1b 	bl	8001a94 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_11 ;
 8002e5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e62:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE =	GPIO_MODE_INPUT_FLO ;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8002e68:	f107 030c 	add.w	r3, r7, #12
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4807      	ldr	r0, [pc, #28]	; (8002e8c <MCAL_UART_GPIO_Set_Pins+0xc8>)
 8002e70:	f7fe fe10 	bl	8001a94 <MCAL_GPIO_Init>
}
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40013800 	.word	0x40013800
 8002e80:	40010800 	.word	0x40010800
 8002e84:	40004400 	.word	0x40004400
 8002e88:	40004800 	.word	0x40004800
 8002e8c:	40010c00 	.word	0x40010c00

08002e90 <USART1_IRQHandler>:
 * 							ISR Functions
 * =====================================================================================
 */

void USART1_IRQHandler (void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART1))
 8002e94:	4b05      	ldr	r3, [pc, #20]	; (8002eac <USART1_IRQHandler+0x1c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0320 	and.w	r3, r3, #32
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d002      	beq.n	8002ea6 <USART1_IRQHandler+0x16>
	{
		GLOBAL_UART_Config[0].P_IRQ_CallBack();
 8002ea0:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <USART1_IRQHandler+0x20>)
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	4798      	blx	r3
	}
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40013800 	.word	0x40013800
 8002eb0:	2000412c 	.word	0x2000412c

08002eb4 <USART2_IRQHandler>:
void USART2_IRQHandler (void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART2))
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <USART2_IRQHandler+0x1c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <USART2_IRQHandler+0x16>
	{
		GLOBAL_UART_Config[1].P_IRQ_CallBack();
 8002ec4:	4b03      	ldr	r3, [pc, #12]	; (8002ed4 <USART2_IRQHandler+0x20>)
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	4798      	blx	r3
	}
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40004400 	.word	0x40004400
 8002ed4:	2000412c 	.word	0x2000412c

08002ed8 <USART3_IRQHandler>:
void USART3_IRQHandler (void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART3))
 8002edc:	4b05      	ldr	r3, [pc, #20]	; (8002ef4 <USART3_IRQHandler+0x1c>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0320 	and.w	r3, r3, #32
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <USART3_IRQHandler+0x16>
	{
		GLOBAL_UART_Config[2].P_IRQ_CallBack();
 8002ee8:	4b03      	ldr	r3, [pc, #12]	; (8002ef8 <USART3_IRQHandler+0x20>)
 8002eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eec:	4798      	blx	r3
	}
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40004800 	.word	0x40004800
 8002ef8:	2000412c 	.word	0x2000412c

08002efc <WWDG_IRQHandler>:
}



void WWDG_IRQHandler ()
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
	CLR_BIT(WWDG->SR,0);
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <WWDG_IRQHandler+0x1c>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	4a04      	ldr	r2, [pc, #16]	; (8002f18 <WWDG_IRQHandler+0x1c>)
 8002f06:	f023 0301 	bic.w	r3, r3, #1
 8002f0a:	6093      	str	r3, [r2, #8]
	G_Config.P_IRQ_CallBack();
 8002f0c:	4b03      	ldr	r3, [pc, #12]	; (8002f1c <WWDG_IRQHandler+0x20>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	4798      	blx	r3

}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40002c00 	.word	0x40002c00
 8002f1c:	20004168 	.word	0x20004168

08002f20 <memset>:
 8002f20:	4603      	mov	r3, r0
 8002f22:	4402      	add	r2, r0
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d100      	bne.n	8002f2a <memset+0xa>
 8002f28:	4770      	bx	lr
 8002f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f2e:	e7f9      	b.n	8002f24 <memset+0x4>

08002f30 <__libc_init_array>:
 8002f30:	b570      	push	{r4, r5, r6, lr}
 8002f32:	2600      	movs	r6, #0
 8002f34:	4d0c      	ldr	r5, [pc, #48]	; (8002f68 <__libc_init_array+0x38>)
 8002f36:	4c0d      	ldr	r4, [pc, #52]	; (8002f6c <__libc_init_array+0x3c>)
 8002f38:	1b64      	subs	r4, r4, r5
 8002f3a:	10a4      	asrs	r4, r4, #2
 8002f3c:	42a6      	cmp	r6, r4
 8002f3e:	d109      	bne.n	8002f54 <__libc_init_array+0x24>
 8002f40:	f000 f81a 	bl	8002f78 <_init>
 8002f44:	2600      	movs	r6, #0
 8002f46:	4d0a      	ldr	r5, [pc, #40]	; (8002f70 <__libc_init_array+0x40>)
 8002f48:	4c0a      	ldr	r4, [pc, #40]	; (8002f74 <__libc_init_array+0x44>)
 8002f4a:	1b64      	subs	r4, r4, r5
 8002f4c:	10a4      	asrs	r4, r4, #2
 8002f4e:	42a6      	cmp	r6, r4
 8002f50:	d105      	bne.n	8002f5e <__libc_init_array+0x2e>
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f58:	4798      	blx	r3
 8002f5a:	3601      	adds	r6, #1
 8002f5c:	e7ee      	b.n	8002f3c <__libc_init_array+0xc>
 8002f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f62:	4798      	blx	r3
 8002f64:	3601      	adds	r6, #1
 8002f66:	e7f2      	b.n	8002f4e <__libc_init_array+0x1e>
 8002f68:	08002fd0 	.word	0x08002fd0
 8002f6c:	08002fd0 	.word	0x08002fd0
 8002f70:	08002fd0 	.word	0x08002fd0
 8002f74:	08002fd4 	.word	0x08002fd4

08002f78 <_init>:
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	bf00      	nop
 8002f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f7e:	bc08      	pop	{r3}
 8002f80:	469e      	mov	lr, r3
 8002f82:	4770      	bx	lr

08002f84 <_fini>:
 8002f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f86:	bf00      	nop
 8002f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f8a:	bc08      	pop	{r3}
 8002f8c:	469e      	mov	lr, r3
 8002f8e:	4770      	bx	lr
