<stg><name>aes256_encrypt_ecb_Pipeline_ecb3</name>


<trans_list>

<trans id="573" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ctx10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctx10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %rcon = alloca i32 1

]]></Node>
<StgValue><ssdm name="rcon"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:4 %or_ln74_1_reload_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %or_ln74_1_reload

]]></Node>
<StgValue><ssdm name="or_ln74_1_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 1, i8 %rcon

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i768 %or_ln74_1_reload_read, i768 %ctx10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body15:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body15:18 %icmp_ln143 = icmp_eq  i4 %i_2, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body15:20 %br_ln143 = br i1 %icmp_ln143, void %for.body15.split, void %while.body.i56.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4">
<![CDATA[
for.body15.split:0 %empty_14 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body15.split:196 %br_ln148 = br i1 %empty_14, void %if.else, void %while.body.i36.0

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.body15.split:195 %ctx10_load_1 = load i768 %ctx10

]]></Node>
<StgValue><ssdm name="ctx10_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else:0 %rcon_load_1 = load i8 %rcon

]]></Node>
<StgValue><ssdm name="rcon_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="28" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:0 %trunc_ln66_s = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln66_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:3 %trunc_ln66_16 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="trunc_ln66_16"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:6 %trunc_ln66_17 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="trunc_ln66_17"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:9 %trunc_ln66_18 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="trunc_ln66_18"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:12 %trunc_ln66_19 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln66_19"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:15 %trunc_ln66_20 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="trunc_ln66_20"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:18 %trunc_ln66_21 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="trunc_ln66_21"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:21 %trunc_ln66_22 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="trunc_ln66_22"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:24 %trunc_ln66_23 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln66_23"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:27 %trunc_ln66_24 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="trunc_ln66_24"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:30 %trunc_ln66_25 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="trunc_ln66_25"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:33 %trunc_ln66_26 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="trunc_ln66_26"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:36 %trunc_ln66_27 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln66_27"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:39 %trunc_ln66_28 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="trunc_ln66_28"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:42 %trunc_ln66_29 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="trunc_ln66_29"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i36.0:45 %lshr_ln66_31_cast = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="lshr_ln66_31_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
while.body.i36.0:46 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="27" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:1 %buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_r_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:58 %buf_r_load_14 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="26" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:58 %buf_r_load_14 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:59 %zext_ln58_14 = zext i8 %buf_r_load_14

]]></Node>
<StgValue><ssdm name="zext_ln58_14"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:60 %sbox_addr_21 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_14

]]></Node>
<StgValue><ssdm name="sbox_addr_21"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:61 %i_3 = load i8 %sbox_addr_21

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="25" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:12 %buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buf_r_addr_11"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:14 %buf_r_load_3 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:61 %i_3 = load i8 %sbox_addr_21

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="24" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:11 %buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_r_addr_10"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:14 %buf_r_load_3 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:15 %zext_ln58_3 = zext i8 %buf_r_load_3

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:16 %sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:17 %sbox_load_10 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:18 %buf_r_load_4 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="23" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:6 %buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_r_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:17 %sbox_load_10 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:18 %buf_r_load_4 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:19 %zext_ln58_4 = zext i8 %buf_r_load_4

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:20 %sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:21 %sbox_load_11 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:38 %buf_r_load_9 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="22" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:15 %buf_r_addr_14 = getelementptr i8 %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_r_addr_14"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:2 %buf_r_load = load i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:21 %sbox_load_11 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:38 %buf_r_load_9 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:39 %zext_ln58_9 = zext i8 %buf_r_load_9

]]></Node>
<StgValue><ssdm name="zext_ln58_9"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:40 %sbox_addr_16 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_9

]]></Node>
<StgValue><ssdm name="sbox_addr_16"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:41 %sbox_load_16 = load i8 %sbox_addr_16

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="21" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:2 %buf_r_load = load i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:3 %zext_ln58 = zext i8 %buf_r_load

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:4 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:5 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:41 %sbox_load_16 = load i8 %sbox_addr_16

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:162 %xor_ln98_9 = xor i8 %i_3, i8 %sbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln98_9"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:163 %xor_ln98_10 = xor i8 %sbox_load_16, i8 %xor_ln98_9

]]></Node>
<StgValue><ssdm name="xor_ln98_10"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:164 %xor_ln98_11 = xor i8 %sbox_load_11, i8 %xor_ln98_10

]]></Node>
<StgValue><ssdm name="xor_ln98_11"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:165 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:166 %shl_ln50_12 = shl i8 %xor_ln98_9, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_12"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:167 %xor_ln50_12 = xor i8 %shl_ln50_12, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_12"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:168 %select_ln50_12 = select i1 %tmp_22, i8 %xor_ln50_12, i8 %shl_ln50_12

]]></Node>
<StgValue><ssdm name="select_ln50_12"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:169 %xor_ln99_13 = xor i8 %select_ln50_12, i8 %xor_ln98_11

]]></Node>
<StgValue><ssdm name="xor_ln99_13"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:170 %xor_ln99_14 = xor i8 %xor_ln99_13, i8 %sbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln99_14"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:172 %xor_ln99_15 = xor i8 %sbox_load_16, i8 %i_3

]]></Node>
<StgValue><ssdm name="xor_ln99_15"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:173 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:174 %shl_ln50_13 = shl i8 %xor_ln99_15, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_13"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:175 %xor_ln50_13 = xor i8 %shl_ln50_13, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_13"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:176 %select_ln50_13 = select i1 %tmp_23, i8 %xor_ln50_13, i8 %shl_ln50_13

]]></Node>
<StgValue><ssdm name="select_ln50_13"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:177 %xor_ln99_16 = xor i8 %i_3, i8 %xor_ln98_11

]]></Node>
<StgValue><ssdm name="xor_ln99_16"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:178 %xor_ln99_17 = xor i8 %xor_ln99_16, i8 %select_ln50_13

]]></Node>
<StgValue><ssdm name="xor_ln99_17"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:180 %xor_ln100_15 = xor i8 %sbox_load_11, i8 %sbox_load_16

]]></Node>
<StgValue><ssdm name="xor_ln100_15"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:181 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:182 %shl_ln50_14 = shl i8 %xor_ln100_15, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_14"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:183 %xor_ln50_14 = xor i8 %shl_ln50_14, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_14"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:184 %select_ln50_14 = select i1 %tmp_24, i8 %xor_ln50_14, i8 %shl_ln50_14

]]></Node>
<StgValue><ssdm name="select_ln50_14"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:185 %xor_ln100_16 = xor i8 %select_ln50_14, i8 %xor_ln98_9

]]></Node>
<StgValue><ssdm name="xor_ln100_16"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:186 %xor_ln100_17 = xor i8 %xor_ln100_16, i8 %sbox_load_11

]]></Node>
<StgValue><ssdm name="xor_ln100_17"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:188 %xor_ln100_18 = xor i8 %sbox_load_11, i8 %sbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln100_18"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:189 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:190 %shl_ln50_15 = shl i8 %xor_ln100_18, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_15"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:191 %xor_ln50_15 = xor i8 %shl_ln50_15, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_15"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:192 %select_ln50_15 = select i1 %tmp_25, i8 %xor_ln50_15, i8 %shl_ln50_15

]]></Node>
<StgValue><ssdm name="select_ln50_15"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:193 %xor_ln100_19 = xor i8 %select_ln50_15, i8 %xor_ln98_10

]]></Node>
<StgValue><ssdm name="xor_ln100_19"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:194 %store_ln100 = store i8 %xor_ln100_19, i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="20" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="149" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:5 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="19" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="151" st_id="12" stage="18" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="152" st_id="13" stage="17" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:13 %buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_r_addr_12"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:14 %buf_r_addr_13 = getelementptr i8 %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_r_addr_13"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:6 %buf_r_load_1 = load i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:10 %buf_r_load_2 = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="16" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:9 %buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_r_addr_8"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:10 %buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_r_addr_9"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:6 %buf_r_load_1 = load i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:7 %zext_ln58_1 = zext i8 %buf_r_load_1

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:8 %sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:9 %j_1 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:10 %buf_r_load_2 = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:22 %buf_r_load_5 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_5"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:26 %buf_r_load_6 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="15" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:7 %buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_r_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:8 %buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buf_r_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:9 %j_1 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:11 %zext_ln58_2 = zext i8 %buf_r_load_2

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:12 %sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:13 %sbox_load_9 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:22 %buf_r_load_5 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_5"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:26 %buf_r_load_6 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:30 %buf_r_load_7 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_7"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:34 %buf_r_load_8 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="14" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:4 %buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buf_r_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:5 %buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_r_addr_4"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:13 %sbox_load_9 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:23 %zext_ln58_5 = zext i8 %buf_r_load_5

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:24 %sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:25 %i_4 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:30 %buf_r_load_7 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_7"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:34 %buf_r_load_8 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:42 %buf_r_load_10 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:46 %buf_r_load_11 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_11"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="13" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:2 %buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_r_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:3 %buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_r_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:25 %i_4 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:27 %zext_ln58_6 = zext i8 %buf_r_load_6

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:28 %sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:29 %sbox_load_13 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:42 %buf_r_load_10 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:46 %buf_r_load_11 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_11"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:50 %buf_r_load_12 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:54 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="12" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15:16 %buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buf_r_addr_15"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body15:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body15:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:29 %sbox_load_13 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:31 %zext_ln58_7 = zext i8 %buf_r_load_7

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:32 %sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:33 %sbox_load_14 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:50 %buf_r_load_12 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:54 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:62 %buf_r_load_15 = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:171 %store_ln99 = store i8 %xor_ln99_14, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="11" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
while.body.i56.preheader.exitStub:0 %ctx10_load = load i768 %ctx10

]]></Node>
<StgValue><ssdm name="ctx10_load"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.body.i56.preheader.exitStub:1 %rcon_load = load i8 %rcon

]]></Node>
<StgValue><ssdm name="rcon_load"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i56.preheader.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rcon_1_out, i8 %rcon_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768">
<![CDATA[
while.body.i56.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx10_out, i768 %ctx10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0">
<![CDATA[
while.body.i56.preheader.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="213" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:33 %sbox_load_14 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:35 %zext_ln58_8 = zext i8 %buf_r_load_8

]]></Node>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:36 %sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:37 %sbox_load_15 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
for.body15.split:62 %buf_r_load_15 = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:179 %store_ln99 = store i8 %xor_ln99_17, i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:187 %store_ln100 = store i8 %xor_ln100_17, i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="10" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="221" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:37 %sbox_load_15 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:43 %zext_ln58_10 = zext i8 %buf_r_load_10

]]></Node>
<StgValue><ssdm name="zext_ln58_10"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:44 %sbox_addr_17 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_10

]]></Node>
<StgValue><ssdm name="sbox_addr_17"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:45 %sbox_load_17 = load i8 %sbox_addr_17

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="9" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="226" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:45 %sbox_load_17 = load i8 %sbox_addr_17

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:47 %zext_ln58_11 = zext i8 %buf_r_load_11

]]></Node>
<StgValue><ssdm name="zext_ln58_11"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:48 %sbox_addr_18 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_11

]]></Node>
<StgValue><ssdm name="sbox_addr_18"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:49 %sbox_load_18 = load i8 %sbox_addr_18

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="8" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="231" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:49 %sbox_load_18 = load i8 %sbox_addr_18

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:51 %zext_ln58_12 = zext i8 %buf_r_load_12

]]></Node>
<StgValue><ssdm name="zext_ln58_12"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:52 %sbox_addr_19 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_12

]]></Node>
<StgValue><ssdm name="sbox_addr_19"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:53 %j = load i8 %sbox_addr_19

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="7" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="236" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:53 %j = load i8 %sbox_addr_19

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:55 %zext_ln58_13 = zext i8 %buf_r_load_13

]]></Node>
<StgValue><ssdm name="zext_ln58_13"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:56 %sbox_addr_20 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_13

]]></Node>
<StgValue><ssdm name="sbox_addr_20"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:57 %sbox_load_20 = load i8 %sbox_addr_20

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:96 %xor_ln98_3 = xor i8 %sbox_load_13, i8 %sbox_load_18

]]></Node>
<StgValue><ssdm name="xor_ln98_3"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:97 %xor_ln98_4 = xor i8 %j_1, i8 %xor_ln98_3

]]></Node>
<StgValue><ssdm name="xor_ln98_4"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:98 %xor_ln98_5 = xor i8 %j, i8 %xor_ln98_4

]]></Node>
<StgValue><ssdm name="xor_ln98_5"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:99 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:100 %shl_ln50_4 = shl i8 %xor_ln98_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_4"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:101 %xor_ln50_4 = xor i8 %shl_ln50_4, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_4"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:102 %select_ln50_4 = select i1 %tmp_14, i8 %xor_ln50_4, i8 %shl_ln50_4

]]></Node>
<StgValue><ssdm name="select_ln50_4"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:103 %xor_ln99_3 = xor i8 %select_ln50_4, i8 %xor_ln98_5

]]></Node>
<StgValue><ssdm name="xor_ln99_3"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:104 %xor_ln99_4 = xor i8 %xor_ln99_3, i8 %sbox_load_18

]]></Node>
<StgValue><ssdm name="xor_ln99_4"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:105 %store_ln99 = store i8 %xor_ln99_4, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:106 %xor_ln99_5 = xor i8 %j_1, i8 %sbox_load_13

]]></Node>
<StgValue><ssdm name="xor_ln99_5"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:107 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:108 %shl_ln50_5 = shl i8 %xor_ln99_5, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:109 %xor_ln50_5 = xor i8 %shl_ln50_5, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_5"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:110 %select_ln50_5 = select i1 %tmp_15, i8 %xor_ln50_5, i8 %shl_ln50_5

]]></Node>
<StgValue><ssdm name="select_ln50_5"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:111 %xor_ln99_6 = xor i8 %select_ln50_5, i8 %xor_ln98_5

]]></Node>
<StgValue><ssdm name="xor_ln99_6"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:112 %xor_ln99_7 = xor i8 %xor_ln99_6, i8 %sbox_load_13

]]></Node>
<StgValue><ssdm name="xor_ln99_7"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:113 %store_ln99 = store i8 %xor_ln99_7, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:114 %xor_ln100_5 = xor i8 %j, i8 %j_1

]]></Node>
<StgValue><ssdm name="xor_ln100_5"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:115 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:116 %shl_ln50_6 = shl i8 %xor_ln100_5, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_6"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:117 %xor_ln50_6 = xor i8 %shl_ln50_6, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_6"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:118 %select_ln50_6 = select i1 %tmp_16, i8 %xor_ln50_6, i8 %shl_ln50_6

]]></Node>
<StgValue><ssdm name="select_ln50_6"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:119 %xor_ln100_6 = xor i8 %j, i8 %xor_ln98_3

]]></Node>
<StgValue><ssdm name="xor_ln100_6"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:120 %xor_ln100_7 = xor i8 %xor_ln100_6, i8 %select_ln50_6

]]></Node>
<StgValue><ssdm name="xor_ln100_7"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:122 %xor_ln100_8 = xor i8 %j, i8 %sbox_load_18

]]></Node>
<StgValue><ssdm name="xor_ln100_8"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:123 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:124 %shl_ln50_7 = shl i8 %xor_ln100_8, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_7"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:125 %xor_ln50_7 = xor i8 %shl_ln50_7, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_7"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:126 %select_ln50_7 = select i1 %tmp_17, i8 %xor_ln50_7, i8 %shl_ln50_7

]]></Node>
<StgValue><ssdm name="select_ln50_7"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:127 %xor_ln100_9 = xor i8 %select_ln50_7, i8 %xor_ln98_4

]]></Node>
<StgValue><ssdm name="xor_ln100_9"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="6" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="272" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:57 %sbox_load_20 = load i8 %sbox_addr_20

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
for.body15.split:63 %zext_ln58_15 = zext i8 %buf_r_load_15

]]></Node>
<StgValue><ssdm name="zext_ln58_15"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body15.split:64 %sbox_addr_22 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_15

]]></Node>
<StgValue><ssdm name="sbox_addr_22"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:65 %sbox_load_22 = load i8 %sbox_addr_22

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:121 %store_ln100 = store i8 %xor_ln100_7, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:128 %store_ln100 = store i8 %xor_ln100_9, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="5" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="279" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
for.body15.split:65 %sbox_load_22 = load i8 %sbox_addr_22

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:66 %xor_ln98 = xor i8 %sbox_load_17, i8 %sbox_load_22

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:67 %xor_ln98_1 = xor i8 %i_4, i8 %xor_ln98

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:68 %xor_ln98_2 = xor i8 %sbox_load, i8 %xor_ln98_1

]]></Node>
<StgValue><ssdm name="xor_ln98_2"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:69 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:70 %shl_ln50 = shl i8 %xor_ln98, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:71 %xor_ln50 = xor i8 %shl_ln50, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:72 %select_ln50 = select i1 %tmp, i8 %xor_ln50, i8 %shl_ln50

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:73 %xor_ln99 = xor i8 %i_4, i8 %sbox_load_17

]]></Node>
<StgValue><ssdm name="xor_ln99"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:74 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:75 %shl_ln50_1 = shl i8 %xor_ln99, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:76 %xor_ln50_1 = xor i8 %shl_ln50_1, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_1"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:77 %select_ln50_1 = select i1 %tmp_11, i8 %xor_ln50_1, i8 %shl_ln50_1

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:78 %xor_ln99_1 = xor i8 %select_ln50_1, i8 %xor_ln98_2

]]></Node>
<StgValue><ssdm name="xor_ln99_1"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:79 %xor_ln99_2 = xor i8 %xor_ln99_1, i8 %sbox_load_17

]]></Node>
<StgValue><ssdm name="xor_ln99_2"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:80 %store_ln99 = store i8 %xor_ln99_2, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:81 %xor_ln100 = xor i8 %sbox_load, i8 %i_4

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:82 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:83 %shl_ln50_2 = shl i8 %xor_ln100, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:84 %xor_ln50_2 = xor i8 %shl_ln50_2, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_2"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:85 %select_ln50_2 = select i1 %tmp_12, i8 %xor_ln50_2, i8 %shl_ln50_2

]]></Node>
<StgValue><ssdm name="select_ln50_2"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:86 %xor_ln100_1 = xor i8 %select_ln50_2, i8 %xor_ln98

]]></Node>
<StgValue><ssdm name="xor_ln100_1"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:87 %xor_ln100_2 = xor i8 %xor_ln100_1, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln100_2"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:88 %store_ln100 = store i8 %xor_ln100_2, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:89 %xor_ln100_3 = xor i8 %sbox_load, i8 %sbox_load_22

]]></Node>
<StgValue><ssdm name="xor_ln100_3"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:90 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:91 %shl_ln50_3 = shl i8 %xor_ln100_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_3"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:92 %xor_ln50_3 = xor i8 %shl_ln50_3, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_3"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:93 %select_ln50_3 = select i1 %tmp_13, i8 %xor_ln50_3, i8 %shl_ln50_3

]]></Node>
<StgValue><ssdm name="select_ln50_3"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:94 %xor_ln100_4 = xor i8 %select_ln50_3, i8 %xor_ln98_1

]]></Node>
<StgValue><ssdm name="xor_ln100_4"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="4" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="310" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:95 %store_ln100 = store i8 %xor_ln100_4, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:129 %xor_ln98_6 = xor i8 %sbox_load_9, i8 %sbox_load_14

]]></Node>
<StgValue><ssdm name="xor_ln98_6"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:130 %xor_ln98_7 = xor i8 %sbox_load_20, i8 %xor_ln98_6

]]></Node>
<StgValue><ssdm name="xor_ln98_7"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:131 %xor_ln98_8 = xor i8 %sbox_load_15, i8 %xor_ln98_7

]]></Node>
<StgValue><ssdm name="xor_ln98_8"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:132 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:133 %shl_ln50_8 = shl i8 %xor_ln98_6, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_8"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:134 %xor_ln50_8 = xor i8 %shl_ln50_8, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_8"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:135 %select_ln50_8 = select i1 %tmp_18, i8 %xor_ln50_8, i8 %shl_ln50_8

]]></Node>
<StgValue><ssdm name="select_ln50_8"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:136 %xor_ln99_8 = xor i8 %select_ln50_8, i8 %xor_ln98_8

]]></Node>
<StgValue><ssdm name="xor_ln99_8"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:137 %xor_ln99_9 = xor i8 %xor_ln99_8, i8 %sbox_load_14

]]></Node>
<StgValue><ssdm name="xor_ln99_9"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:138 %store_ln99 = store i8 %xor_ln99_9, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:139 %xor_ln99_10 = xor i8 %sbox_load_20, i8 %sbox_load_9

]]></Node>
<StgValue><ssdm name="xor_ln99_10"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:140 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:141 %shl_ln50_9 = shl i8 %xor_ln99_10, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_9"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:142 %xor_ln50_9 = xor i8 %shl_ln50_9, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_9"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:143 %select_ln50_9 = select i1 %tmp_19, i8 %xor_ln50_9, i8 %shl_ln50_9

]]></Node>
<StgValue><ssdm name="select_ln50_9"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:144 %xor_ln99_11 = xor i8 %select_ln50_9, i8 %xor_ln98_8

]]></Node>
<StgValue><ssdm name="xor_ln99_11"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:145 %xor_ln99_12 = xor i8 %xor_ln99_11, i8 %sbox_load_9

]]></Node>
<StgValue><ssdm name="xor_ln99_12"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:147 %xor_ln100_10 = xor i8 %sbox_load_15, i8 %sbox_load_20

]]></Node>
<StgValue><ssdm name="xor_ln100_10"/></StgValue>
</operation>

<operation id="329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:148 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="330" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:149 %shl_ln50_10 = shl i8 %xor_ln100_10, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_10"/></StgValue>
</operation>

<operation id="331" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:150 %xor_ln50_10 = xor i8 %shl_ln50_10, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_10"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:151 %select_ln50_10 = select i1 %tmp_20, i8 %xor_ln50_10, i8 %shl_ln50_10

]]></Node>
<StgValue><ssdm name="select_ln50_10"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:152 %xor_ln100_11 = xor i8 %select_ln50_10, i8 %xor_ln98_6

]]></Node>
<StgValue><ssdm name="xor_ln100_11"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:153 %xor_ln100_12 = xor i8 %xor_ln100_11, i8 %sbox_load_15

]]></Node>
<StgValue><ssdm name="xor_ln100_12"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:155 %xor_ln100_13 = xor i8 %sbox_load_15, i8 %sbox_load_14

]]></Node>
<StgValue><ssdm name="xor_ln100_13"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body15.split:156 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:157 %shl_ln50_11 = shl i8 %xor_ln100_13, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln50_11"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:158 %xor_ln50_11 = xor i8 %shl_ln50_11, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln50_11"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body15.split:159 %select_ln50_11 = select i1 %tmp_21, i8 %xor_ln50_11, i8 %shl_ln50_11

]]></Node>
<StgValue><ssdm name="select_ln50_11"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body15.split:160 %xor_ln100_14 = xor i8 %select_ln50_11, i8 %xor_ln98_7

]]></Node>
<StgValue><ssdm name="xor_ln100_14"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="3" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc24:5 %i_5 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:6 %store_ln143 = store i4 %i_5, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="344" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:146 %store_ln99 = store i8 %xor_ln99_12, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:154 %store_ln100 = store i8 %xor_ln100_12, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="2" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body15.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body15.split:161 %store_ln100 = store i8 %xor_ln100_14, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else:1 %call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="768" op_0_bw="776">
<![CDATA[
if.else:2 %ctx_ret1 = extractvalue i776 %call_ret1

]]></Node>
<StgValue><ssdm name="ctx_ret1"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="768">
<![CDATA[
if.else:3 %trunc_ln149 = trunc i768 %ctx_ret1

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="776">
<![CDATA[
if.else:4 %rcon_1 = extractvalue i776 %call_ret1

]]></Node>
<StgValue><ssdm name="rcon_1"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:5 %trunc_ln66_1 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="354" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:6 %xor_ln66_1 = xor i8 %trunc_ln66_1, i8 %xor_ln100_19

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:8 %trunc_ln66_2 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:9 %xor_ln66_2 = xor i8 %trunc_ln66_2, i8 %xor_ln100_17

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:11 %trunc_ln66_3 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:12 %xor_ln66_3 = xor i8 %trunc_ln66_3, i8 %xor_ln99_17

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:14 %trunc_ln66_4 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:15 %xor_ln66_4 = xor i8 %trunc_ln66_4, i8 %xor_ln99_14

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:17 %trunc_ln66_5 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln66_5"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:18 %xor_ln66_5 = xor i8 %trunc_ln66_5, i8 %xor_ln100_14

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:20 %trunc_ln66_6 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln66_6"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:21 %xor_ln66_6 = xor i8 %trunc_ln66_6, i8 %xor_ln100_12

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:23 %trunc_ln66_7 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln66_7"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:24 %xor_ln66_7 = xor i8 %trunc_ln66_7, i8 %xor_ln99_12

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:26 %trunc_ln66_8 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln66_8"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:27 %xor_ln66_8 = xor i8 %trunc_ln66_8, i8 %xor_ln99_9

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:29 %trunc_ln66_9 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln66_9"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:30 %xor_ln66_9 = xor i8 %trunc_ln66_9, i8 %xor_ln100_9

]]></Node>
<StgValue><ssdm name="xor_ln66_9"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:32 %trunc_ln66_10 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln66_10"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:33 %xor_ln66_10 = xor i8 %trunc_ln66_10, i8 %xor_ln100_7

]]></Node>
<StgValue><ssdm name="xor_ln66_10"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:35 %trunc_ln66_11 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln66_11"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:36 %xor_ln66_11 = xor i8 %trunc_ln66_11, i8 %xor_ln99_7

]]></Node>
<StgValue><ssdm name="xor_ln66_11"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:38 %trunc_ln66_12 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln66_12"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:39 %xor_ln66_12 = xor i8 %trunc_ln66_12, i8 %xor_ln99_4

]]></Node>
<StgValue><ssdm name="xor_ln66_12"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:41 %trunc_ln66_13 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln66_13"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:42 %xor_ln66_13 = xor i8 %trunc_ln66_13, i8 %xor_ln100_4

]]></Node>
<StgValue><ssdm name="xor_ln66_13"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:44 %trunc_ln66_14 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln66_14"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:45 %xor_ln66_14 = xor i8 %trunc_ln66_14, i8 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="xor_ln66_14"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:47 %trunc_ln66_15 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_15"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:48 %xor_ln66_15 = xor i8 %trunc_ln66_15, i8 %xor_ln99_2

]]></Node>
<StgValue><ssdm name="xor_ln66_15"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:50 %store_ln149 = store i8 %rcon_1, i8 %rcon

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:51 %store_ln149 = store i768 %ctx_ret1, i768 %ctx10

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
if.else:52 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:1 %xor_ln66 = xor i8 %trunc_ln66_s, i8 %xor_ln100_19

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:4 %xor_ln66_16 = xor i8 %trunc_ln66_16, i8 %xor_ln100_17

]]></Node>
<StgValue><ssdm name="xor_ln66_16"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:7 %xor_ln66_17 = xor i8 %trunc_ln66_17, i8 %xor_ln99_17

]]></Node>
<StgValue><ssdm name="xor_ln66_17"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:10 %xor_ln66_18 = xor i8 %trunc_ln66_18, i8 %xor_ln99_14

]]></Node>
<StgValue><ssdm name="xor_ln66_18"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:13 %xor_ln66_19 = xor i8 %trunc_ln66_19, i8 %xor_ln100_14

]]></Node>
<StgValue><ssdm name="xor_ln66_19"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:16 %xor_ln66_20 = xor i8 %trunc_ln66_20, i8 %xor_ln100_12

]]></Node>
<StgValue><ssdm name="xor_ln66_20"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:19 %xor_ln66_21 = xor i8 %trunc_ln66_21, i8 %xor_ln99_12

]]></Node>
<StgValue><ssdm name="xor_ln66_21"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:22 %xor_ln66_22 = xor i8 %trunc_ln66_22, i8 %xor_ln99_9

]]></Node>
<StgValue><ssdm name="xor_ln66_22"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:25 %xor_ln66_23 = xor i8 %trunc_ln66_23, i8 %xor_ln100_9

]]></Node>
<StgValue><ssdm name="xor_ln66_23"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:28 %xor_ln66_24 = xor i8 %trunc_ln66_24, i8 %xor_ln100_7

]]></Node>
<StgValue><ssdm name="xor_ln66_24"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:31 %xor_ln66_25 = xor i8 %trunc_ln66_25, i8 %xor_ln99_7

]]></Node>
<StgValue><ssdm name="xor_ln66_25"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:34 %xor_ln66_26 = xor i8 %trunc_ln66_26, i8 %xor_ln99_4

]]></Node>
<StgValue><ssdm name="xor_ln66_26"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:37 %xor_ln66_27 = xor i8 %trunc_ln66_27, i8 %xor_ln100_4

]]></Node>
<StgValue><ssdm name="xor_ln66_27"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:40 %xor_ln66_28 = xor i8 %trunc_ln66_28, i8 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="xor_ln66_28"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i36.0:43 %xor_ln66_29 = xor i8 %trunc_ln66_29, i8 %xor_ln99_2

]]></Node>
<StgValue><ssdm name="xor_ln66_29"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="401" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:49 %store_ln66 = store i8 %xor_ln66_15, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:44 %store_ln66 = store i8 %xor_ln66_29, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc24:0 %phi_ln66 = phi i8 %lshr_ln66_31_cast, void %while.body.i36.0, i8 %trunc_ln149, void %if.else

]]></Node>
<StgValue><ssdm name="phi_ln66"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc24:1 %xor_ln66_30 = xor i8 %sbox_load_22, i8 %xor_ln98_2

]]></Node>
<StgValue><ssdm name="xor_ln66_30"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc24:2 %xor_ln66_32 = xor i8 %select_ln50, i8 %phi_ln66

]]></Node>
<StgValue><ssdm name="xor_ln66_32"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc24:3 %xor_ln66_31 = xor i8 %xor_ln66_32, i8 %xor_ln66_30

]]></Node>
<StgValue><ssdm name="xor_ln66_31"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc24:4 %store_ln66 = store i8 %xor_ln66_31, i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
for.inc24:7 %br_ln143 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="409" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:46 %store_ln66 = store i8 %xor_ln66_14, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:41 %store_ln66 = store i8 %xor_ln66_28, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="411" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:16 %store_ln66 = store i8 %xor_ln66_4, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:43 %store_ln66 = store i8 %xor_ln66_13, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:11 %store_ln66 = store i8 %xor_ln66_18, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:38 %store_ln66 = store i8 %xor_ln66_27, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="415" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:19 %store_ln66 = store i8 %xor_ln66_5, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:14 %store_ln66 = store i8 %xor_ln66_19, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="417" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:34 %store_ln66 = store i8 %xor_ln66_10, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:29 %store_ln66 = store i8 %xor_ln66_24, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="419" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:7 %store_ln66 = store i8 %xor_ln66_1, i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="420" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:2 %store_ln66 = store i8 %xor_ln66, i4 %buf_r_addr_14

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="421" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:40 %store_ln66 = store i8 %xor_ln66_12, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:35 %store_ln66 = store i8 %xor_ln66_26, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="423" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:37 %store_ln66 = store i8 %xor_ln66_11, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:32 %store_ln66 = store i8 %xor_ln66_25, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="425" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:28 %store_ln66 = store i8 %xor_ln66_8, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:31 %store_ln66 = store i8 %xor_ln66_9, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:23 %store_ln66 = store i8 %xor_ln66_22, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:26 %store_ln66 = store i8 %xor_ln66_23, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="429" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:22 %store_ln66 = store i8 %xor_ln66_6, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:25 %store_ln66 = store i8 %xor_ln66_7, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:17 %store_ln66 = store i8 %xor_ln66_20, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:20 %store_ln66 = store i8 %xor_ln66_21, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="433" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:10 %store_ln66 = store i8 %xor_ln66_2, i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="434" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:13 %store_ln66 = store i8 %xor_ln66_3, i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:5 %store_ln66 = store i8 %xor_ln66_16, i4 %buf_r_addr_13

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i36.0:8 %store_ln66 = store i8 %xor_ln66_17, i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
