Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 09 11:16:25 2016
| Host         : RDP-SVR01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file difeng_timing_summary_routed.rpt -rpx difeng_timing_summary_routed.rpx
| Design       : difeng
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.712        0.000                      0                  525        0.183        0.000                      0                  525        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.712        0.000                      0                  525        0.183        0.000                      0                  525        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 3.082ns (42.282%)  route 4.207ns (57.718%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  c_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.277    c_reg_reg[27]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.611 r  c_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.611    plusOp[29]
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[29]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    c_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 3.061ns (42.115%)  route 4.207ns (57.885%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  c_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.277    c_reg_reg[27]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.590 r  c_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.590    plusOp[31]
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[31]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    c_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 2.987ns (41.520%)  route 4.207ns (58.480%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  c_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.277    c_reg_reg[27]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.516 r  c_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.516    plusOp[30]
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[30]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    c_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.971ns (41.389%)  route 4.207ns (58.611%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  c_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.277    c_reg_reg[27]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.500 r  c_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.500    plusOp[28]
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  c_reg_reg[28]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    c_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 2.968ns (41.365%)  route 4.207ns (58.635%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.497 r  c_reg_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.497    plusOp[25]
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[25]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    c_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.947ns (41.193%)  route 4.207ns (58.807%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.476 r  c_reg_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.476    plusOp[27]
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[27]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    c_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.873ns (40.578%)  route 4.207ns (59.422%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.402 r  c_reg_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.402    plusOp[26]
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[26]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    c_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.857ns (40.443%)  route 4.207ns (59.557%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  c_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.163    c_reg_reg[23]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.386 r  c_reg_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.386    plusOp[24]
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[24]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    c_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.854ns (40.418%)  route 4.207ns (59.582%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.383 r  c_reg_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.383    plusOp[21]
    SLICE_X4Y83          FDRE                                         r  c_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.596    15.019    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  c_reg_reg[21]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    c_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.833ns (40.240%)  route 4.207ns (59.760%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  state_reg[1]/Q
                         net (fo=13, routed)          1.227     7.027    state[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.295     7.322 r  g[31]_i_12/O
                         net (fo=60, routed)          0.878     8.200    j_out
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  g[7]_i_5/O
                         net (fo=1, routed)           0.658     8.982    g[7]_i_5_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.150     9.132 r  g[7]_i_2/O
                         net (fo=1, routed)           0.848     9.980    g[7]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.384    10.364 r  g[7]_i_1/O
                         net (fo=6, routed)           0.596    10.960    cpu_bus[7]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.346    11.306 r  c_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    11.306    c_reg[7]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.707 r  c_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.707    c_reg_reg[7]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  c_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.821    c_reg_reg[11]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  c_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    c_reg_reg[15]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  c_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.049    c_reg_reg[19]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.362 r  c_reg_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.362    plusOp[23]
    SLICE_X4Y83          FDRE                                         r  c_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.596    15.019    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  c_reg_reg[23]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    c_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  2.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 reset_l_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  reset_l_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  reset_l_tmp_reg/Q
                         net (fo=1, routed)           0.126     1.788    reset_l_tmp
    SLICE_X0Y87          FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 a_bus_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.901%)  route 0.107ns (30.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  a_bus_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  a_bus_reg[19]/Q
                         net (fo=2, routed)           0.107     1.765    a_bus[19]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  c_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.810    c_reg[19]_i_2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.873 r  c_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    plusOp[19]
    SLICE_X4Y82          FDRE                                         r  c_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  c_reg_reg[19]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.105     1.634    c_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 a_bus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.124%)  route 0.109ns (29.876%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  a_bus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  a_bus_reg[12]/Q
                         net (fo=2, routed)           0.109     1.765    a_bus[12]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  c_reg[15]_i_5/O
                         net (fo=1, routed)           0.000     1.810    c_reg[15]_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  c_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    plusOp[12]
    SLICE_X4Y81          FDRE                                         r  c_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  c_reg_reg[12]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.105     1.633    c_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 a_bus_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.305ns (79.426%)  route 0.079ns (20.574%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  a_bus_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  a_bus_reg[8]/Q
                         net (fo=2, routed)           0.079     1.721    a_bus[8]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.177     1.898 r  c_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    plusOp[9]
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[9]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.632    c_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 a_bus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.268ns (68.887%)  route 0.121ns (31.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  a_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  a_bus_reg[2]/Q
                         net (fo=2, routed)           0.121     1.774    a_bus[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.901 r  c_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    plusOp[3]
    SLICE_X4Y78          FDRE                                         r  c_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  c_reg_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.105     1.631    c_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 a_bus_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.265ns (67.966%)  route 0.125ns (32.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  a_bus_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  a_bus_reg[24]/Q
                         net (fo=2, routed)           0.125     1.784    a_bus[24]
    SLICE_X4Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.908 r  c_reg_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    plusOp[25]
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  c_reg_reg[25]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.637    c_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 a_bus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.268ns (68.875%)  route 0.121ns (31.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  a_bus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  a_bus_reg[10]/Q
                         net (fo=2, routed)           0.121     1.776    a_bus[10]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.903 r  c_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    plusOp[11]
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[11]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.632    c_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 a_bus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.265ns (67.619%)  route 0.127ns (32.381%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  a_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  a_bus_reg[0]/Q
                         net (fo=2, routed)           0.127     1.780    a_bus[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.904 r  c_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.904    plusOp[1]
    SLICE_X4Y78          FDRE                                         r  c_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  c_reg_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.105     1.631    c_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 a_bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.327ns (81.720%)  route 0.073ns (18.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  a_bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  a_bus_reg[9]/Q
                         net (fo=2, routed)           0.073     1.715    a_bus[9]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.199     1.914 r  c_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    plusOp[10]
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  c_reg_reg[10]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.632    c_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 a_bus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.292ns (72.806%)  route 0.109ns (27.194%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  a_bus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  a_bus_reg[12]/Q
                         net (fo=2, routed)           0.109     1.765    a_bus[12]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  c_reg[15]_i_5/O
                         net (fo=1, routed)           0.000     1.810    c_reg[15]_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.916 r  c_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.916    plusOp[13]
    SLICE_X4Y81          FDRE                                         r  c_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  c_reg_reg[13]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.105     1.633    c_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     a_bus_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     a_bus_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     a_bus_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     a_bus_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     c_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     c_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     c_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     c_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     f_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     f_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     f_reg[22]/C



