# systemverilog-interface-example
This is an example of using System Verilog interfaces in RTL Design
