Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 24 16:00:07 2022
| Host         : LAPTOP-58SCFF8G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file comparator_4bit_timing_summary_routed.rpt -pb comparator_4bit_timing_summary_routed.pb -rpx comparator_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : comparator_4bit
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            B_greater_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 5.254ns (49.120%)  route 5.442ns (50.880%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 f  a_i_IBUF[2]_inst/O
                         net (fo=3, routed)           2.273     3.755    a_i_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.124     3.879 r  B_greater_A_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.586     4.465    B_greater_A_o_OBUF_inst_i_2_n_0
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.589 r  B_greater_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.583     7.172    B_greater_A_o_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    10.696 r  B_greater_A_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.696    B_greater_A_o
    H17                                                               r  B_greater_A_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            B_equals_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 5.501ns (52.041%)  route 5.069ns (47.959%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  a_i_IBUF[2]_inst/O
                         net (fo=3, routed)           2.281     3.762    a_i_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.124     3.886 r  B_equals_A_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.647     4.533    B_equals_A_o_OBUF_inst_i_2_n_0
    SLICE_X0Y38          LUT3 (Prop_lut3_I2_O)        0.150     4.683 r  B_equals_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.141     6.825    B_equals_A_o_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.745    10.570 r  B_equals_A_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.570    B_equals_A_o
    K15                                                               r  B_equals_A_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            B_less_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 5.263ns (50.236%)  route 5.213ns (49.764%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  a_i_IBUF[2]_inst/O
                         net (fo=3, routed)           2.069     3.550    a_i_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  B_less_A_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.638     4.313    B_less_A_o_OBUF_inst_i_2_n_0
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.124     4.437 r  B_less_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.506     6.943    B_less_A_o_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.533    10.476 r  B_less_A_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.476    B_less_A_o
    J13                                                               r  B_less_A_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_i[3]
                            (input port)
  Destination:            B_less_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.532ns (59.700%)  route 1.034ns (40.300%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  a_i[3] (IN)
                         net (fo=0)                   0.000     0.000    a_i[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_i_IBUF[3]_inst/O
                         net (fo=3, routed)           0.353     0.606    a_i_IBUF[3]
    SLICE_X0Y38          LUT3 (Prop_lut3_I2_O)        0.045     0.651 r  B_less_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.681     1.332    B_less_A_o_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.566 r  B_less_A_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.566    B_less_A_o
    J13                                                               r  B_less_A_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[3]
                            (input port)
  Destination:            B_equals_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.607ns (61.559%)  route 1.003ns (38.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  a_i[3] (IN)
                         net (fo=0)                   0.000     0.000    a_i[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_i_IBUF[3]_inst/O
                         net (fo=3, routed)           0.453     0.706    a_i_IBUF[3]
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.048     0.754 r  B_equals_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.550     1.304    B_equals_A_o_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.306     2.610 r  B_equals_A_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.610    B_equals_A_o
    K15                                                               r  B_equals_A_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[3]
                            (input port)
  Destination:            B_greater_A_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.523ns (56.460%)  route 1.175ns (43.540%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  a_i[3] (IN)
                         net (fo=0)                   0.000     0.000    a_i[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  a_i_IBUF[3]_inst/O
                         net (fo=3, routed)           0.453     0.706    a_i_IBUF[3]
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.045     0.751 r  B_greater_A_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.722     1.473    B_greater_A_o_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.698 r  B_greater_A_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.698    B_greater_A_o
    H17                                                               r  B_greater_A_o (OUT)
  -------------------------------------------------------------------    -------------------





