{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651385618793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651385618794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 02:13:38 2022 " "Processing started: Sun May  1 02:13:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651385618794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651385618794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651385618794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651385619270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651385619270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bdf_type " "Found design unit 1: datapath-bdf_type" {  } { { "datapath.vhd" "" { Text "C:/cpu/datapath.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627832 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/cpu/datapath.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-bdf_type " "Found design unit 1: control_unit-bdf_type" {  } { { "control_unit.vhd" "" { Text "C:/cpu/control_unit.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627834 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/cpu/control_unit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_control-rtl " "Found design unit 1: shift_control-rtl" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627836 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_control " "Found entity 1: shift_control" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-rtl " "Found design unit 1: sequencer-rtl" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627838 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/cpu/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627840 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/cpu/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "program_counter.vhd" "" { Text "C:/cpu/program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627842 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/cpu/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-Rtl " "Found design unit 1: memory_interface-Rtl" {  } { { "memory_interface.vhd" "" { Text "C:/cpu/memory_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627844 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/cpu/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/cpu/instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627846 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/cpu/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signals_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_signals_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_signals_logic-rtl " "Found design unit 1: control_signals_logic-rtl" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627848 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_signals_logic " "Found entity 1: control_signals_logic" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_logic-rtl " "Found design unit 1: con_logic-rtl" {  } { { "con_logic.vhd" "" { Text "C:/cpu/con_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627850 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_logic " "Found entity 1: con_logic" {  } { { "con_logic.vhd" "" { Text "C:/cpu/con_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "C:/cpu/alu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/cpu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-bdf_type " "Found design unit 1: cpu-bdf_type" {  } { { "cpu.vhd" "" { Text "C:/cpu/cpu.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627853 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/cpu/cpu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651385627853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651385627853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651385627907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:b2v_inst " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:b2v_inst\"" {  } { { "cpu.vhd" "b2v_inst" { Text "C:/cpu/cpu.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385627916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:b2v_inst5 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:b2v_inst5\"" {  } { { "cpu.vhd" "b2v_inst5" { Text "C:/cpu/cpu.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385627926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer control_unit:b2v_inst5\|sequencer:b2v_inst " "Elaborating entity \"sequencer\" for hierarchy \"control_unit:b2v_inst5\|sequencer:b2v_inst\"" {  } { { "control_unit.vhd" "b2v_inst" { Text "C:/cpu/control_unit.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385627935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ireq sequencer.vhd(97) " "VHDL Process Statement warning at sequencer.vhd(97): signal \"ireq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1651385627946 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ie sequencer.vhd(97) " "VHDL Process Statement warning at sequencer.vhd(97): signal \"ie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1651385627947 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_counter sequencer.vhd(97) " "VHDL Process Statement warning at sequencer.vhd(97): signal \"t_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1651385627947 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_counter sequencer.vhd(118) " "VHDL Process Statement warning at sequencer.vhd(118): signal \"t_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1651385627947 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iack_internal sequencer.vhd(128) " "VHDL Process Statement warning at sequencer.vhd(128): inferring latch(es) for signal or variable \"iack_internal\", which holds its previous value in one or more paths through the process" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1651385627947 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iack_internal sequencer.vhd(128) " "Inferred latch for \"iack_internal\" at sequencer.vhd(128)" {  } { { "sequencer.vhd" "" { Text "C:/cpu/sequencer.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651385627947 "|cpu|control_unit:b2v_inst5|sequencer:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_control control_unit:b2v_inst5\|shift_control:b2v_inst2 " "Elaborating entity \"shift_control\" for hierarchy \"control_unit:b2v_inst5\|shift_control:b2v_inst2\"" {  } { { "control_unit.vhd" "b2v_inst2" { Text "C:/cpu/control_unit.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385627947 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_counter_next shift_control.vhd(32) " "VHDL Process Statement warning at shift_control.vhd(32): inferring latch(es) for signal or variable \"n_counter_next\", which holds its previous value in one or more paths through the process" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_counter_next\[0\] shift_control.vhd(32) " "Inferred latch for \"n_counter_next\[0\]\" at shift_control.vhd(32)" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_counter_next\[1\] shift_control.vhd(32) " "Inferred latch for \"n_counter_next\[1\]\" at shift_control.vhd(32)" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_counter_next\[2\] shift_control.vhd(32) " "Inferred latch for \"n_counter_next\[2\]\" at shift_control.vhd(32)" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_counter_next\[3\] shift_control.vhd(32) " "Inferred latch for \"n_counter_next\[3\]\" at shift_control.vhd(32)" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_counter_next\[4\] shift_control.vhd(32) " "Inferred latch for \"n_counter_next\[4\]\" at shift_control.vhd(32)" {  } { { "shift_control.vhd" "" { Text "C:/cpu/shift_control.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651385627959 "|cpu|control_unit:b2v_inst|shift_control:b2v_shift_control_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_logic control_unit:b2v_inst5\|con_logic:b2v_inst3 " "Elaborating entity \"con_logic\" for hierarchy \"control_unit:b2v_inst5\|con_logic:b2v_inst3\"" {  } { { "control_unit.vhd" "b2v_inst3" { Text "C:/cpu/control_unit.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385627959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals_logic control_unit:b2v_inst5\|control_signals_logic:b2v_inst4 " "Elaborating entity \"control_signals_logic\" for hierarchy \"control_unit:b2v_inst5\|control_signals_logic:b2v_inst4\"" {  } { { "control_unit.vhd" "b2v_inst4" { Text "C:/cpu/control_unit.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628005 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "een control_signals_logic.vhd(123) " "VHDL Process Statement warning at control_signals_logic.vhd(123): inferring latch(es) for signal or variable \"een\", which holds its previous value in one or more paths through the process" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1651385628010 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edi control_signals_logic.vhd(123) " "VHDL Process Statement warning at control_signals_logic.vhd(123): inferring latch(es) for signal or variable \"edi\", which holds its previous value in one or more paths through the process" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1651385628010 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfi control_signals_logic.vhd(123) " "VHDL Process Statement warning at control_signals_logic.vhd(123): inferring latch(es) for signal or variable \"rfi\", which holds its previous value in one or more paths through the process" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1651385628010 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfi control_signals_logic.vhd(123) " "Inferred latch for \"rfi\" at control_signals_logic.vhd(123)" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651385628011 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edi control_signals_logic.vhd(123) " "Inferred latch for \"edi\" at control_signals_logic.vhd(123)" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651385628011 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "een control_signals_logic.vhd(123) " "Inferred latch for \"een\" at control_signals_logic.vhd(123)" {  } { { "control_signals_logic.vhd" "" { Text "C:/cpu/control_signals_logic.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651385628011 "|cpu|control_unit:b2v_inst5|control_signals_logic:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:b2v_inst6 " "Elaborating entity \"datapath\" for hierarchy \"datapath:b2v_inst6\"" {  } { { "cpu.vhd" "b2v_inst6" { Text "C:/cpu/cpu.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:b2v_inst6\|register_file:b2v_inst " "Elaborating entity \"register_file\" for hierarchy \"datapath:b2v_inst6\|register_file:b2v_inst\"" {  } { { "datapath.vhd" "b2v_inst" { Text "C:/cpu/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhd(41) " "VHDL Process Statement warning at register_file.vhd(41): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/cpu/register_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651385628075 "|cpu|datapath:b2v_inst6|register_file:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhd(45) " "VHDL Process Statement warning at register_file.vhd(45): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/cpu/register_file.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651385628075 "|cpu|datapath:b2v_inst6|register_file:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:b2v_inst6\|instruction_register:b2v_inst2 " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:b2v_inst6\|instruction_register:b2v_inst2\"" {  } { { "datapath.vhd" "b2v_inst2" { Text "C:/cpu/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:b2v_inst6\|program_counter:b2v_inst3 " "Elaborating entity \"program_counter\" for hierarchy \"datapath:b2v_inst6\|program_counter:b2v_inst3\"" {  } { { "datapath.vhd" "b2v_inst3" { Text "C:/cpu/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_contents program_counter.vhd(44) " "VHDL Process Statement warning at program_counter.vhd(44): signal \"register_contents\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "C:/cpu/program_counter.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1651385628086 "|cpu|datapath:b2v_inst6|program_counter:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:b2v_inst6\|alu:b2v_inst4 " "Elaborating entity \"alu\" for hierarchy \"datapath:b2v_inst6\|alu:b2v_inst4\"" {  } { { "datapath.vhd" "b2v_inst4" { Text "C:/cpu/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651385628096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain alu.vhd(42) " "VHDL Process Statement warning at alu.vhd(42): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/cpu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651385628114 "|cpu|datapath:b2v_inst6|alu:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin alu.vhd(86) " "VHDL Process Statement warning at alu.vhd(86): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/cpu/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651385628114 "|cpu|datapath:b2v_inst6|alu:b2v_inst2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651385628348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 02:13:48 2022 " "Processing ended: Sun May  1 02:13:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651385628348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651385628348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651385628348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651385628348 ""}
