{
    "outputs": [
      "alu_out"
    ],
    "bit_outputs": [
      
    ],
    "input_width": 16,
    "enable_input_regs": false,
    "enable_output_regs": false,
    "modules": [
        {
            "id": "mul_out",
            "type": "mul",
            "in0": "in0",
            "in1": "in1"
        },
        {
            "id": "alu_out",
            "type": "alu",
            "in0": "reg_out",
            "in1": "in2"
        },
        {
            "id": "reg_out",
            "type": "reg",
            "in": "mul_out"
        }
    ]
}
  