--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\xilinxise\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml crcENandDEC.twx crcENandDEC.ncd -o crcENandDEC.twr
crcENandDEC.pcf

Design file:              crcENandDEC.ncd
Physical constraint file: crcENandDEC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cl
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
DECorEN           |    4.848(R)|      SLOW  |   -0.954(R)|      FAST  |cl_BUFGP          |   0.000|
in<0>             |    3.328(R)|      SLOW  |   -0.397(R)|      SLOW  |cl_BUFGP          |   0.000|
in<1>             |    3.096(R)|      SLOW  |   -0.567(R)|      SLOW  |cl_BUFGP          |   0.000|
in<2>             |    2.774(R)|      SLOW  |    0.246(R)|      SLOW  |cl_BUFGP          |   0.000|
in<3>             |    2.516(R)|      SLOW  |    0.403(R)|      SLOW  |cl_BUFGP          |   0.000|
in<4>             |    2.636(R)|      SLOW  |    0.027(R)|      SLOW  |cl_BUFGP          |   0.000|
in<5>             |    2.063(R)|      SLOW  |    0.051(R)|      SLOW  |cl_BUFGP          |   0.000|
in<6>             |    2.465(R)|      SLOW  |   -0.519(R)|      SLOW  |cl_BUFGP          |   0.000|
in<7>             |    3.014(R)|      SLOW  |   -0.180(R)|      SLOW  |cl_BUFGP          |   0.000|
selectinputkind<0>|    4.626(R)|      SLOW  |   -1.126(R)|      FAST  |cl_BUFGP          |   0.000|
selectinputkind<1>|    4.492(R)|      SLOW  |   -0.913(R)|      FAST  |cl_BUFGP          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
DECorEN           |    7.054(R)|      SLOW  |   -0.241(R)|      SLOW  |clk_BUFGP         |   0.000|
selectinputkind<0>|    6.869(R)|      SLOW  |   -0.202(R)|      SLOW  |clk_BUFGP         |   0.000|
selectinputkind<1>|    6.100(R)|      SLOW  |   -0.358(R)|      SLOW  |clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |         7.454(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |         7.382(R)|      SLOW  |         3.865(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |         7.426(R)|      SLOW  |         3.914(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |         7.368(R)|      SLOW  |         3.897(R)|      FAST  |clk_BUFGP         |   0.000|
out<4>      |         7.343(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
out<5>      |         7.343(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
out<6>      |         7.458(R)|      SLOW  |         3.966(R)|      FAST  |clk_BUFGP         |   0.000|
out<7>      |         7.400(R)|      SLOW  |         3.949(R)|      FAST  |clk_BUFGP         |   0.000|
out<8>      |         7.367(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
out<9>      |         7.367(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock cl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |    2.717|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |    4.023|         |         |         |
clk            |    6.290|         |         |         |
rst            |    5.469|    9.913|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.059|         |
rst            |         |         |    0.911|    0.911|
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 22 12:59:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



