{
  "name": "core_arch::x86::fxsr::_fxsave",
  "safe": false,
  "callees": {
    "core_arch::x86::fxsr::fxsave": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::fxsr::_fxsave"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/fxsr.rs:30:1: 32:2",
  "src": "pub unsafe fn _fxsave(mem_addr: *mut u8) {\n    fxsave(mem_addr)\n}",
  "mir": "fn core_arch::x86::fxsr::_fxsave(_1: *mut u8) -> () {\n    let mut _0: ();\n    debug mem_addr => _1;\n    bb0: {\n        _0 = core_arch::x86::fxsr::fxsave(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Saves the `x87` FPU, `MMX` technology, `XMM`, and `MXCSR` registers to the\n 512-byte-long 16-byte-aligned memory region `mem_addr`.\n\n A misaligned destination operand raises a general-protection (#GP) or an\n alignment check exception (#AC).\n\n See [`FXSAVE`][fxsave] and [`FXRSTOR`][fxrstor].\n\n [fxsave]: http://www.felixcloutier.com/x86/FXSAVE.html\n [fxrstor]: http://www.felixcloutier.com/x86/FXRSTOR.html\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_fxsave)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}