i<>.\src\HDL_Source\Verilog\MAC_PKG.v
i<>.\src\HDL_Source\Verilog\TEST.v
i<>.\src\HDL_Source\Verilog\MAC.v
i<>.\src\TestBench\MAC_TB.v
