// Seed: 3308891858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_6 = 1;
  wire id_7;
endmodule
module module_1 ();
  assign #1 id_1 = 1;
  id_2(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_1), .id_4(1), .id_5(1'd0), .id_6(1), .id_7(1'b0)
  );
  wire id_3;
  module_0(
      id_3, id_3, id_1, id_1, id_3
  );
endmodule
