

================================================================
== Vitis HLS Report for 'jacobi2d'
================================================================
* Date:           Sat Apr  8 12:07:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        jacobi2d
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  411914534913|  411914534913|  4.1e+03 sec|  4.1e+03 sec|  411914534914|  411914534914|       no|
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                             |                                                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                           Instance                          |                       Module                      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_jacobi2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_62  |jacobi2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3  |  50282534|  50282534|  0.503 sec|  0.503 sec|  50282534|  50282534|       no|
        |grp_jacobi2d_Pipeline_VITIS_LOOP_54_4_VITIS_LOOP_55_5_fu_71  |jacobi2d_Pipeline_VITIS_LOOP_54_4_VITIS_LOOP_55_5  |  50282534|  50282534|  0.503 sec|  0.503 sec|  50282534|  50282534|       no|
        +-------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +-------------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |                   |       Latency (cycles)      | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |      min     |      max     |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |  411914534912|  411914534912|  100565072|          -|          -|  4096|        no|
        +-------------------+--------------+--------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    7|    2226|   2335|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    258|    -|
|Register         |        -|    -|      52|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    2278|   2619|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                                                 |ctrl_s_axi                                         |        0|   0|   74|  104|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U9                            |fadd_32ns_32ns_32_5_full_dsp_1                     |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10                           |fadd_32ns_32ns_32_5_full_dsp_1                     |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11                            |fmul_32ns_32ns_32_4_max_dsp_1                      |        0|   3|  143|  321|    0|
    |grp_jacobi2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_62  |jacobi2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3  |        0|   0|  787|  565|    0|
    |grp_jacobi2d_Pipeline_VITIS_LOOP_54_4_VITIS_LOOP_55_5_fu_71  |jacobi2d_Pipeline_VITIS_LOOP_54_4_VITIS_LOOP_55_5  |        0|   0|  812|  565|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                   |        0|   7| 2226| 2335|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |v3_2_fu_94_p2       |         +|   0|  0|  14|          13|           1|
    |icmp_ln37_fu_88_p2  |      icmp|   0|  0|  12|          13|          14|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          26|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |grp_fu_121_ce  |  14|          3|    1|          3|
    |grp_fu_121_p0  |  14|          3|   32|         96|
    |grp_fu_121_p1  |  14|          3|   32|         96|
    |grp_fu_125_ce  |  14|          3|    1|          3|
    |grp_fu_125_p0  |  14|          3|   32|         96|
    |grp_fu_125_p1  |  14|          3|   32|         96|
    |grp_fu_129_ce  |  14|          3|    1|          3|
    |grp_fu_129_p0  |  14|          3|   32|         96|
    |grp_fu_129_p1  |  14|          3|   32|         96|
    |v1_Addr_A      |  14|          3|   32|         96|
    |v1_EN_A        |  14|          3|    1|          3|
    |v1_EN_B        |   9|          2|    1|          2|
    |v1_WEN_A       |   9|          2|    4|          8|
    |v2_Addr_A      |  14|          3|   32|         96|
    |v2_EN_A        |  14|          3|    1|          3|
    |v2_EN_B        |   9|          2|    1|          2|
    |v2_WEN_A       |   9|          2|    4|          8|
    |v3_fu_52       |   9|          2|   13|         26|
    +---------------+----+-----------+-----+-----------+
    |Total          | 258|         55|  285|        835|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   5|   0|    5|          0|
    |grp_jacobi2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |grp_jacobi2d_Pipeline_VITIS_LOOP_54_4_VITIS_LOOP_55_5_fu_71_ap_start_reg  |   1|   0|    1|          0|
    |v0_read_reg_112                                                           |  32|   0|   32|          0|
    |v3_fu_52                                                                  |  13|   0|   13|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  52|   0|   52|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|      jacobi2d|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      jacobi2d|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|      jacobi2d|  return value|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v1_Addr_B           |  out|   32|        bram|            v1|         array|
|v1_EN_B             |  out|    1|        bram|            v1|         array|
|v1_WEN_B            |  out|    4|        bram|            v1|         array|
|v1_Din_B            |  out|   32|        bram|            v1|         array|
|v1_Dout_B           |   in|   32|        bram|            v1|         array|
|v1_Clk_B            |  out|    1|        bram|            v1|         array|
|v1_Rst_B            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

