INFO: [VRFC 10-163] Analyzing VHDL file "F:/UNI_STUFF/FPGA/PDP-8/PDP-8.srcs/sim_1/new/memory_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_tb'
