\hypertarget{processor_8h_source}{}\doxysection{processor.\+h}
\label{processor_8h_source}\index{architectures/harvard\_implementation/include/processor.h@{architectures/harvard\_implementation/include/processor.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef PROCESSOR\_H}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define PROCESSOR\_H}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#include "{}instructionMemory.h"{}}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#include "{}register.h"{}}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#include "{}riscvInstruction.h"{}}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#include "{}dataMemory.h"{}}}
\DoxyCodeLine{8 \textcolor{preprocessor}{\#include "{}controlUnit.h"{}}}
\DoxyCodeLine{9 \textcolor{preprocessor}{\#include "{}ioPeripheral.h"{}}}
\DoxyCodeLine{10 }
\DoxyCodeLine{11 \textcolor{preprocessor}{\#include <string>}}
\DoxyCodeLine{12 }
\DoxyCodeLine{13 \textcolor{keyword}{namespace }riscv\_emulator \{}
\DoxyCodeLine{14 }
\DoxyCodeLine{18 \textcolor{keyword}{class }\mbox{\hyperlink{classriscv__emulator_1_1_processor}{Processor}} \{}
\DoxyCodeLine{19     \textcolor{comment}{// strictly speaking, a struct should probably be used here since everything is public, but classes have been used for everything else, so we'll stick with a class}}
\DoxyCodeLine{20     \textcolor{keyword}{public}:}
\DoxyCodeLine{21         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}} processorCtrl;}
\DoxyCodeLine{22         \mbox{\hyperlink{classriscv__emulator_1_1_instruction_memory}{InstructionMemory}} instrMem;}
\DoxyCodeLine{23         \mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{DataMemory}} dataMem;}
\DoxyCodeLine{24         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} pc;}
\DoxyCodeLine{25         \textcolor{comment}{// TODO: find a way to hold the zero register value as a hardwired zero. Simple solution would be to drive the contents to zero at the beginning and end of each processor cycle.}}
\DoxyCodeLine{26         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} registers[32]; \textcolor{comment}{// holds all registers other than the pc, including the zero register}}
\DoxyCodeLine{27         \mbox{\hyperlink{classriscv__emulator_1_1_io_peripheral}{IoPeripheral}} processor\_io;}
\DoxyCodeLine{28 }
\DoxyCodeLine{32         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_processor_a4fc1bede26a0ef35e1da219966a98a7d}{run\_processor}}();}
\DoxyCodeLine{36         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_processor_a5dd664295d7afd21a7c685ef23e35a70}{load\_instructions\_from\_file}}(std::string filename);}
\DoxyCodeLine{37 }
\DoxyCodeLine{38         \mbox{\hyperlink{classriscv__emulator_1_1_processor}{Processor}}();}
\DoxyCodeLine{39 \};}
\DoxyCodeLine{40 }
\DoxyCodeLine{41 \} \textcolor{comment}{// namespace riscv\_emulator}}
\DoxyCodeLine{42 }
\DoxyCodeLine{43 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
