//Testbench 
module mux16x1_test; 
 reg [0:15] in; 
 reg [0:3] sel; 
 wire out; 
 mux16x1 uut(in,sel,out); 
 initial 
 begin 
 $monitor("in=%b | sel=%b | out=%b",in,sel,out); 
 end 
 initial 
 begin 
 in=16'b1000000000000000; sel=4'b0000; 
 #10 in=16'b0100000000000000; sel=4'b0001; 
 #10 in=16'b0010000000000000; sel=4'b0010; 
 #10 in=16'b0001000000000000; sel=4'b0011; 
 #10 in=16'b0000100000000000; sel=4'b0100; 
 #10 in=16'b0000010000000000; sel=4'b0101; 
 #10 in=16'b0000001000000000; sel=4'b0110; 
 #10 in=16'b0000000100000000; sel=4'b0111; 
 #10 in=16'b0000000010000000; sel=4'b1000; 
 #10 in=16'b0000000001000000; sel=4'b1001; 
 #10 in=16'b0000000000100000; sel=4'b1010; 
 #10 in=16'b0000000000010000; sel=4'b1011; 
 #10 in=16'b0000000000001000; sel=4'b1100; 
 #10 in=16'b0000000000000100; sel=4'b1101; 
 #10 in=16'b0000000000000010; sel=4'b1110; 
 #10 in=16'b0000000000000001; sel=4'b1111; 
 #10 $finish; 
 end 
endmodule 
