
---------- Begin Simulation Statistics ----------
final_tick                               712838117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75319                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701736                       # Number of bytes of host memory used
host_op_rate                                    75544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9041.59                       # Real time elapsed on the host
host_tick_rate                               78839894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681002793                       # Number of instructions simulated
sim_ops                                     683040396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.712838                       # Number of seconds simulated
sim_ticks                                712838117000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.662797                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85304579                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100758045                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8743375                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132708596                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13757824                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13884242                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          126418                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170256617                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083349                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5571273                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151191168                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22783864                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       78497068                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623610790                       # Number of instructions committed
system.cpu0.commit.committedOps             624630282                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1147462862                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544358                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389568                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    868061032     75.65%     75.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159878401     13.93%     89.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42338512      3.69%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32068807      2.79%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14563731      1.27%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4721439      0.41%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1594127      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1452949      0.13%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22783864      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1147462862                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130019                       # Number of function calls committed.
system.cpu0.commit.int_insts                604926422                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190146778                       # Number of loads committed
system.cpu0.commit.membars                    2037592                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037598      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347090150     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191164977     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78394930     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624630282                       # Class of committed instruction
system.cpu0.commit.refs                     269559935                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623610790                       # Number of Instructions Simulated
system.cpu0.committedOps                    624630282                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.267960                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.267960                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            246844014                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3179650                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83583500                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             715692907                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               407443133                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                496773946                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5580023                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9708951                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4639077                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170256617                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127581343                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    743623521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3078222                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     734522932                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 293                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1040                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17504506                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120380                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408902956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99062403                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519345                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1161280193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877503                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               631937439     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               395560271     34.06%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                82771240      7.13%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38304673      3.30%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6525905      0.56%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4685831      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  473416      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018453      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2965      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1161280193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      253044129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5642963                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               160521299                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.489873                       # Inst execution rate
system.cpu0.iew.exec_refs                   312341607                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  93034252                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              179547123                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219208636                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021161                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2533209                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            95801422                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          703102334                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            219307355                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4767459                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            692839400                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                878801                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13781935                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5580023                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16007988                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       319900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16607274                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8988                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9772                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4209331                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29061858                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     16388254                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9772                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       692822                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4950141                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                304134100                       # num instructions consuming a value
system.cpu0.iew.wb_count                    684446887                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836089                       # average fanout of values written-back
system.cpu0.iew.wb_producers                254283209                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.483939                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     684516243                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               853832165                       # number of integer regfile reads
system.cpu0.int_regfile_writes              436944347                       # number of integer regfile writes
system.cpu0.ipc                              0.440925                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.440925                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038598      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            375639168     53.85%     54.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4406371      0.63%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542686      0.22%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           221499528     31.75%     86.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           92480458     13.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             697606860                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2673381                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003832                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 480052     17.96%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2442      0.09%     18.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 441814     16.53%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1506086     56.34%     90.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               242983      9.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             698241588                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2559351475                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    684446836                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        781583385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 700043247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                697606860                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059087                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       78471967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           184288                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           594                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20189419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1161280193                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853416                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          667805547     57.51%     57.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          339837893     29.26%     86.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          121426770     10.46%     97.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20728889      1.79%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7717809      0.66%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1408552      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1844637      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             333826      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             176270      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1161280193                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.493244                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13197740                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6358416                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219208636                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           95801422                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1414324322                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11996648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              204071066                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399035796                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7521533                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               414238761                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17499761                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22793                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            879101379                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             711757221                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          456749223                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                493771567                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18024521                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5580023                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43523375                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57713359                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       879101335                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95401                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2857                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18328949                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2846                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1827795415                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1420085762                       # The number of ROB writes
system.cpu0.timesIdled                       12773603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.818168                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6881153                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9449775                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1010861                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10271076                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            790440                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         956261                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          165821                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12610173                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10085                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017936                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           576511                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10115091                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2706775                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6956673                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57392003                       # Number of instructions committed
system.cpu1.commit.committedOps              58410114                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    245918843                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.237518                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.046090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    224876098     91.44%     91.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9787098      3.98%     95.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3735831      1.52%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1986967      0.81%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1351899      0.55%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       874632      0.36%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       441304      0.18%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       158239      0.06%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2706775      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    245918843                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442980                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55974196                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14461266                       # Number of loads committed
system.cpu1.commit.membars                    2035995                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035995      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34548141     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15479202     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605284      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58410114                       # Class of committed instruction
system.cpu1.commit.refs                      21084498                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57392003                       # Number of Instructions Simulated
system.cpu1.committedOps                     58410114                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.322399                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.322399                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            205794456                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               441647                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6450007                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              68523349                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8881154                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29255287                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                576809                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               896833                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2665879                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12610173                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9032350                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    235940484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94100                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      71041565                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2022318                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050833                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10221941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7671593                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286376                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         247173585                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.749152                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               201790488     81.64%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29223280     11.82%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9967177      4.03%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3725182      1.51%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1066409      0.43%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  945088      0.38%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455737      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           247173585                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         897528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              615780                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11013968                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.253714                       # Inst execution rate
system.cpu1.iew.exec_refs                    22543746                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6805235                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              170470883                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15784997                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018596                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           767368                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7034137                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65357606                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15738511                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           655297                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62939115                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                793951                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4204192                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                576809                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6335364                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          781149                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6522                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          410                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1323731                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       410905                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           332                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79910                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        535870                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37317218                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62422443                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818650                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30549752                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.251631                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62451334                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80202342                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44365756                       # number of integer regfile writes
system.cpu1.ipc                              0.231353                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.231353                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036092      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38133062     59.96%     63.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248054      0.39%     63.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493625      0.78%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16872705     26.53%     90.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5810862      9.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63594412                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1996522                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031395                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 293755     14.71%     14.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5261      0.26%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 443973     22.24%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     37.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1093828     54.79%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               159701      8.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63554826                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376485023                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62422431                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72305369                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  62302871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63594412                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054735                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6947491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           126120                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3506515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    247173585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.257286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.741151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          208095566     84.19%     84.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25504593     10.32%     94.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8075130      3.27%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2086327      0.84%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2330879      0.94%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             448077      0.18%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             378009      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             191409      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              63595      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      247173585                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.256356                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6762540                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1118585                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15784997                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7034137                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     97                       # number of misc regfile reads
system.cpu1.numCycles                       248071113                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1177588391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              184327366                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41368043                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7251881                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10439828                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2712295                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19786                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             86658129                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67590629                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48347680                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29849613                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11724873                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                576809                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21962160                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6979637                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        86658117                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17809                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               611                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14399599                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   308578634                       # The number of ROB reads
system.cpu1.rob.rob_writes                  131991478                       # The number of ROB writes
system.cpu1.timesIdled                          40945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6940402                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4432108                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15207710                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              72009                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2250747                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9701552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19354136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1119367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       119234                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36223268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6747805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72422944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6867039                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7840316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2180930                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7471547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1860476                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1860473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7840319                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29054925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29054925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    760430016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               760430016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9701659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9701659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9701659                       # Request fanout histogram
system.membus.respLayer1.occupancy        50597560768                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30343299780                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   712838117000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   712838117000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    999721166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1296954388.682912                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       157000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3402106000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   706839790000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5998327000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    111817939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       111817939                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    111817939                       # number of overall hits
system.cpu0.icache.overall_hits::total      111817939                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15763403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15763403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15763403                       # number of overall misses
system.cpu0.icache.overall_misses::total     15763403                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 320640162996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 320640162996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 320640162996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 320640162996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127581342                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127581342                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127581342                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127581342                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.123556                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.123556                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.123556                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.123556                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20340.795893                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20340.795893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20340.795893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20340.795893                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2295                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.307692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14183189                       # number of writebacks
system.cpu0.icache.writebacks::total         14183189                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1580180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1580180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1580180                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1580180                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14183223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14183223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14183223                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14183223                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 277519629496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 277519629496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 277519629496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 277519629496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111170                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111170                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111170                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111170                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19566.753586                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19566.753586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19566.753586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19566.753586                       # average overall mshr miss latency
system.cpu0.icache.replacements              14183189                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    111817939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      111817939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15763403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15763403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 320640162996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 320640162996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127581342                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127581342                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.123556                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.123556                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20340.795893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20340.795893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1580180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1580180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14183223                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14183223                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 277519629496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 277519629496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111170                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111170                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19566.753586                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19566.753586                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          126001063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14183190                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.883831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        269345906                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       269345906                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238205354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238205354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238205354                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238205354                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37688303                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37688303                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37688303                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37688303                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1200217135700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1200217135700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1200217135700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1200217135700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    275893657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    275893657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    275893657                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    275893657                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136604                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136604                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31845.878964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31845.878964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31845.878964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31845.878964                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14835856                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        64711                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           721971                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1168                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.549102                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.403253                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20565965                       # number of writebacks
system.cpu0.dcache.writebacks::total         20565965                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17518157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17518157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17518157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17518157                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20170146                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20170146                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20170146                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20170146                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481427207869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481427207869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481427207869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481427207869                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073108                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073108                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073108                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23868.305558                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23868.305558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23868.305558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23868.305558                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20565965                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    174816908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      174816908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22683644                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22683644                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 712597092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 712597092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197500552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197500552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31414.577481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31414.577481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7802336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7802336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14881308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14881308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 347635146000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 347635146000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23360.523551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23360.523551                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63388446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63388446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15004659                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15004659                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 487620043700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 487620043700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78393105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78393105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.191403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.191403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32497.909063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32497.909063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9715821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9715821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5288838                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5288838                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133792061869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133792061869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25297.061825                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25297.061825                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1088                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1088                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          807                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          807                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5952500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5952500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.425858                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.425858                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7376.084263                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7376.084263                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          798                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          798                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004749                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004749                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 54944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       705500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       705500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086319                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086319                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4437.106918                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4437.106918                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       546500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       546500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086319                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086319                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3437.106918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3437.106918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610370                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610370                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407837                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407837                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32738944500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32738944500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400544                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400544                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80274.581512                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80274.581512                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407837                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407837                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32331107500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32331107500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400544                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400544                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79274.581512                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79274.581512                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.978532                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          259396793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20577687                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.605731                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.978532                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        574408921                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       574408921                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12717111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17488962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213462                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30468467                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12717111                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17488962                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48932                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213462                       # number of overall hits
system.l2.overall_hits::total                30468467                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1466110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3075910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1181263                       # number of demand (read+write) misses
system.l2.demand_misses::total                5727666                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1466110                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3075910                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4383                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1181263                       # number of overall misses
system.l2.overall_misses::total               5727666                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 119610343996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 278528408457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    401780994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 122124304134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     520664837581                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 119610343996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 278528408457                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    401780994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 122124304134                       # number of overall miss cycles
system.l2.overall_miss_latency::total    520664837581                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14183221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20564872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1394725                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36196133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14183221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20564872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1394725                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36196133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.149571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.082210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.846950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.149571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.082210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.846950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81583.471906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90551.546845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91668.034223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103384.516517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90903.491506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81583.471906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90551.546845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91668.034223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103384.516517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90903.491506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             435899                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14638                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.778590                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3862534                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2180931                       # number of writebacks
system.l2.writebacks::total                   2180931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          97966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106714                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         97966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106714                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1466103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2977944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1172538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5620952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1466103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2977944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1172538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4207715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9828667                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 104948999496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 242045411687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    357310994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 109870187173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 457221909350                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 104948999496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 242045411687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    357310994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 109870187173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 400613701461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 857835610811                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.144807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.081909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.144807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.081909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271539                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71583.646917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81279.369823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81820.699336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93702.879713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81342.432625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71583.646917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81279.369823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81820.699336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93702.879713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95209.324173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87278.937297                       # average overall mshr miss latency
system.l2.replacements                       16280387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6838331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6838331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6838331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6838331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29232054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29232054                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29232054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29232054                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4207715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4207715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 400613701461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 400613701461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95209.324173                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95209.324173                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       603000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       664000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.987952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.989011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7353.658537                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7377.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1650500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1813500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.987952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.048780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20150                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4540018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            95125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4635143                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1146507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         759063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1905570                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 106211504299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76936216841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183147721140                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5686525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6540713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.201618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92639.211360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101356.826562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96111.778177                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2603                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45803                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1103307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       756460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1859767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  91909090898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69184204354                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 161093295252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.194021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83303.279049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91457.848867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86620.149326                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12717111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12766043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1466110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1470493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 119610343996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    401780994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 120012124990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14183221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14236536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.082210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.103290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81583.471906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91668.034223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81613.530285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1466103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1470470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 104948999496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    357310994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 105306310490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.081909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.103288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71583.646917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81820.699336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71614.048903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12948944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       118337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13067281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1929403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       422200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2351603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 172316904158                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45188087293                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 217504991451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14878347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       540537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15418884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.129679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89310.996281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107030.050433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92492.224007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        60888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1874637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       416078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2290715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 150136320789                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40685982819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 190822303608                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.125998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.769749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80088.209498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97784.508720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83302.507561                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          291                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             303                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4570493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       403999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4974492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           367                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.826705                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.825613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15706.161512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33666.583333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16417.465347                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          235                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4603480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       148996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4752476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.647727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.640327                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20190.701754                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21285.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20223.302128                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999856                       # Cycle average of tags in use
system.l2.tags.total_refs                    76239623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16280517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.682875                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.408945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.928254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.175467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.877665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.585506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.290399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594416541                       # Number of tag accesses
system.l2.tags.data_accesses                594416541                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      93830528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     190652992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        279488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      75045952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    261041792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          620850752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     93830528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       279488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      94110016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    139579520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139579520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1466102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2978953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1172593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4078778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9700793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2180930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2180930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131629504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        267456225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           392078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        105277692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    366200664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             870956164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131629504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       392078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132021582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195808160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195808160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195808160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131629504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       267456225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          392078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       105277692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    366200664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1066764324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1989124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1466102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2755905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1148109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4010369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004966892750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       121168                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       121168                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17156995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1873147                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9700793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2180930                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9700793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2180930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 315941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                191806                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            308720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            370821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            346494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            355959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1506985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1346616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            508138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            394605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            362765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            356291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           355263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           600751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           642538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           731340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           299655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           897911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            154570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            169321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            120978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           134419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 321253848474                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46924260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            497219823474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34231.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52981.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7193874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1334710                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9700793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2180930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3887708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1189637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  556847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  432614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  362467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  313301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  285699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  262956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  238989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  226099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 287286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 556487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 284361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 159279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 130968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 101823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  69982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 120507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 121016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 121755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 122488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 122839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 123864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 127838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 122615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 122160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 120918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 119828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2845354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.831326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.373814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.816519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1451091     51.00%     51.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       543307     19.09%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       189070      6.64%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146349      5.14%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98632      3.47%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60742      2.13%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56151      1.97%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51334      1.80%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       248678      8.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2845354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       121168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.452941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.905087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    438.968965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       121163    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        121168                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       121168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           100751     83.15%     83.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2320      1.91%     85.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10676      8.81%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4693      3.87%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1730      1.43%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              581      0.48%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              246      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               50      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        121168                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              600630528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20220224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127302144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               620850752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139579520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    870.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  712838059500                       # Total gap between requests
system.mem_ctrls.avgGap                      59994.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     93830528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    176377920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       279488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     73478976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    256663616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127302144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131629504.318439811468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 247430539.688718706369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 392077.799060792953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 103079470.987379878759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 360058770.538500845432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178584928.280427515507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1466102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2978953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1172593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4078778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2180930                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  44689966090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 121133082092                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    173821795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61356833322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 269866120175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17312263390132                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30482.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40662.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39803.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52325.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66163.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7938018.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8520383340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4528672170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30320109960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4680518220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56270292000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     309427433220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13159367040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       426906775950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        598.883205                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31306620371                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23803000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 657728496629                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11795515620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6269446260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36687733320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5702562900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56270292000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312946285470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10196123040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       439867958610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.065710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23397841523                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23803000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 665637275477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7355458793.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33957880136.071678                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 264027658500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   124401413500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 588436703500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8978270                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8978270                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8978270                       # number of overall hits
system.cpu1.icache.overall_hits::total        8978270                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54080                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54080                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54080                       # number of overall misses
system.cpu1.icache.overall_misses::total        54080                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1102756500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1102756500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1102756500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1102756500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9032350                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9032350                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9032350                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9032350                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005987                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005987                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005987                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005987                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20391.207470                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20391.207470                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20391.207470                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20391.207470                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    99.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53283                       # number of writebacks
system.cpu1.icache.writebacks::total            53283                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          765                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          765                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          765                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          765                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53315                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53315                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53315                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53315                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1028742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1028742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1028742000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1028742000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005903                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005903                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005903                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005903                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19295.545344                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19295.545344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19295.545344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19295.545344                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53283                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8978270                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8978270                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1102756500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1102756500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9032350                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9032350                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20391.207470                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20391.207470                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          765                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          765                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53315                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53315                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1028742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1028742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19295.545344                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19295.545344                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.960048                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8995771                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53283                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           168.830040                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365970500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.960048                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998751                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998751                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18118015                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18118015                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16182414                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16182414                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16182414                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16182414                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4215799                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4215799                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4215799                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4215799                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 409045621073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 409045621073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 409045621073                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 409045621073                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20398213                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20398213                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20398213                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20398213                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206675                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206675                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206675                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206675                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97026.831942                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97026.831942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97026.831942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97026.831942                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1984415                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       261451                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35572                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2326                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.785871                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.403697                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1393996                       # number of writebacks
system.cpu1.dcache.writebacks::total          1393996                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3238511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3238511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3238511                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3238511                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       977288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       977288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       977288                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       977288                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91823170945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91823170945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91823170945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91823170945                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047910                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047910                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93957.125172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93957.125172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93957.125172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93957.125172                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1393996                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12390827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12390827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2402532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2402532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 199716643000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 199716643000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14793359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14793359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83127.568332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83127.568332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1861690                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1861690                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       540842                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       540842                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47673831000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47673831000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88147.427530                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88147.427530                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3791587                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3791587                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1813267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1813267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 209328978073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 209328978073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.323517                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.323517                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115442.997679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115442.997679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1376821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1376821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       436446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       436446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44149339945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44149339945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101156.477422                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101156.477422                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6076000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6076000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41054.054054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41054.054054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       587000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       587000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5385.321101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5385.321101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       479000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       479000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.246606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.246606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4394.495413                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4394.495413                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588554                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588554                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429382                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429382                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36015277500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36015277500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83877.008119                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83877.008119                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429382                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429382                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35585895500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35585895500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82877.008119                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82877.008119                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.673330                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18177105                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1406549                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.923194                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365982000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.673330                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927292                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927292                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44240674                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44240674                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 712838117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29656162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9019262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29358080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14099456                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7554473                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            630                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6564307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6564304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14236538                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15419625                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          367                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42549632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     61709447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       159913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4195544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108614536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1815450176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2632374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6822272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178479104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4633126464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23859789                       # Total snoops (count)
system.tol2bus.snoopTraffic                 141141120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60058855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135365                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52048220     86.66%     86.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7891401     13.14%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119234      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60058855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72410300238                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30869112647                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21449430605                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2110545814                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79995953                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            91644                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1397602147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718104                       # Number of bytes of host memory used
host_op_rate                                   152608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6072.52                       # Real time elapsed on the host
host_tick_rate                              112764303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922253790                       # Number of instructions simulated
sim_ops                                     926715030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.684764                       # Number of seconds simulated
sim_ticks                                684764030000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.867090                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15847558                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17832876                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2791392                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32165409                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            855071                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1035669                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          180598                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36895614                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       121532                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        186778                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2251087                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21119203                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6204921                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3046828                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51382584                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           116817928                       # Number of instructions committed
system.cpu0.commit.committedOps             118170511                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    658455860                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.179466                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.941501                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    617876448     93.84%     93.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19254016      2.92%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4893191      0.74%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6182039      0.94%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1556590      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       789543      0.12%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1123231      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       575881      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6204921      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    658455860                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     17662                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1716321                       # Number of function calls committed.
system.cpu0.commit.int_insts                114634466                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37497422                       # Number of loads committed
system.cpu0.commit.membars                    2090922                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2094966      1.77%      1.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68058191     57.59%     59.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1239057      1.05%     60.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          593469      0.50%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2696      0.00%     60.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8089      0.01%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1348      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1382      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37681450     31.89%     92.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8485716      7.18%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2750      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1381      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        118170511                       # Class of committed instruction
system.cpu0.commit.refs                      46171297                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  116817928                       # Number of Instructions Simulated
system.cpu0.committedOps                    118170511                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.182737                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.182737                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            515096862                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               546482                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13200526                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             180689255                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80673283                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63236411                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2287585                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1213233                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5431218                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36895614                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13476585                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    572627622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               758227                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         9388                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     214112939                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1625                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2741                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5656618                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038598                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91255674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16702629                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.223993                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         666725359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.324591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868463                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               544569455     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77575050     11.64%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16446025      2.47%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12843851      1.93%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12493491      1.87%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1478801      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  217519      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67769      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1033398      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           666725359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    15080                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   10941                       # number of floating regfile writes
system.cpu0.idleCycles                      289165057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2415059                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24863177                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166893                       # Inst execution rate
system.cpu0.iew.exec_refs                    71305344                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9332927                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16144515                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57498913                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1289731                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           514285                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9991645                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          168384478                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61972417                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1546336                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            159531629                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                158548                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            150552242                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2287585                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            150509778                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2418551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          324435                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4246                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3315                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          343                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20001491                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1317781                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3315                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1009704                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1405355                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                114649814                       # num instructions consuming a value
system.cpu0.iew.wb_count                    145707873                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779125                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 89326503                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152432                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     146137727                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               205267437                       # number of integer regfile reads
system.cpu0.int_regfile_writes              111944081                       # number of integer regfile writes
system.cpu0.ipc                              0.122208                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122208                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2130344      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             84293219     52.33%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1833968      1.14%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               593719      0.37%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 21      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2696      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8089      0.01%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             33      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1348      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1382      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            62992450     39.11%     94.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9216411      5.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2875      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1409      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             161077964                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  17979                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              35836                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        17735                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18054                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2066969                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012832                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 561791     27.18%     27.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2148      0.10%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      8      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1370843     66.32%     93.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               132053      6.39%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              117      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             160996610                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         991415007                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    145690138                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        218582485                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 164424930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                161077964                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3959548                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50214051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           502586                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        912720                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28897685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    666725359                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.241596                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.755241                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          577491155     86.62%     86.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           50448661      7.57%     94.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20845865      3.13%     97.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8678760      1.30%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5707463      0.86%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1920197      0.29%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1174239      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             247130      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             211889      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      666725359                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168511                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3318714                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          573401                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57498913                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9991645                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  55086                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13531                       # number of misc regfile writes
system.cpu0.numCycles                       955890416                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   413637865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169974163                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             88143063                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2527514                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84778755                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             130794166                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               162734                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            226270175                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             172292034                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          132501722                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 64013472                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3317230                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2287585                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            136160261                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44358727                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            15125                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       226255050                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     209511123                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1099493                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29542282                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1118207                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   821501251                       # The number of ROB reads
system.cpu0.rob.rob_writes                  347381392                       # The number of ROB writes
system.cpu0.timesIdled                        3190230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34776                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.993072                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16031795                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19317028                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2764712                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31340547                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1451206                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1699479                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          248273                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36872556                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       222996                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        161174                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2234148                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23254263                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5691115                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2488511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44094382                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           124433069                       # Number of instructions committed
system.cpu1.commit.committedOps             125504123                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    598304096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209766                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    550812029     92.06%     92.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23747432      3.97%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7045292      1.18%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6497842      1.09%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1985816      0.33%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       937734      0.16%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1096125      0.18%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       490711      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5691115      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    598304096                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107974                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2725961                       # Number of function calls committed.
system.cpu1.commit.int_insts                122442027                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36550074                       # Number of loads committed
system.cpu1.commit.membars                    1649500                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1674406      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        74618888     59.46%     60.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1154127      0.92%     61.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          522528      0.42%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16604      0.01%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49812      0.04%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8302      0.01%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8302      0.01%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36694612     29.24%     91.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10731588      8.55%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16636      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8318      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125504123                       # Class of committed instruction
system.cpu1.commit.refs                      47451154                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  124433069                       # Number of Instructions Simulated
system.cpu1.committedOps                    125504123                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.584736                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.584736                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            413761357                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               536370                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13790953                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             179637575                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114297413                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 70692790                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2298437                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1063495                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4603509                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36872556                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15888419                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    475246463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               927515                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        28501                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     207937103                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1853                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1623                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5658514                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034518                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         127545809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17483001                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.194657                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         605653506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.346328                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.885867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               485044285     80.09%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77826532     12.85%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16876266      2.79%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11901550      1.97%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11129512      1.84%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1407747      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  346673      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  133018      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  987923      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           605653506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    91396                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   66480                       # number of floating regfile writes
system.cpu1.idleCycles                      462571593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2379222                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26366691                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.150017                       # Inst execution rate
system.cpu1.iew.exec_refs                    68827395                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11477889                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13964265                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             53618892                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1113049                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           650867                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12041949                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          168572254                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57349506                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1598239                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            160251649                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                143549                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            131112107                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2298437                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            131076912                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2109396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          632935                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3061                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2298                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          310                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17068818                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1140869                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2298                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1071622                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1307600                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                105023569                       # num instructions consuming a value
system.cpu1.iew.wb_count                    148129539                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783817                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 82319258                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.138669                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     148524948                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               205839769                       # number of integer regfile reads
system.cpu1.int_regfile_writes              111371739                       # number of integer regfile writes
system.cpu1.ipc                              0.116486                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.116486                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1737351      1.07%      1.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             88199006     54.49%     55.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1591043      0.98%     56.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               524614      0.32%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16604      0.01%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49812      0.03%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             14      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8302      0.01%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8302      0.01%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58300464     36.02%     92.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11389342      7.04%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16697      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8334      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             161849888                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 108068                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             216136                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       108019                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            108184                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1961164                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012117                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 496488     25.32%     25.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2900      0.15%     25.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    215      0.01%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1291627     65.86%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169934      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             161965633                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         931531489                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    148021520                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        211534337                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 165387618                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                161849888                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3184636                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43068131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           433179                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        696125                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25947716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    605653506                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267232                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          512766074     84.66%     84.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55156142      9.11%     93.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20749765      3.43%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8229181      1.36%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5371536      0.89%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1895163      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1049315      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             241816      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             194514      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      605653506                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.151513                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2652098                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          500807                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            53618892                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12041949                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 187138                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 83020                       # number of misc regfile writes
system.cpu1.numCycles                      1068225099                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   301211089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              147761925                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             91867751                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2248810                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117983386                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             105332773                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               133001                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            225289487                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             172419628                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          130143637                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 71149433                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2652387                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2298437                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            109690974                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38275886                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            91409                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       225198078                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     156769351                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            925019                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24941067                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        938144                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   761613538                       # The number of ROB reads
system.cpu1.rob.rob_writes                  346549342                       # The number of ROB writes
system.cpu1.timesIdled                        4735223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7988620                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2278666                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14258265                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37956                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4586251                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24635692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      47523935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2715207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1629475                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23376084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17309784                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     46938698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18939259                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22721198                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4177603                       # Transaction distribution
system.membus.trans_dist::WritebackClean           98                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18733343                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144437                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80457                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1655141                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1650489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22721195                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11656                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     71895617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               71895617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1827160832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1827160832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           176208                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24612886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24612886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24612886                       # Request fanout histogram
system.membus.respLayer1.occupancy       128721646447                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69911484618                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   684764030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   684764030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23326                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11663                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17733410.271800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24363262.887796                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11663    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    943602000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11663                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   477939266000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 206824764000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10306175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10306175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10306175                       # number of overall hits
system.cpu0.icache.overall_hits::total       10306175                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3170394                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3170394                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3170394                       # number of overall misses
system.cpu0.icache.overall_misses::total      3170394                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 219280700851                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 219280700851                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 219280700851                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 219280700851                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13476569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13476569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13476569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13476569                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.235252                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.235252                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.235252                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.235252                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69165.126117                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69165.126117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69165.126117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69165.126117                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       202649                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3142                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.496817                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2935249                       # number of writebacks
system.cpu0.icache.writebacks::total          2935249                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       234294                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       234294                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       234294                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       234294                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2936100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2936100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2936100                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2936100                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 202653247864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 202653247864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 202653247864                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 202653247864                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.217867                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.217867                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.217867                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.217867                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69021.234925                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69021.234925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69021.234925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69021.234925                       # average overall mshr miss latency
system.cpu0.icache.replacements               2935249                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10306175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10306175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3170394                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3170394                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 219280700851                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 219280700851                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13476569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13476569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.235252                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.235252                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69165.126117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69165.126117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       234294                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       234294                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2936100                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2936100                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 202653247864                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 202653247864                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.217867                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.217867                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69021.234925                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69021.234925                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13242373                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2936132                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.510142                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999862                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29889238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29889238                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40018970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40018970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40018970                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40018970                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18285721                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18285721                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18285721                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18285721                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1513167377168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1513167377168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1513167377168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1513167377168                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58304691                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58304691                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58304691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58304691                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.313623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.313623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.313623                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.313623                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82751.310554                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82751.310554                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82751.310554                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82751.310554                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    162154384                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        71282                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2691823                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            964                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.239616                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.943983                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8290926                       # number of writebacks
system.cpu0.dcache.writebacks::total          8290926                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9834270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9834270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9834270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9834270                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8451451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8451451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8451451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8451451                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 761931761052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 761931761052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 761931761052                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 761931761052                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144953                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144953                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144953                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144953                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90153.958303                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90153.958303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90153.958303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90153.958303                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8290798                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34815733                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34815733                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15732168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15732168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1324608727500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1324608727500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50547901                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50547901                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84197.469001                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84197.469001                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8326864                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8326864                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7405304                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7405304                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 674181462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 674181462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91040.349255                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91040.349255                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5203237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5203237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2553553                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2553553                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 188558649668                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 188558649668                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7756790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7756790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.329202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.329202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73841.682420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73841.682420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1507406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1507406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1046147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1046147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87750298552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87750298552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.134869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.134869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83879.510769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83879.510769                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       710449                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       710449                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        54240                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        54240                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2383651500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2383651500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       764689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       764689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070931                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070931                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43946.377212                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43946.377212                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        41634                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41634                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12606                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12606                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    275842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    275842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016485                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016485                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21881.802316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21881.802316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       688399                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       688399                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    409567000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    409567000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       729699                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       729699                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.056599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.056599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9916.876513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9916.876513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        40928                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        40928                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    368677000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    368677000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056089                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056089                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9007.940774                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9007.940774                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1000000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1000000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       962000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       962000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       125747                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         125747                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61031                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61031                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1336097930                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1336097930                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       186778                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       186778                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.326757                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.326757                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21892.119251                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21892.119251                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61030                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61030                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1275048430                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1275048430                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.326752                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.326752                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20892.158447                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20892.158447                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.752310                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50139711                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8439778                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.940880                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.752310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        128411460                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       128411460                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              789877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1124410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              932279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1122512                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3969078                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             789877                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1124410                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             932279                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1122512                       # number of overall hits
system.l2.overall_hits::total                 3969078                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2146026                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7135467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3474358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6376816                       # number of demand (read+write) misses
system.l2.demand_misses::total               19132667                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2146026                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7135467                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3474358                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6376816                       # number of overall misses
system.l2.overall_misses::total              19132667                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 189189972054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 734115158878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 296637430886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 650715148322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1870657710140                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 189189972054                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 734115158878                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 296637430886                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 650715148322                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1870657710140                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2935903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8259877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4406637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7499328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23101745                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2935903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8259877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4406637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7499328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23101745                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.730959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.863871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.788438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.828191                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.730959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.863871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.788438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.828191                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88158.285153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102882.566604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85379.063092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102043.895938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97772.971752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88158.285153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102882.566604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85379.063092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102043.895938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97772.971752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             847158                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32787                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.838229                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5244477                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4177569                       # number of writebacks
system.l2.writebacks::total                   4177569                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          13208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         126651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          11028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          94982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              245869                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         13208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        126651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         11028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         94982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             245869                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2132818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7008816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3463330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6281834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18886798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2132818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7008816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3463330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6281834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5591067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24477865                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 166963233144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 656266786831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 261274099467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 582069247129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1666573366571                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 166963233144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 656266786831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 261274099467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 582069247129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 519270712900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2185844079471                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.726461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.848538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.785935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.817549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.726461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.848538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.785935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.059568                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78282.925756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93634.472189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75440.139827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92659.125843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88240.122363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78282.925756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93634.472189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75440.139827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92659.125843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92875.065332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89298.804429                       # average overall mshr miss latency
system.l2.replacements                       41505825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4819506                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4819506                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           33                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             33                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4819539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4819539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16262659                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16262659                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           98                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             98                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16262757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16262757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           98                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           98                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5591067                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5591067                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 519270712900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 519270712900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92875.065332                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92875.065332                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6858                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1673                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8531                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24097                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37558                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     96726499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     78223000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    174949499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30955                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            46089                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.778453                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.889454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.814902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4014.047350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5811.083872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4658.115421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           86                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           56                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             142                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        24011                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37416                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    489790494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    272591493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    762381987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.885754                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.811821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20398.587897                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20335.061022                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20375.828175                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3838                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1072                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4910                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7670                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14792                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     32230500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     17767000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     49997500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8742                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19702                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.649818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.877374                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4525.484414                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2316.427640                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3380.036506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          116                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           43                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           159                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7006                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7627                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14633                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    144317448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    154030481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    298347929                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.639234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.872455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.742716                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20599.121896                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20195.421660                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20388.705597                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           108698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                257266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         813663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1695968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84813454121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75848895056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160662349177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       991003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       962231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1953234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.890315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.845600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96127.137578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93219.053903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94731.946108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26689                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18842                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45531                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       855616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       794821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1650437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74586874658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66651254587                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141238129245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.863384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87173.305149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83856.937080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85576.201482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        789877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        932279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1722156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2146026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3474358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5620384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 189189972054                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 296637430886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 485827402940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2935903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4406637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7342540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.730959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.788438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88158.285153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85379.063092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86440.250869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        13208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        11028                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         24236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2132818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3463330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5596148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 166963233144                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 261274099467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 428237332611                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.726461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.785935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78282.925756                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75440.139827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76523.589550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1015712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       973944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1989656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6253162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5563153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11816315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 649301704757                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 574866253266                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1224167958023                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7268874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6537097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13805971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.860266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.851013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103835.740183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103334.611373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103599.807387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        99962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        76140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       176102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6153200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5487013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11640213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 581679912173                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 515417992542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1097097904715                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.846514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94532.911684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93934.166466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94250.672622                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3743                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4871                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6989                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         4864                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           11853                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5950996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5124994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11075990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10732                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5992                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16724                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.651230                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.811749                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.708742                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   851.480326                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1053.658306                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   934.446132                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          197                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6885                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4771                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11656                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    133430982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     92759990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    226190972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.641539                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.796228                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.696962                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19379.953813                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19442.462796                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19405.539808                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997885                       # Cycle average of tags in use
system.l2.tags.total_refs                    49449310                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  41510958                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.191235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.867256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.233311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.160825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.552076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.716065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.468352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.544801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.096263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.086751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.089314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.116693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 395644470                       # Number of tag accesses
system.l2.tags.data_accesses                395644470                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     136500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     448833536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     221653120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     402251712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    350548928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1559787712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    136500416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    221653120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     358153536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    267366592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       267366592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2132819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7013024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3463330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6285183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5477327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24371683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4177603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4177603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        199339349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        655457232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        323692703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        587431136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    511926609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2277847030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    199339349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    323692703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        523032052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390450696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390450696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390450696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       199339349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       655457232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       323692703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       587431136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    511926609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2668297726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4008181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2132770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6738187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3463296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6024984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5459467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000296449500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       247228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       247229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42393471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3773509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24371683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4177701                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24371683                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4177701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 552979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                169520                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            433669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1637303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            869285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1047690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3895784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3163733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2708471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1421256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1391729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1306652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2074359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           985458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           991272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           661933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           706303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            164237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            344733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            295089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            273052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            259892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            239469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            238459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           238573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           410738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           365135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           134146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           254623                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 784583633881                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119093520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1231184333881                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32939.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51689.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15040561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2642650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24371683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4177701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6447616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4549343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3300305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2405113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1637957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1109646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  781642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  594558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  477195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  410473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 413108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 651840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 322274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 223583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 183397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 146893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 104286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  52581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 134612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 204930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 237987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 250609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 254677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 255837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 256383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 257499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 259843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 266021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 253408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 251964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 250835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 251237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10143687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.569550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.459482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.364342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5692503     56.12%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2564052     25.28%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       677628      6.68%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       352135      3.47%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       209159      2.06%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131367      1.30%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        86757      0.86%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61658      0.61%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368428      3.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10143687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       247229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.342816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.252397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.513795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20377      8.24%      8.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         73177     29.60%     37.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         56875     23.00%     60.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        37329     15.10%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        22355      9.04%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        14396      5.82%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         9969      4.03%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         5854      2.37%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3288      1.33%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1702      0.69%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          863      0.35%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          439      0.18%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          243      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          123      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           80      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           54      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           34      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           27      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        247229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       247228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           223631     90.46%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4877      1.97%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11563      4.68%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4917      1.99%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1646      0.67%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              433      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        247228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1524397056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35390656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               256524288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1559787712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            267372864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2226.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       374.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2277.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  684764005500                       # Total gap between requests
system.mem_ctrls.avgGap                      23985.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    136497280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    431243968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    221650944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    385598976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    349405888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    256524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 199334769.380336761475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 629770182.291847348213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 323689525.572772860527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 563112195.014098525047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 510257362.671342432499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 374617060.420069098473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2132819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7013024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3463330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6285183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5477327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4177701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  78513004853                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 366817806964                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 117902362487                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 322982734618                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 344968424959                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16993779313604                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36811.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52305.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34043.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51387.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62981.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4067734.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35026076820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18616805130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         68108188680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10662878340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54055129440.000023                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     306425659320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4906727040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       497801464770.000122                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.967894                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10202870201                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22865960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 651695199799                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37399826940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19878471855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101957357880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10259857800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54055129440.000023                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     309406089570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2396891040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       535353624525.000122                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        781.807456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3606888505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22865960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 658291181495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33250                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16626                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9061699.987971                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   40329359.819078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16626    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    821723000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16626                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   534104206000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 150659824000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11188096                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11188096                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11188096                       # number of overall hits
system.cpu1.icache.overall_hits::total       11188096                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4700318                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4700318                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4700318                       # number of overall misses
system.cpu1.icache.overall_misses::total      4700318                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 337429364678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 337429364678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 337429364678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 337429364678                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15888414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15888414                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15888414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15888414                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.295833                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.295833                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.295833                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.295833                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71788.624659                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71788.624659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71788.624659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71788.624659                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       654041                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7353                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    88.948864                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4406135                       # number of writebacks
system.cpu1.icache.writebacks::total          4406135                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       293552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       293552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       293552                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       293552                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4406766                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4406766                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4406766                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4406766                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 314208304181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 314208304181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 314208304181                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 314208304181                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.277357                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.277357                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.277357                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.277357                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71301.336214                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71301.336214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71301.336214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71301.336214                       # average overall mshr miss latency
system.cpu1.icache.replacements               4406135                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11188096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11188096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4700318                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4700318                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 337429364678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 337429364678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15888414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15888414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.295833                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.295833                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71788.624659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71788.624659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       293552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       293552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4406766                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4406766                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 314208304181                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 314208304181                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.277357                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.277357                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71301.336214                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71301.336214                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992410                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15630676                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4406798                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.546946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992410                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36183594                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36183594                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40303568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40303568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40303568                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40303568                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16884652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16884652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16884652                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16884652                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1352319364592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1352319364592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1352319364592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1352319364592                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     57188220                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     57188220                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     57188220                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     57188220                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.295247                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.295247                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.295247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.295247                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80091.633786                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80091.633786                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80091.633786                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80091.633786                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    141311953                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        52314                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2335775                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            704                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.498958                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.309659                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7564123                       # number of writebacks
system.cpu1.dcache.writebacks::total          7564123                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9192402                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9192402                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9192402                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9192402                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7692250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7692250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7692250                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7692250                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 675740945924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 675740945924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 675740945924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 675740945924                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134508                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134508                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134508                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134508                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87846.981822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87846.981822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87846.981822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87846.981822                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7564121                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32899211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32899211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14139437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14139437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1165108040500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1165108040500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     47038648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     47038648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.300592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.300592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82401.303567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82401.303567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7471185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7471185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6668252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6668252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 595904610500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 595904610500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89364.440711                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89364.440711                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7404357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7404357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2745215                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2745215                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 187211324092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 187211324092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10149572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10149572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68195.505304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68195.505304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1721217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1721217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1023998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1023998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79836335424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79836335424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.100891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77965.323589                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77965.323589                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       560724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       560724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        72878                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        72878                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3900389500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3900389500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       633602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       633602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.115022                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.115022                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53519.436593                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53519.436593                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38687                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38687                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        34191                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        34191                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2306759500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2306759500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.053963                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053963                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67466.862625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67466.862625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       543243                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       543243                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44709                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44709                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    409833500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    409833500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       587952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       587952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.076042                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.076042                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9166.689034                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9166.689034                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    365303500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    365303500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.076006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.076006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8174.532313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8174.532313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4066500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4066500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3908500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3908500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       113005                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         113005                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        48169                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        48169                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    740290482                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    740290482                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       161174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       161174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.298863                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.298863                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15368.608067                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15368.608067                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          101                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          101                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        48068                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        48068                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    688505984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    688505984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.298237                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.298237                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14323.582924                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14323.582924                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.754259                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49364593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7708141                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.404215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.754259                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992321                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992321                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        124850008                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       124850008                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 684764030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21463194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8997108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18376863                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37328269                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9884114                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         85420                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2010738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2010741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7342865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14120328                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16724                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16724                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8807252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25169515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13219538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22912567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70108872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    375753792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1059251200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    564017408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    964059840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2963082240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51933898                       # Total snoops (count)
system.tol2bus.snoopTraffic                 291197440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         75126732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.513134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53310289     70.96%     70.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20119046     26.78%     97.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1644283      2.19%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  53114      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           75126732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46672927619                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12721371607                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4412706342                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11621014092                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6617616028                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
