#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279cfb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x279d140 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x27963c0 .functor NOT 1, L_0x27d0300, C4<0>, C4<0>, C4<0>;
L_0x27d0090 .functor XOR 1, L_0x27cff30, L_0x27cfff0, C4<0>, C4<0>;
L_0x27d01f0 .functor XOR 1, L_0x27d0090, L_0x27d0150, C4<0>, C4<0>;
v0x27cce20_0 .net *"_ivl_10", 0 0, L_0x27d0150;  1 drivers
v0x27ccf20_0 .net *"_ivl_12", 0 0, L_0x27d01f0;  1 drivers
v0x27cd000_0 .net *"_ivl_2", 0 0, L_0x27cfb70;  1 drivers
v0x27cd0c0_0 .net *"_ivl_4", 0 0, L_0x27cff30;  1 drivers
v0x27cd1a0_0 .net *"_ivl_6", 0 0, L_0x27cfff0;  1 drivers
v0x27cd2d0_0 .net *"_ivl_8", 0 0, L_0x27d0090;  1 drivers
v0x27cd3b0_0 .net "a", 0 0, v0x27cac90_0;  1 drivers
v0x27cd450_0 .net "b", 0 0, v0x27cad30_0;  1 drivers
v0x27cd4f0_0 .net "c", 0 0, v0x27cadd0_0;  1 drivers
v0x27cd590_0 .var "clk", 0 0;
v0x27cd630_0 .net "d", 0 0, v0x27caf40_0;  1 drivers
v0x27cd6d0_0 .net "out_dut", 0 0, L_0x27cfd20;  1 drivers
v0x27cd770_0 .net "out_ref", 0 0, L_0x27ce740;  1 drivers
v0x27cd810_0 .var/2u "stats1", 159 0;
v0x27cd8b0_0 .var/2u "strobe", 0 0;
v0x27cd950_0 .net "tb_match", 0 0, L_0x27d0300;  1 drivers
v0x27cda10_0 .net "tb_mismatch", 0 0, L_0x27963c0;  1 drivers
v0x27cdbe0_0 .net "wavedrom_enable", 0 0, v0x27cb030_0;  1 drivers
v0x27cdc80_0 .net "wavedrom_title", 511 0, v0x27cb0d0_0;  1 drivers
L_0x27cfb70 .concat [ 1 0 0 0], L_0x27ce740;
L_0x27cff30 .concat [ 1 0 0 0], L_0x27ce740;
L_0x27cfff0 .concat [ 1 0 0 0], L_0x27cfd20;
L_0x27d0150 .concat [ 1 0 0 0], L_0x27ce740;
L_0x27d0300 .cmp/eeq 1, L_0x27cfb70, L_0x27d01f0;
S_0x279d2d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x279d140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x279da50 .functor NOT 1, v0x27cadd0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6ff0 .functor NOT 1, v0x27cad30_0, C4<0>, C4<0>, C4<0>;
L_0x27cde90 .functor AND 1, L_0x279da50, L_0x27a6ff0, C4<1>, C4<1>;
L_0x27cdf30 .functor NOT 1, v0x27caf40_0, C4<0>, C4<0>, C4<0>;
L_0x27ce060 .functor NOT 1, v0x27cac90_0, C4<0>, C4<0>, C4<0>;
L_0x27ce160 .functor AND 1, L_0x27cdf30, L_0x27ce060, C4<1>, C4<1>;
L_0x27ce240 .functor OR 1, L_0x27cde90, L_0x27ce160, C4<0>, C4<0>;
L_0x27ce300 .functor AND 1, v0x27cac90_0, v0x27cadd0_0, C4<1>, C4<1>;
L_0x27ce3c0 .functor AND 1, L_0x27ce300, v0x27caf40_0, C4<1>, C4<1>;
L_0x27ce480 .functor OR 1, L_0x27ce240, L_0x27ce3c0, C4<0>, C4<0>;
L_0x27ce5f0 .functor AND 1, v0x27cad30_0, v0x27cadd0_0, C4<1>, C4<1>;
L_0x27ce660 .functor AND 1, L_0x27ce5f0, v0x27caf40_0, C4<1>, C4<1>;
L_0x27ce740 .functor OR 1, L_0x27ce480, L_0x27ce660, C4<0>, C4<0>;
v0x27a69e0_0 .net *"_ivl_0", 0 0, L_0x279da50;  1 drivers
v0x27a6a80_0 .net *"_ivl_10", 0 0, L_0x27ce160;  1 drivers
v0x27c9480_0 .net *"_ivl_12", 0 0, L_0x27ce240;  1 drivers
v0x27c9540_0 .net *"_ivl_14", 0 0, L_0x27ce300;  1 drivers
v0x27c9620_0 .net *"_ivl_16", 0 0, L_0x27ce3c0;  1 drivers
v0x27c9750_0 .net *"_ivl_18", 0 0, L_0x27ce480;  1 drivers
v0x27c9830_0 .net *"_ivl_2", 0 0, L_0x27a6ff0;  1 drivers
v0x27c9910_0 .net *"_ivl_20", 0 0, L_0x27ce5f0;  1 drivers
v0x27c99f0_0 .net *"_ivl_22", 0 0, L_0x27ce660;  1 drivers
v0x27c9ad0_0 .net *"_ivl_4", 0 0, L_0x27cde90;  1 drivers
v0x27c9bb0_0 .net *"_ivl_6", 0 0, L_0x27cdf30;  1 drivers
v0x27c9c90_0 .net *"_ivl_8", 0 0, L_0x27ce060;  1 drivers
v0x27c9d70_0 .net "a", 0 0, v0x27cac90_0;  alias, 1 drivers
v0x27c9e30_0 .net "b", 0 0, v0x27cad30_0;  alias, 1 drivers
v0x27c9ef0_0 .net "c", 0 0, v0x27cadd0_0;  alias, 1 drivers
v0x27c9fb0_0 .net "d", 0 0, v0x27caf40_0;  alias, 1 drivers
v0x27ca070_0 .net "out", 0 0, L_0x27ce740;  alias, 1 drivers
S_0x27ca1d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x279d140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27cac90_0 .var "a", 0 0;
v0x27cad30_0 .var "b", 0 0;
v0x27cadd0_0 .var "c", 0 0;
v0x27caea0_0 .net "clk", 0 0, v0x27cd590_0;  1 drivers
v0x27caf40_0 .var "d", 0 0;
v0x27cb030_0 .var "wavedrom_enable", 0 0;
v0x27cb0d0_0 .var "wavedrom_title", 511 0;
S_0x27ca470 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27ca1d0;
 .timescale -12 -12;
v0x27ca6d0_0 .var/2s "count", 31 0;
E_0x2797f00/0 .event negedge, v0x27caea0_0;
E_0x2797f00/1 .event posedge, v0x27caea0_0;
E_0x2797f00 .event/or E_0x2797f00/0, E_0x2797f00/1;
E_0x2798150 .event negedge, v0x27caea0_0;
E_0x27829f0 .event posedge, v0x27caea0_0;
S_0x27ca7d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27ca1d0;
 .timescale -12 -12;
v0x27ca9d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27caab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27ca1d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27cb230 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x279d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27ce8a0 .functor NOT 1, v0x27cac90_0, C4<0>, C4<0>, C4<0>;
L_0x27ce910 .functor NOT 1, v0x27cad30_0, C4<0>, C4<0>, C4<0>;
L_0x27ce9a0 .functor AND 1, L_0x27ce8a0, L_0x27ce910, C4<1>, C4<1>;
L_0x27ceab0 .functor NOT 1, v0x27cadd0_0, C4<0>, C4<0>, C4<0>;
L_0x27ceb50 .functor AND 1, L_0x27ce9a0, L_0x27ceab0, C4<1>, C4<1>;
L_0x27cec60 .functor AND 1, L_0x27ceb50, v0x27caf40_0, C4<1>, C4<1>;
L_0x27ced60 .functor NOT 1, v0x27cac90_0, C4<0>, C4<0>, C4<0>;
L_0x27cedd0 .functor AND 1, L_0x27ced60, v0x27cad30_0, C4<1>, C4<1>;
L_0x27ceee0 .functor NOT 1, v0x27cadd0_0, C4<0>, C4<0>, C4<0>;
L_0x27cf060 .functor AND 1, L_0x27cedd0, L_0x27ceee0, C4<1>, C4<1>;
L_0x27cf1d0 .functor OR 1, L_0x27cec60, L_0x27cf060, C4<0>, C4<0>;
L_0x27cf290 .functor NOT 1, v0x27cad30_0, C4<0>, C4<0>, C4<0>;
L_0x27cf480 .functor AND 1, v0x27cac90_0, L_0x27cf290, C4<1>, C4<1>;
L_0x27cf650 .functor AND 1, L_0x27cf480, v0x27cadd0_0, C4<1>, C4<1>;
L_0x27cf410 .functor AND 1, L_0x27cf650, v0x27caf40_0, C4<1>, C4<1>;
L_0x27cf8f0 .functor OR 1, L_0x27cf1d0, L_0x27cf410, C4<0>, C4<0>;
L_0x27cfa90 .functor AND 1, v0x27cac90_0, v0x27cad30_0, C4<1>, C4<1>;
L_0x27cfb00 .functor NOT 1, v0x27cadd0_0, C4<0>, C4<0>, C4<0>;
L_0x27cfc10 .functor AND 1, L_0x27cfa90, L_0x27cfb00, C4<1>, C4<1>;
L_0x27cfd20 .functor OR 1, L_0x27cf8f0, L_0x27cfc10, C4<0>, C4<0>;
v0x27cb520_0 .net *"_ivl_0", 0 0, L_0x27ce8a0;  1 drivers
v0x27cb600_0 .net *"_ivl_10", 0 0, L_0x27cec60;  1 drivers
v0x27cb6e0_0 .net *"_ivl_12", 0 0, L_0x27ced60;  1 drivers
v0x27cb7d0_0 .net *"_ivl_14", 0 0, L_0x27cedd0;  1 drivers
v0x27cb8b0_0 .net *"_ivl_16", 0 0, L_0x27ceee0;  1 drivers
v0x27cb9e0_0 .net *"_ivl_18", 0 0, L_0x27cf060;  1 drivers
v0x27cbac0_0 .net *"_ivl_2", 0 0, L_0x27ce910;  1 drivers
v0x27cbba0_0 .net *"_ivl_20", 0 0, L_0x27cf1d0;  1 drivers
v0x27cbc80_0 .net *"_ivl_22", 0 0, L_0x27cf290;  1 drivers
v0x27cbd60_0 .net *"_ivl_24", 0 0, L_0x27cf480;  1 drivers
v0x27cbe40_0 .net *"_ivl_26", 0 0, L_0x27cf650;  1 drivers
v0x27cbf20_0 .net *"_ivl_28", 0 0, L_0x27cf410;  1 drivers
v0x27cc000_0 .net *"_ivl_30", 0 0, L_0x27cf8f0;  1 drivers
v0x27cc0e0_0 .net *"_ivl_32", 0 0, L_0x27cfa90;  1 drivers
v0x27cc1c0_0 .net *"_ivl_34", 0 0, L_0x27cfb00;  1 drivers
v0x27cc2a0_0 .net *"_ivl_36", 0 0, L_0x27cfc10;  1 drivers
v0x27cc380_0 .net *"_ivl_4", 0 0, L_0x27ce9a0;  1 drivers
v0x27cc570_0 .net *"_ivl_6", 0 0, L_0x27ceab0;  1 drivers
v0x27cc650_0 .net *"_ivl_8", 0 0, L_0x27ceb50;  1 drivers
v0x27cc730_0 .net "a", 0 0, v0x27cac90_0;  alias, 1 drivers
v0x27cc7d0_0 .net "b", 0 0, v0x27cad30_0;  alias, 1 drivers
v0x27cc8c0_0 .net "c", 0 0, v0x27cadd0_0;  alias, 1 drivers
v0x27cc9b0_0 .net "d", 0 0, v0x27caf40_0;  alias, 1 drivers
v0x27ccaa0_0 .net "out", 0 0, L_0x27cfd20;  alias, 1 drivers
S_0x27ccc00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x279d140;
 .timescale -12 -12;
E_0x2797ca0 .event anyedge, v0x27cd8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cd8b0_0;
    %nor/r;
    %assign/vec4 v0x27cd8b0_0, 0;
    %wait E_0x2797ca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ca1d0;
T_3 ;
    %fork t_1, S_0x27ca470;
    %jmp t_0;
    .scope S_0x27ca470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ca6d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27caf40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cadd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cad30_0, 0;
    %assign/vec4 v0x27cac90_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27829f0;
    %load/vec4 v0x27ca6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27ca6d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27caf40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cadd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cad30_0, 0;
    %assign/vec4 v0x27cac90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2798150;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27caab0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2797f00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27cac90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cad30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cadd0_0, 0;
    %assign/vec4 v0x27caf40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27ca1d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x279d140;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x279d140;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cd590_0;
    %inv;
    %store/vec4 v0x27cd590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x279d140;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27caea0_0, v0x27cda10_0, v0x27cd3b0_0, v0x27cd450_0, v0x27cd4f0_0, v0x27cd630_0, v0x27cd770_0, v0x27cd6d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x279d140;
T_7 ;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x279d140;
T_8 ;
    %wait E_0x2797f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd810_0, 4, 32;
    %load/vec4 v0x27cd950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27cd770_0;
    %load/vec4 v0x27cd770_0;
    %load/vec4 v0x27cd6d0_0;
    %xor;
    %load/vec4 v0x27cd770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27cd810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/kmap2/iter1/response0/top_module.sv";
