INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Costa_Demodulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Costa_Demodulator'
WARNING: [VRFC 10-3093] actual for formal port 'input_signal' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Costa_Demodulator.vhd:219]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Costa_Demodulator.vhd:225]
WARNING: [VRFC 10-3093] actual for formal port 'input_signal' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Costa_Demodulator.vhd:269]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Costa_Demodulator.vhd:275]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mixer'
INFO: [VRFC 10-3107] analyzing entity 'Subtractor'
INFO: [VRFC 10-3107] analyzing entity 'Reset_Latch'
INFO: [VRFC 10-3107] analyzing entity 'Variable_Delay'
INFO: [VRFC 10-3107] analyzing entity 'DAC_Interface'
INFO: [VRFC 10-3107] analyzing entity 'Reset_Gen'
INFO: [VRFC 10-3107] analyzing entity 'PRBS_Multiply'
INFO: [VRFC 10-3107] analyzing entity 'Test_Pattern_Gen'
INFO: [VRFC 10-3107] analyzing entity 'Inverter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO'
INFO: [VRFC 10-3107] analyzing entity 'NCO_Wrapper'
INFO: [VRFC 10-3107] analyzing entity 'HighResNCO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/PSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/Testing_Architecture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testing_Architecture'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CIC32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PII_Controller'
INFO: [VRFC 10-3107] analyzing entity 'PID_Controller'
