#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Sep 18 16:02:49 2018
# Process ID: 12092
# Current directory: H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11376 H:\05_example_Network\702A\CH01_DMA_PL_LWIP\Miz_sys\Miz_sys.xpr
# Log file: H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/vivado.log
# Journal file: H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'H:/05_example_Network/CH01_DMA_PL_LWIP/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/DOC/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 893.836 ; gain = 166.008
update_compile_order -fileset sources_1
set_property part xc7z020clg400-2 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_processing_system7_0_axi_periph_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_axis_data_fifo_0_1 system_axi_mem_intercon_0 system_rst_processing_system7_0_50M_0 system_axi_dma_0_0 system_ila_0_0 system_xlconcat_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0/probe0(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
Upgrading 'H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_axi_dma_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe0(undef) and /axi_dma_0_upgraded_ipi/s2mm_introut(intr)
INFO: [IP_Flow 19-3420] Updated system_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axis_data_fifo_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_ila_0_0 to use current project options
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0_upgraded_ipi/probe0(undef)
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlconcat_0_0 to use current project options
Wrote  : <H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1159.949 ; gain = 190.621
export_ip_user_files -of_objects [get_ips {system_processing_system7_0_axi_periph_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_axis_data_fifo_0_1 system_axi_mem_intercon_0 system_rst_processing_system7_0_50M_0 system_axi_dma_0_0 system_ila_0_0 system_xlconcat_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
Wrote  : <H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1319.559 ; gain = 159.609
export_ip_user_files -of_objects [get_files H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 16:06:07 2018] Launched synth_1...
Run output will be captured here: H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Tue Sep 18 16:06:07 2018] Launched impl_1...
Run output will be captured here: H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec H:/05_example_Network/702A/CH01_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 18 16:42:24 2018...
