$comment
	File created using the following command:
		vcd file CRC.msim.vcd -direction
$end
$date
	Wed Nov 15 15:10:24 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CRC_vlg_vec_tst $end
$var reg 16 ! a [15:0] $end
$var wire 1 " r [7] $end
$var wire 1 # r [6] $end
$var wire 1 $ r [5] $end
$var wire 1 % r [4] $end
$var wire 1 & r [3] $end
$var wire 1 ' r [2] $end
$var wire 1 ( r [1] $end
$var wire 1 ) r [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 a[8]~input_o $end
$var wire 1 2 a[9]~input_o $end
$var wire 1 3 a[10]~input_o $end
$var wire 1 4 a[11]~input_o $end
$var wire 1 5 a[12]~input_o $end
$var wire 1 6 a[13]~input_o $end
$var wire 1 7 a[14]~input_o $end
$var wire 1 8 a[15]~input_o $end
$var wire 1 9 r[0]~output_o $end
$var wire 1 : r[1]~output_o $end
$var wire 1 ; r[2]~output_o $end
$var wire 1 < r[3]~output_o $end
$var wire 1 = r[4]~output_o $end
$var wire 1 > r[5]~output_o $end
$var wire 1 ? r[6]~output_o $end
$var wire 1 @ r[7]~output_o $end
$var wire 1 A a[0]~input_o $end
$var wire 1 B a[1]~input_o $end
$var wire 1 C a[2]~input_o $end
$var wire 1 D a[3]~input_o $end
$var wire 1 E a[4]~input_o $end
$var wire 1 F a[5]~input_o $end
$var wire 1 G a[6]~input_o $end
$var wire 1 H a[7]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001000100000000 !
1)
1(
0'
0&
1%
1$
0#
1"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
15
06
07
18
19
1:
0;
0<
1=
1>
0?
1@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#1000000
