set_min_delay 10 -from clk2 -through pin1 -to xor1 -fall_to and1 -ignore_clock_latency -probe -reset_path
