Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_hls_top glbl -Oenable_linking_all_libraries -prj sobel_hls.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s sobel_hls 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/AESL_axi_s_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_M_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/AESL_axi_s_S_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_S_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_hls_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_frame_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_frame_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_mul_9ns_11ns_19_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_mul_9ns_11ns_19_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_output_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_output_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_regslice_both
INFO: [VRFC 10-311] analyzing module sobel_hls_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_sparsemux_33_4_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_sparsemux_33_4_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_sparsemux_7_2_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_sparsemux_7_2_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_urem_8ns_3ns_2_12_1_divider
INFO: [VRFC 10-311] analyzing module sobel_hls_urem_8ns_3ns_2_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_hls_urem_9ns_3ns_2_13_1_divider
INFO: [VRFC 10-311] analyzing module sobel_hls_urem_9ns_3ns_2_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sobel_hls_frame_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.sobel_hls_output_RAM_AUTO_1R1W
Compiling module xil_defaultlib.sobel_hls_mul_9ns_11ns_19_1_1(NU...
Compiling module xil_defaultlib.sobel_hls_urem_9ns_3ns_2_13_1_di...
Compiling module xil_defaultlib.sobel_hls_urem_9ns_3ns_2_13_1(NU...
Compiling module xil_defaultlib.sobel_hls_flow_control_loop_pipe...
Compiling module xil_defaultlib.sobel_hls_sobel_hls_Pipeline_VIT...
Compiling module xil_defaultlib.sobel_hls_urem_8ns_3ns_2_12_1_di...
Compiling module xil_defaultlib.sobel_hls_urem_8ns_3ns_2_12_1(NU...
Compiling module xil_defaultlib.sobel_hls_mul_8ns_10ns_17_1_1(NU...
Compiling module xil_defaultlib.sobel_hls_sparsemux_7_2_8_1_1(di...
Compiling module xil_defaultlib.sobel_hls_sparsemux_33_4_8_1_1(d...
Compiling module xil_defaultlib.sobel_hls_sobel_hls_Pipeline_VIT...
Compiling module xil_defaultlib.sobel_hls_sobel_hls_Pipeline_VIT...
Compiling module xil_defaultlib.sobel_hls_regslice_both
Compiling module xil_defaultlib.sobel_hls_regslice_both(DataWidt...
Compiling module xil_defaultlib.sobel_hls_regslice_both(DataWidt...
Compiling module xil_defaultlib.sobel_hls
Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_S_AXIS
Compiling module xil_defaultlib.AESL_axi_s_M_AXIS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sobel_hls_top
Compiling module work.glbl
Built simulation snapshot sobel_hls
