<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Revision_History"><title>PTL-H 2.3.1 - Revision History</title><body><table id="TABLE_PTL-H_2_3_1_-_Revision_History"><title>PTL-H 2.3.1 - Revision History</title><tgroup cols="4"><thead><row><entry>Revision</entry><entry>Document</entry><entry>Description</entry><entry>Date</entry></row></thead><tbody><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated topology diagram, reference plane note and R1 recommendation.</p></entry><entry><p>10/25/23 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated CPU Buffer driver strength, R1 value and signal name notes</p></entry><entry><p>06/19/23 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:34 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</p></entry><entry><p>Rcomp</p></entry><entry><p>06/16/23 08:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>Separate Option1 and Option2 diagram, update M_cable notes, remove total max length notes and update length matching notes</p></entry><entry><p>09/25/24 04:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>updated CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:06 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>update doc # for CPU TX &amp; TX timing register configuration</p></entry><entry><p>12/20/23 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 12:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>updated R1 component placement from " 5 to 10mm from device" to "5 to 10mm after branch" and removed R2 wording</p></entry><entry><p>06/19/23 04:21 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>Updated topology name, diagram and design notes for SoundWire Large System: 2-Load Star</p></entry><entry><p>06/16/23 11:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen1x1 M.2 Topology material changed to None</p></entry><entry><p>07/23/24 09:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category</p></entry><entry><p>12/19/23 06:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length, segment, tline type</p></entry><entry><p>10/17/23 02:38 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/09/24 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/09/24 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>BO2 Length updated</p></entry><entry><p>02/09/24 01:25 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>BO2 Length updated</p></entry><entry><p>02/09/24 01:25 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>L5 CA Outer additon</p></entry><entry><p>01/25/24 06:34 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>L5 CA Outer additon</p></entry><entry><p>01/25/24 06:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>updated CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 02:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>update doc# for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>update min length requirement </p></entry><entry><p>10/16/23 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 02:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>Updated title and diagram names</p></entry><entry><p>06/16/23 10:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>Update topology title, diagram and design notes for SS 1-4 load daisy chain</p></entry><entry><p>06/16/23 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>updated CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>update CPU buffer driver strength</p></entry><entry><p>12/20/23 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>removed R2 requirement</p></entry><entry><p>12/20/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>update doc # for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>include R2 in topology diagram and R2 value and update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 02:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>Updated Topology name, diagram and design notes for SoundWire Large System: 3-Load Cable Stick (Add-In Card) </p></entry><entry><p>06/16/23 11:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>update total max length</p></entry><entry><p>02/08/24 07:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>update M_cable segment length</p></entry><entry><p>02/08/24 07:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>remove 50MHz and 36MHz support from POR</p></entry><entry><p>02/05/24 08:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table</p></entry><entry><p>10/26/23 05:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>updated trace segment assumption</p></entry><entry><p>10/18/23 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated M_cable and duty cycle guideline table</p></entry><entry><p>06/19/23 06:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology post channel max length updated to 33mm based on feedback from Tomer and Albert chang</p></entry><entry><p>11/16/24 02:40 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>CNVio2 - CNVio Device Down Topology material selection to None</p></entry><entry><p>07/22/24 08:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</p></entry><entry><p>08/14/23 05:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 M.2 Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 M.2 Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>adding M.2 topology</p></entry><entry><p>06/13/23 07:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>adding M.2 topology</p></entry><entry><p>06/13/23 07:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>update CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:14 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>update doc # for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>update R1 and R2 value and update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 02:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>Updated topology name, diagram and design notes for SoundWire Large System: 3 to 4-Load Dumbbell</p></entry><entry><p>06/16/23 11:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Mainstream, Tx</p></entry><entry><p>eDP HBR3 MUX CTLE Topology material type changed to None</p></entry><entry><p>07/23/24 08:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology material changed to None</p></entry><entry><p>07/23/24 09:37 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</p></entry><entry><p>Updated lengths - Increased M1 length</p></entry><entry><p>08/26/25 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Post channel material changed to None</p></entry><entry><p>07/23/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</p></entry><entry><p>Updated CMC &amp; RC filter guideline for UFS 3.0</p></entry><entry><p>02/08/24 05:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Mainstream, Rx</p></entry><entry><p>CSI Main Link Up To 1.0 Gbps Topology material selection changed to None</p></entry><entry><p>07/22/24 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added max length total notes</p></entry><entry><p>10/27/23 07:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz segment length table for 2-load G3 sharing with FET topology</p></entry><entry><p>10/26/23 02:22 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</p></entry><entry><p>LPDDR5x VDD2H &amp; VDD2L pins merge to VDD2 in platform/board description note from PI decoupling removed</p></entry><entry><p>05/24/24 04:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP DDC Topology - Mainstream, Tx</p></entry><entry><p>HDMI TCP DDC Topology material changed to none</p></entry><entry><p>07/23/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Updated T3 10L 0.8mm stack-up to reflect correct routing layer assignments and Tline type</p></entry><entry><p>10/28/23 10:45 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Updated T3 10L 0.8mm stack-up to reflect correct routing layer assignments and Tline type</p></entry><entry><p>10/28/23 10:45 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>T3 10L 0.9mm stack-up updated to PTL layer thickness and material property</p></entry><entry><p>06/23/23 05:00 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>T3 10L 0.9mm stack-up updated to PTL layer thickness and material property</p></entry><entry><p>06/23/23 05:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</p></entry><entry><p>Updated segment length table</p></entry><entry><p>06/16/23 11:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</p></entry><entry><p>Updating the max number of vias according to latest schema</p></entry><entry><p>12/19/23 04:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</p></entry><entry><p>Adding TCP USB+DP Main Link with M.2 Modular Topology</p></entry><entry><p>10/26/23 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Updated R1, remove length matching between branches and remove min length info and updated in segment length section.</p></entry><entry><p>01/18/24 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Updated R1 notes</p></entry><entry><p>12/20/23 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Remove length matching between branches and remove min length info and updated in segment length section.</p></entry><entry><p>01/18/24 06:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Updated R1 notes</p></entry><entry><p>12/20/23 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:56 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP</p></entry><entry><p>Updated reference plane </p></entry><entry><p>06/27/25 08:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p> USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology material changed to None</p></entry><entry><p>07/23/24 09:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Inner Length update</p></entry><entry><p>06/16/23 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - Differential Clock RCOMP</p></entry><entry><p>Update Parasitic capacitance from 1pf to 1.5pf</p></entry><entry><p>10/11/23 03:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</p></entry><entry><p>Added CPU buffer drive strength notes</p></entry><entry><p>06/16/23 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology Post channel material changed to None</p></entry><entry><p>07/23/24 09:06 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</p></entry><entry><p>Added "Intel" and "Software" on the title and also removed sentences to avoid confusion</p></entry><entry><p>06/06/24 05:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</p></entry><entry><p>Add RFIM recommendation</p></entry><entry><p>04/26/24 04:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>CNVio M.2 Topology material selection changed to None</p></entry><entry><p>07/22/24 08:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</p></entry><entry><p>08/14/23 05:16 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</p></entry><entry><p>Internal Validation only</p></entry><entry><p>05/07/24 10:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 12:29 PM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for mid loss</p></entry><entry><p>08/26/25 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated M2 segment length.</p></entry><entry><p>10/09/23 06:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology - Pull-up and Pull-down Strength - I2C Fast Mode Plus (1 MHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:58 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</p></entry><entry><p>MRTS</p></entry><entry><p>03/21/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</p></entry><entry><p>update via count and note</p></entry><entry><p>12/19/23 06:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</p></entry><entry><p>add max via count</p></entry><entry><p>12/19/23 03:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M4, M5 and M6 segment, max length info and min length info.</p></entry><entry><p>01/18/24 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 05:04 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>updated CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:02 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>update CPU buffer driver strength</p></entry><entry><p>12/20/23 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>removed R2 requirement</p></entry><entry><p>12/20/23 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>update doc # for CPU TX and RX timing register configuration</p></entry><entry><p>12/20/23 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 02:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>Updated topology name, diagram and design notes for SoundWire Large System: 1 to 4-Load Daisy Chain</p></entry><entry><p>06/16/23 11:49 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</p></entry><entry><p>L5 CLK Inner Addition</p></entry><entry><p>01/25/24 06:35 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</p></entry><entry><p>L5 CLK Inner Addition</p></entry><entry><p>01/25/24 06:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</p></entry><entry><p>Updated R1, R2, R3 and R4 values</p></entry><entry><p>03/20/24 07:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated M1 and M2 segment length to reflect latest topology diagram</p></entry><entry><p>10/26/23 02:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology pre channel material changed to None</p></entry><entry><p>07/23/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Updated Pre channel length</p></entry><entry><p>10/27/23 09:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Post channel material changed to None</p></entry><entry><p>07/23/24 09:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SDA</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART2 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment length info to reflect latest topology diagram</p></entry><entry><p>10/25/23 06:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M4 and M5 segment, min length and max length info and notes</p></entry><entry><p>01/18/24 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>updated CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:03 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>updated topology diagram by remove R1</p></entry><entry><p>12/20/23 08:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>update document # for CPU TX &amp; RX register configuration </p></entry><entry><p>12/20/23 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>update min length requirement and device buffer strength and resistor combination</p></entry><entry><p>10/16/23 12:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated Topology Name, diagram and design notes for SoundWire Large System 1-Load</p></entry><entry><p>06/16/23 11:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - FORCEPR# - FORCEPR# Topology</p></entry><entry><p>Renamed PROCHOT# to FORCEPR#</p></entry><entry><p>06/16/23 09:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated min and max length info and notes, and updated M4, M5 and M6 segment length.</p></entry><entry><p>01/19/24 03:20 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology</p></entry><entry><p>Updated topology name for 404/204</p></entry><entry><p>08/26/25 08:35 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology</p></entry><entry><p>Updated topology name for 404/204</p></entry><entry><p>08/26/25 08:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type-C USB - Gen2x1 Type-A Redriver Topology material changed to None</p></entry><entry><p>07/23/24 09:26 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</p></entry><entry><p>Separate out segment length for dedicated signals</p></entry><entry><p>05/09/24 03:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI TCP Re-driver 12G Topology pre channel material changed to None</p></entry><entry><p>07/23/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI TCP Re-driver 12G Topology pre channel material changed to None</p></entry><entry><p>07/23/24 08:51 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>Pre-channel length guidelines is provided</p></entry><entry><p>05/07/24 07:26 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>Pre-channel length guidelines is provided</p></entry><entry><p>05/07/24 07:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Thin PCB, Rx,Tx, Pre-Channel</p></entry><entry><p>Changed category to thin PCB</p></entry><entry><p>02/19/25 02:28 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</p></entry><entry><p>Added CAMM topology Diagram</p></entry><entry><p>02/19/24 06:20 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</p></entry><entry><p>Number of Via in new format</p></entry><entry><p>11/21/23 01:34 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</p></entry><entry><p>LPCAMM sheet addition</p></entry><entry><p>06/15/23 06:04 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen2 M.2 Topology material change to None</p></entry><entry><p>07/23/24 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</p></entry><entry><p>Updated example of RF cap placement for DLVR power plane diagram</p></entry><entry><p>10/16/23 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</p></entry><entry><p>Updated naming of DLVR power plane</p></entry><entry><p>10/09/23 06:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - FORCEPR# - FORCEPR# Topology - Segment Lengths</p></entry><entry><p>Renamed PROCHOT# to FORCEPR#</p></entry><entry><p>06/16/23 09:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen1x1 Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 09:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 05:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length, segment and tline type</p></entry><entry><p>10/17/23 02:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio M.2 Topology</p></entry><entry><p>Updated the Via based on PIER Schema</p></entry><entry><p>12/19/23 05:15 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/29/24 09:36 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 M.2 Topology material selection changed to None</p></entry><entry><p>07/22/24 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 M.2 Topology material selection changed to None</p></entry><entry><p>07/22/24 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added Maximum Route length detail</p></entry><entry><p>10/18/23 03:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added Maximum Route length detail</p></entry><entry><p>10/18/23 03:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added the Maximum Route Length</p></entry><entry><p>10/18/23 03:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added the Maximum Route Length</p></entry><entry><p>10/18/23 03:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Remove irrelevant reference document</p></entry><entry><p>06/17/24 01:19 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Update document number and name</p></entry><entry><p>06/07/24 04:08 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Added 2 documents (RFIM related), rearrange the sequence based on the document numbers</p></entry><entry><p>06/06/24 05:50 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for Mid Loss</p></entry><entry><p>08/26/25 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) material change to None</p></entry><entry><p>07/23/24 09:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) - Mainstream, Rx,Tx</p></entry><entry><p>addin card design for FFC testing</p></entry><entry><p>03/15/24 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>updated R1 tolerance to +/- 5%</p></entry><entry><p>12/15/23 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Update R1 value for short routing length.</p></entry><entry><p>11/22/23 10:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</p></entry><entry><p> eDP HBR3 Main Link CTLE+DFE Topology material type changed to None</p></entry><entry><p>07/23/24 08:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>update CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>update doc # for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>update device buffer strength and resistor combination, R1 and R2 resistor value, remove minimum requirement notes</p></entry><entry><p>10/16/23 12:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>Updated topology name, diagram and design notes for SoundWire Large System: 2-Load Dumbbell</p></entry><entry><p>06/16/23 12:10 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment length info to reflect latest topology diagram</p></entry><entry><p>10/24/23 02:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</p></entry><entry><p>Added RFI-friendly LPCAMM2 connector option contents</p></entry><entry><p>07/16/25 06:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</p></entry><entry><p>Updated R1, R2 and R3 value</p></entry><entry><p>03/20/24 07:41 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>05/07/24 11:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Document moved</p></entry><entry><p>02/20/24 02:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated LPCAMM PCB Design Guidelines</p></entry><entry><p>10/10/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen3 Internal Cable Topology material change to None</p></entry><entry><p>07/23/24 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 M.2 Topology material changed to None</p></entry><entry><p>07/23/24 09:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Module Down Topology</p></entry><entry><p>Updated the Via based on PIER Schema</p></entry><entry><p>12/19/23 05:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment length table, max length total and max length total notes</p></entry><entry><p>06/16/23 11:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment length table, max length total and max length total notes</p></entry><entry><p>06/16/23 11:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>update flexi PDG doc #</p></entry><entry><p>02/05/24 07:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>update trace characteristic assumption</p></entry><entry><p>01/09/24 03:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Flex or Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>CA length</p></entry><entry><p>06/16/23 08:25 PM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Clarified the topology name to indicate SKU it is applicable for</p></entry><entry><p>08/22/25 04:34 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Clarified the topology name to indicate SKU it is applicable for</p></entry><entry><p>08/22/25 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:17 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:17 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Corrected speed </p></entry><entry><p>10/23/24 02:59 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Corrected speed </p></entry><entry><p>10/23/24 02:59 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:48 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - RCOMP</p></entry><entry><p>Rename UFS_RCOMP to RSVD_RCOMP</p></entry><entry><p>05/10/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - RCOMP</p></entry><entry><p>RCOMP Name follow External Pin list</p></entry><entry><p>01/11/24 11:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - RCOMP</p></entry><entry><p>Update requirements</p></entry><entry><p>08/04/23 10:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - RCOMP</p></entry><entry><p>Update RCOMP list and Added UFS</p></entry><entry><p>08/04/23 09:49 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>WCK length</p></entry><entry><p>06/16/23 08:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated segment length table, max length total and max length total note</p></entry><entry><p>06/16/23 11:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>DP TCP UHBR20 Cascaded Retimer/Mux topology material Type changed to None</p></entry><entry><p>07/23/24 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>added DP TCP UHBR20 cascaded retimer topology</p></entry><entry><p>04/30/24 09:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>added DP TCP UHBR20 cascaded retimer topology</p></entry><entry><p>04/30/24 09:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>ADDED DP TCP UHBR20 ascaded retimer topology</p></entry><entry><p>04/30/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>ADDED DP TCP UHBR20 ascaded retimer topology</p></entry><entry><p>04/30/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology (Internal Only) - Mainstream, Tx</p></entry><entry><p>Type-C AUX No Retimer Topology material changed to None</p></entry><entry><p>07/22/24 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment length to reflect latest topology diagram</p></entry><entry><p>10/24/23 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Removed I2S2.</p></entry><entry><p>10/09/23 06:01 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>RDQS length </p></entry><entry><p>06/16/23 08:22 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 Module Down Topology material selection changed to none</p></entry><entry><p>07/22/24 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 Module Down Topology material selection changed to none</p></entry><entry><p>07/22/24 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added the Maximum Route Length Details</p></entry><entry><p>10/18/23 03:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added the Maximum Route Length Details</p></entry><entry><p>10/18/23 03:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>updated notes with more eDVFSC details</p></entry><entry><p>10/08/24 03:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>corrected typo error</p></entry><entry><p>02/19/24 04:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>Updated information </p></entry><entry><p>01/24/24 09:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>Added VDD2L</p></entry><entry><p>01/24/24 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</p></entry><entry><p>Updated segment length table</p></entry><entry><p>06/16/23 12:01 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</p></entry><entry><p>MRTS Diagram added</p></entry><entry><p>03/25/24 12:04 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</p></entry><entry><p>T3 10L stackup length is added</p></entry><entry><p>10/27/23 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Inner sheet addition </p></entry><entry><p>06/16/23 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Mainstream, Tx</p></entry><entry><p>Differential Clock - PCIe Gen4 Add-in Card Clock Topology material changed to None</p></entry><entry><p>07/22/24 08:22 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - UFS Reference Clock</p></entry><entry><p>Internal Validation</p></entry><entry><p>05/07/24 11:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock</p></entry><entry><p>added UFS Ref Clock topology</p></entry><entry><p>10/03/23 05:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>CLK length</p></entry><entry><p>06/16/23 08:37 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated min length info</p></entry><entry><p>03/22/24 04:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</p></entry><entry><p>added MRTS</p></entry><entry><p>06/13/24 05:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</p></entry><entry><p>Internal Validation</p></entry><entry><p>05/07/24 11:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>10/25/23 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</p></entry><entry><p>added UFS Ref Clock topology guidelines</p></entry><entry><p>10/03/23 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</p></entry><entry><p>added UFS Clock topology</p></entry><entry><p>10/03/23 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Remove TX-TX or RX-RX length matching requirements</p></entry><entry><p>09/05/24 03:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>SYNOPSYS IP no need length matching requirments</p></entry><entry><p>08/14/24 10:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Updating the length matching table as per 2023WW45 PIF discussion</p></entry><entry><p>11/13/23 05:51 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - DDR5 Device Decoupling - Memory Down Decoupling Config: X16 SDP</p></entry><entry><p>Updated notes</p></entry><entry><p>01/24/24 09:12 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</p></entry><entry><p>Renamed "DP TCP UHBR20 cascaded retimer topology" to DP TCP UHBR20 Cascaded Retimer/Mux Topology</p></entry><entry><p>05/14/24 03:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</p></entry><entry><p>added DP UHBR20 cascaded retimer topology</p></entry><entry><p>04/30/24 09:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</p></entry><entry><p>Updated Memory Signal and Power Plane Routing</p></entry><entry><p>09/03/24 09:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</p></entry><entry><p>Updated DDR power plane naming</p></entry><entry><p>10/16/23 06:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</p></entry><entry><p>new topology</p></entry><entry><p>09/20/23 07:05 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/29/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>Updated topology diagram and added M5 notes</p></entry><entry><p>11/22/23 09:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>Update on eSPI 2Load AIC</p></entry><entry><p>11/22/23 07:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</p></entry><entry><p>adding M.2 topology</p></entry><entry><p>06/13/23 07:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>03/21/24 08:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</p></entry><entry><p>update max via count</p></entry><entry><p>12/19/23 03:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</p></entry><entry><p>add via max count </p></entry><entry><p>12/19/23 03:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/17/23 02:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode (400 kHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 05:03 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</p></entry><entry><p>MRTS</p></entry><entry><p>03/21/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</p></entry><entry><p>update via count and note</p></entry><entry><p>12/19/23 06:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</p></entry><entry><p>add max via count</p></entry><entry><p>12/19/23 04:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/24/23 08:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated FET component criteria and remove length matching between branches and remove min length info</p></entry><entry><p>01/19/24 03:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1 guideline</p></entry><entry><p>12/20/23 06:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST</p></entry><entry><p>created VCCST chapter again since previous one was not editable</p></entry><entry><p>12/19/23 10:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Add 80MHz flash segment length table</p></entry><entry><p>10/26/23 02:50 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</p></entry><entry><p>MRTS Diagram added</p></entry><entry><p>03/25/24 12:05 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</p></entry><entry><p>T4 stack up length updated for CTLE+DFE Topology</p></entry><entry><p>10/27/23 09:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>(Internal Validation) Gen2x1 Type-A Redriver Topology material updated to None</p></entry><entry><p>07/23/24 09:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Removed max length segment note.</p></entry><entry><p>10/25/23 06:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>remove SL routing guideline table</p></entry><entry><p>10/16/23 05:59 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added new topology for 404/204 SKU</p></entry><entry><p>08/22/25 04:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>03/21/24 09:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</p></entry><entry><p>update max via count</p></entry><entry><p>12/19/23 03:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</p></entry><entry><p>add via max count </p></entry><entry><p>12/19/23 03:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/17/23 02:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/22/24 05:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated M1 to M4 segment and added M5 segment to reflect latest topology diagram</p></entry><entry><p>11/22/23 09:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Thin PCB, Rx,Tx</p></entry><entry><p>Add PTL mRVP guidelines</p></entry><entry><p>02/20/25 01:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>(Internal only) DP TCP UHBR20 Retimer Topology material type changed to None</p></entry><entry><p>07/23/24 08:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M1 segment and min length info</p></entry><entry><p>01/18/24 05:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updates table title and Segment length to match topology diagram</p></entry><entry><p>10/25/23 05:13 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology</p></entry><entry><p>Type-C USB Gen2x1 Type-A redriver Topology made internal only</p></entry><entry><p>05/29/24 05:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>Update eSPI R1 resistor value and DATA trace spacing</p></entry><entry><p>02/08/24 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>Updated topology diagram.</p></entry><entry><p>10/09/23 06:43 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated length for Mid Loss</p></entry><entry><p>08/26/25 04:56 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated length for Mid Loss</p></entry><entry><p>08/26/25 04:56 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated length for Mid Loss</p></entry><entry><p>08/26/25 04:56 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated length for Mid Loss</p></entry><entry><p>08/26/25 04:56 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated length for Mid Loss</p></entry><entry><p>08/26/25 04:56 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>BO2 Length Updated</p></entry><entry><p>02/09/24 01:27 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>BO2 Length Updated</p></entry><entry><p>02/09/24 01:27 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>CLK L5 Outer Byte addition</p></entry><entry><p>01/25/24 06:36 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>CLK L5 Outer Byte addition</p></entry><entry><p>01/25/24 06:36 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology</p></entry><entry><p>CCB approved - Drop 20G Topology from PTL</p></entry><entry><p>12/15/23 02:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Tx</p></entry><entry><p>eDP Auxiliary Main Link Topology material type changed to None</p></entry><entry><p>07/23/24 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 Barlow Ridge Topology material change to None</p></entry><entry><p>07/23/24 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 Barlow Ridge Topology material change to None</p></entry><entry><p>07/23/24 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</p></entry><entry><p>removed SL routing length restriction and update max trace DC reistance</p></entry><entry><p>10/16/23 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 07:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</p></entry><entry><p>Added Gothic Bridge support</p></entry><entry><p>10/07/24 09:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</p></entry><entry><p>Added MRTS </p></entry><entry><p>03/22/24 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology pre channel material changed to None</p></entry><entry><p>07/23/24 09:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>DP TCP UHBR20 Barlow Ridge Topology material changed to None</p></entry><entry><p>07/22/24 08:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen1 M.2 Topology material changed to None</p></entry><entry><p>07/23/24 08:53 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Added M4 (BRI_RSP) note, separated R2 for RGI and BRI and updated R2 value for BRI for FmP CRF module.</p></entry><entry><p>05/09/24 03:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Added module down guideline and reference plane note</p></entry><entry><p>04/30/24 03:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>update R1 and R2 with length based solution, removed min length requirement</p></entry><entry><p>12/15/23 09:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>add length restriction for full Dual Stripline routing</p></entry><entry><p>11/23/23 02:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated topology diagram, R1 and R2 values recommendation.</p></entry><entry><p>10/09/23 07:27 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology</p></entry><entry><p>MRTS topology Added</p></entry><entry><p>05/17/24 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology</p></entry><entry><p>Clear notes on via stub</p></entry><entry><p>04/15/24 01:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology</p></entry><entry><p>Added Module Pad DImension and Voiding Requirements</p></entry><entry><p>10/27/23 09:59 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology</p></entry><entry><p>MRTS Topology Added</p></entry><entry><p>05/17/24 05:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology</p></entry><entry><p>Clear notes on Via stub</p></entry><entry><p>04/15/24 01:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</p></entry><entry><p>Updated R1, remove length matching between branch and min length.</p></entry><entry><p>01/18/24 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</p></entry><entry><p>Updated R1 value</p></entry><entry><p>12/21/23 10:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</p></entry><entry><p>Internal RVP topology for non-POR Config for future enabling.</p></entry><entry><p>03/15/24 05:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2</p></entry><entry><p>Added recommendation to reference RUPC WP</p></entry><entry><p>10/11/23 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</p></entry><entry><p>Added VDD2PWRGOOD topology</p></entry><entry><p>02/26/24 10:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32)</p></entry><entry><p>Name updated</p></entry><entry><p>02/06/24 05:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32)</p></entry><entry><p>Rail name changed</p></entry><entry><p>10/27/23 05:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EPD_ON - EPD_ON Topology</p></entry><entry><p>Updated topology diagram and notes</p></entry><entry><p>04/29/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EPD_ON - EPD_ON Topology</p></entry><entry><p>Added EPD_ON topology </p></entry><entry><p>02/26/24 10:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology - Mainstream, Tx</p></entry><entry><p>TYPE-C AUX Retimer Topology material changed to None</p></entry><entry><p>07/22/24 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Max Length</p></entry><entry><p>05/13/25 07:58 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Material updated to ML and Length was reduced</p></entry><entry><p>03/25/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Added Add-In Card topology guideline for internal validation reference.</p></entry><entry><p>10/09/23 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology material changed to None</p></entry><entry><p>07/23/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category</p></entry><entry><p>12/19/23 06:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>10/17/23 02:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Updated CMC selection</p></entry><entry><p>09/03/24 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Updated CMC table due to EOL part</p></entry><entry><p>07/17/24 04:48 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Remove reference parts for ePDG, reference parts are putting under Internal Validation</p></entry><entry><p>06/05/24 05:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen1x1 External Topology material changed to None</p></entry><entry><p>07/23/24 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 05:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length, segment, tline type</p></entry><entry><p>10/17/23 02:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>changed the rail name </p></entry><entry><p>06/19/23 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>changed the rail name </p></entry><entry><p>06/19/23 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>changed the rail name </p></entry><entry><p>06/19/23 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>changed the rail name </p></entry><entry><p>06/19/23 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Adding VCCATOM Efficiency </p></entry><entry><p>06/15/23 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Adding VCCATOM Efficiency </p></entry><entry><p>06/15/23 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Adding VCCATOM Efficiency </p></entry><entry><p>06/15/23 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Adding VCCATOM Efficiency </p></entry><entry><p>06/15/23 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Mainstream, Tx</p></entry><entry><p>eDP HBR3 MUX CTLE+DFE Topology material type changed to None</p></entry><entry><p>07/23/24 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 12:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</p></entry><entry><p>Add Topology Diagram, update note</p></entry><entry><p>10/27/23 01:36 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Insertion loss specification</p></entry><entry><p>06/18/25 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Clear notes on Via stub based on Stackup</p></entry><entry><p>04/15/24 01:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Changed the rail name</p></entry><entry><p>10/27/23 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Changed the rail name</p></entry><entry><p>10/27/23 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Changed the rail name</p></entry><entry><p>10/27/23 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Changed the rail name</p></entry><entry><p>10/27/23 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VDDQ power rail added</p></entry><entry><p>06/20/23 06:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VDDQ power rail added</p></entry><entry><p>06/20/23 06:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VDDQ power rail added</p></entry><entry><p>06/20/23 06:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VDDQ power rail added</p></entry><entry><p>06/20/23 06:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Mainstream, Tx</p></entry><entry><p>Differential Clock - PCIe Gen4 Device Down Clock Topology material changed to None</p></entry><entry><p>07/22/24 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated Segment Length table and Max Total length</p></entry><entry><p>06/16/23 11:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</p></entry><entry><p>Corrected 80MHz to 76.8MHz to reflect actual frequency from HAS</p></entry><entry><p>12/18/24 05:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</p></entry><entry><p>Update max frequency for debug tool at 80MHz Flash.</p></entry><entry><p>04/30/24 03:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</p></entry><entry><p>Updated R1 50MHz and FET component criteria assumption</p></entry><entry><p>01/19/24 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</p></entry><entry><p>Updated R1 value for 50MHZ</p></entry><entry><p>12/22/23 02:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</p></entry><entry><p>Update topology diagram. Added 80MHz guideline in notes</p></entry><entry><p>10/26/23 02:46 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EPD_ON</p></entry><entry><p>New EPD_ON topology</p></entry><entry><p>02/26/24 10:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</p></entry><entry><p>Remove min length info and updated in segment length section, remove length matching between branches.</p></entry><entry><p>01/18/24 05:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</p></entry><entry><p>Updated R1 value</p></entry><entry><p>12/21/23 10:11 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Outer WCK length update</p></entry><entry><p>06/16/23 10:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 05:02 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only) - Mainstream, Tx</p></entry><entry><p> Barlow Ridge Type-C and DP Aux Topology material changed to None</p></entry><entry><p>07/22/24 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 12:53 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</p></entry><entry><p>Re-driver Diagram and Re-driver part number updated</p></entry><entry><p>02/17/25 03:58 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</p></entry><entry><p>Re-driver Topology is added</p></entry><entry><p>05/07/24 07:25 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</p></entry><entry><p>Re-driver Topology is added</p></entry><entry><p>05/07/24 07:25 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</p></entry><entry><p>Updated lengths</p></entry><entry><p>08/26/25 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) PCIe Gen5 CEM Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) PCIe Gen5 CEM Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation</p></entry><entry><p>Document moved</p></entry><entry><p>05/06/25 01:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation</p></entry><entry><p>Memory Power Plane Routing Guidelines</p></entry><entry><p>05/06/25 01:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Thin PCB, Rx,Tx, Post-Channel</p></entry><entry><p>Changed PCB category to Thin PCB</p></entry><entry><p>02/19/25 02:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology - Mainstream, Tx</p></entry><entry><p>Type-C AUX With Retimer Internal Cable Topology material changed to None</p></entry><entry><p>07/22/24 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>(Internal only) DP TCP UHBR20 Retimer Topology material type changed to None</p></entry><entry><p>07/23/24 08:45 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Number of via is added</p></entry><entry><p>11/21/23 01:37 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology - Mainstream, Tx</p></entry><entry><p>Type-C AUX Cascaded Retimer Topology materiial cnaged to None</p></entry><entry><p>07/22/24 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>DP TCP UHBR20 Barlow Ridge Topology materiial changed to None</p></entry><entry><p>07/22/24 08:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology material changed to None</p></entry><entry><p>07/23/24 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - VDD2PWRGOOD</p></entry><entry><p>New VDD2PWRGOOD topology</p></entry><entry><p>02/26/24 10:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>update flexi PDG doc #</p></entry><entry><p>02/05/24 07:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>update board trace characteristic assumptions</p></entry><entry><p>01/09/24 03:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Device Down Topology material changed to None</p></entry><entry><p>07/23/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>DQ inner Byte</p></entry><entry><p>06/16/23 08:31 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 06:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/17/23 02:43 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology</p></entry><entry><p>MRTS Updated</p></entry><entry><p>05/17/24 04:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology</p></entry><entry><p>Clear notes on Via stub</p></entry><entry><p>04/15/24 01:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology</p></entry><entry><p>Added notes to avoid Common mode noise coupling</p></entry><entry><p>03/25/24 10:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology</p></entry><entry><p>Added Ground plane voiding recommendation for M.2 Connector pads</p></entry><entry><p>10/27/23 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 Device Down Topology material change to None</p></entry><entry><p>07/23/24 08:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 Device Down Topology material change to None</p></entry><entry><p>07/23/24 08:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>Updated topology diagram and added M5 segment notes</p></entry><entry><p>11/22/23 09:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>Update on PTL eSPI 2Load Device Down Topology</p></entry><entry><p>11/22/23 03:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</p></entry><entry><p>Added RF Decoupling Capacitors on GFX Power Planes</p></entry><entry><p>07/16/25 06:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</p></entry><entry><p>update topology guide</p></entry><entry><p>09/20/23 06:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</p></entry><entry><p>New Topology</p></entry><entry><p>09/20/23 06:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Re-timer MRTS is updated</p></entry><entry><p>04/29/24 01:24 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Re-timer MRTS is updated</p></entry><entry><p>04/29/24 01:24 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Re-timer MRTS is updated</p></entry><entry><p>04/29/24 01:24 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>Added comment on Re-timer compliance</p></entry><entry><p>03/15/24 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>Added comment on Re-timer compliance</p></entry><entry><p>03/15/24 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>Added comment on Re-timer compliance</p></entry><entry><p>03/15/24 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Topology changed from Re-driver to Re-timer</p></entry><entry><p>03/15/24 04:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Topology changed from Re-driver to Re-timer</p></entry><entry><p>03/15/24 04:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI Topology changed from Re-driver to Re-timer</p></entry><entry><p>03/15/24 04:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI 12G partnumber is updated</p></entry><entry><p>02/13/24 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI 12G partnumber is updated</p></entry><entry><p>02/13/24 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</p></entry><entry><p>HDMI 12G partnumber is updated</p></entry><entry><p>02/13/24 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 07:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</p></entry><entry><p>Clarified Gothic Bridge support</p></entry><entry><p>10/07/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</p></entry><entry><p>Added Gothic Bridge support</p></entry><entry><p>10/07/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/22/24 05:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</p></entry><entry><p>DP TCP UHBR20 Cascaded Retimer/Mux topology material type changed to None</p></entry><entry><p>07/23/24 08:44 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</p></entry><entry><p>updated max length note for M4</p></entry><entry><p>05/08/24 01:40 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</p></entry><entry><p>updated length</p></entry><entry><p>05/08/24 12:31 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</p></entry><entry><p>Added Graphic (GFX) Power Planes RFI Design Guidelines contents</p></entry><entry><p>07/16/25 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</p></entry><entry><p>Added new Graphic Power Planes RFI Design Guidelines</p></entry><entry><p>07/16/25 06:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>09/24/24 02:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>remove reduced max length section</p></entry><entry><p>10/16/23 05:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>update min length requirement</p></entry><entry><p>10/16/23 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated CPU buffer drive strength and reduce max length notes</p></entry><entry><p>06/16/23 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated min length notes</p></entry><entry><p>09/06/24 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>10/26/23 02:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>updated R1 Value from single resistor solution to length base</p></entry><entry><p>10/26/23 01:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>update R1 resistor placement/value and topology diagram</p></entry><entry><p>10/17/23 10:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>update topology diagram, R1 value and placement</p></entry><entry><p>10/16/23 05:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>update min length requirement</p></entry><entry><p>10/16/23 05:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated CPU buffer drive strength notes</p></entry><entry><p>06/16/23 05:57 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - System Efficient ESD Design (SEED)</p></entry><entry><p>Update document number and name</p></entry><entry><p>06/07/24 04:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>Add MRTS</p></entry><entry><p>03/20/24 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>Add MRTS</p></entry><entry><p>03/20/24 06:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>update max via count</p></entry><entry><p>12/19/23 03:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>add via max count </p></entry><entry><p>12/19/23 03:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/17/23 02:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</p></entry><entry><p>update segment name</p></entry><entry><p>12/20/23 03:10 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</p></entry><entry><p>update M3 segment length and added M_cable length requirement</p></entry><entry><p>11/21/23 04:40 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>Update Diagram based on Vendor Feedback</p></entry><entry><p>12/08/23 07:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>update diagram</p></entry><entry><p>10/24/23 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</p></entry><entry><p>New section for the LPCAMM2</p></entry><entry><p>01/18/24 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</p></entry><entry><p>New section for the LPCAMM2</p></entry><entry><p>01/18/24 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology material changed to None</p></entry><entry><p>07/23/24 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen1x1 Type-A Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type-C USB - Gen1x1 Type-A Topology material changed to None</p></entry><entry><p>07/23/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>MRTS</p></entry><entry><p>03/21/24 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>update via count and note</p></entry><entry><p>12/19/23 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>add max via count</p></entry><entry><p>12/19/23 03:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>10/24/23 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Post channel material changed to none</p></entry><entry><p>07/23/24 09:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Adding post channel segment lengths</p></entry><entry><p>10/27/23 10:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p> PCIe Gen2 Internal Cable Topology material change to None</p></entry><entry><p>07/23/24 08:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M4 and M6 segment, updated min and max length info</p></entry><entry><p>01/18/24 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>Wrong entry</p></entry><entry><p>08/27/24 04:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>Updated the PCB type</p></entry><entry><p>08/27/24 04:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen 1-3 - PCIe Gen1 Device Down Topology material changed to None</p></entry><entry><p>07/23/24 08:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology - Mainstream, Tx</p></entry><entry><p>Type-C AUX MUX With Retimer Topology material changed to None</p></entry><entry><p>07/22/24 08:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated M1 and M2 segment length info to reflect latest topology diagram</p></entry><entry><p>10/26/23 02:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Change in segment max length, max length segment note and max length total</p></entry><entry><p>10/25/23 07:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</p></entry><entry><p>Added CPU buffer drive strength notes</p></entry><entry><p>06/16/23 06:18 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology</p></entry><entry><p>Added 1.5 Gsps topology to keep uniform with 404/204 guidelines</p></entry><entry><p>08/29/25 08:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:07 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>WCK length</p></entry><entry><p>06/16/23 08:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated segment length to reflect on latest topology updates</p></entry><entry><p>10/24/23 03:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated min length info and its note</p></entry><entry><p>01/18/24 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update segment length table to match topology diagram. </p></entry><entry><p>10/26/23 10:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>Wrong entry</p></entry><entry><p>08/27/24 04:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>Updated the PCB type</p></entry><entry><p>08/27/24 04:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen1 Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Max Length</p></entry><entry><p>05/13/25 08:00 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Added Material Classification for Mid Loss and reduced length</p></entry><entry><p>03/25/25 08:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/29/24 09:34 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>adding a new section for the DDR5 VDD2 rail</p></entry><entry><p>10/26/23 10:14 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 Device Down Topology material selection changed to None</p></entry><entry><p>07/22/24 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>CNVio3 Device Down Topology material selection changed to None</p></entry><entry><p>07/22/24 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added Maximum Route Length Details</p></entry><entry><p>10/18/23 03:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added Maximum Route Length Details</p></entry><entry><p>10/18/23 03:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SCL</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:46 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Change length for max frequency 25MHz</p></entry><entry><p>11/20/24 09:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz Flash segment length table for 2-load MAF.</p></entry><entry><p>10/26/23 10:28 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>BI Lengths updated</p></entry><entry><p>02/29/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>03/21/24 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</p></entry><entry><p>update max via count</p></entry><entry><p>12/19/23 03:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</p></entry><entry><p>add via max count </p></entry><entry><p>12/19/23 03:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</p></entry><entry><p>Update topology diagram</p></entry><entry><p>10/17/23 02:15 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology</p></entry><entry><p>Changed speed to 2.16 Gsps from 2.159</p></entry><entry><p>08/29/25 08:28 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology</p></entry><entry><p>Added 2.159 Gsps</p></entry><entry><p>08/26/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>BI LENGTH UPDATED</p></entry><entry><p>02/29/24 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</p></entry><entry><p>BI LENGTHS UPDATED</p></entry><entry><p>02/29/24 09:35 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:17 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Premium Mid Loss (PML), Rx</p></entry><entry><p>Updated lengths for premium mid loss</p></entry><entry><p>08/26/25 08:37 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Premium Mid Loss (PML), Rx</p></entry><entry><p>Updated lengths for premium mid loss</p></entry><entry><p>08/26/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated segment length and added min length note.</p></entry><entry><p>03/20/24 07:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</p></entry><entry><p>Updated High Speed Differential Signal Routing Recommendations Table</p></entry><entry><p>11/05/24 12:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</p></entry><entry><p>Added CPU buffer drive strength notes and updated signal name</p></entry><entry><p>06/16/23 06:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated segment length to reflect latest topology diagram</p></entry><entry><p>10/24/23 03:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Removed I2S2.</p></entry><entry><p>10/09/23 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI TCP Re-timer 12G Topology material changed to None</p></entry><entry><p>07/23/24 08:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI Re-timer post channel length is updated</p></entry><entry><p>03/15/24 05:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI Re-timer post channel length is updated</p></entry><entry><p>03/15/24 05:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI Re-timer post channel length is updated</p></entry><entry><p>03/15/24 05:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>Post-channel length is updated to TBD</p></entry><entry><p>02/13/24 10:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>Post-channel length is updated to TBD</p></entry><entry><p>02/13/24 10:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>Post-channel length is updated to TBD</p></entry><entry><p>02/13/24 10:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Pre channel material changed to None</p></entry><entry><p>07/23/24 09:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>update length</p></entry><entry><p>09/20/23 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updated R1, R3 and R4 value</p></entry><entry><p>03/22/24 04:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Audio - DMIC EMI/ RFI Risk</p></entry><entry><p>removed "copy" word</p></entry><entry><p>09/03/24 06:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M1, M4 and M5  segment and min length info and its note</p></entry><entry><p>01/18/24 06:58 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>RDQS length</p></entry><entry><p>06/16/23 08:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 M.2 Topology material change to None</p></entry><entry><p>07/23/24 08:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 M.2 Topology material change to None</p></entry><entry><p>07/23/24 08:58 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Updated topology title for PTL-PH</p></entry><entry><p>08/26/25 04:54 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Updated topology title for PTL-PH</p></entry><entry><p>08/26/25 04:54 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Updated topology title for PTL-PH</p></entry><entry><p>08/26/25 04:54 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Updated topology title for PTL-PH</p></entry><entry><p>08/26/25 04:54 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Updated topology title for PTL-PH</p></entry><entry><p>08/26/25 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added MRTS diagram</p></entry><entry><p>03/22/24 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>update frequency value</p></entry><entry><p>02/08/24 07:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>updated topology diagram</p></entry><entry><p>10/18/23 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>updated R1 value, included R1 placement note, updated trace spacing requirement</p></entry><entry><p>10/18/23 05:53 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Separating Inner &amp; Outer </p></entry><entry><p>06/16/23 10:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</p></entry><entry><p>Updated buffer setting notes</p></entry><entry><p>10/26/23 03:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology (Internal Only) - Mainstream, Tx</p></entry><entry><p>Type-C AUX No Retimer Internal Cable Topology material changed to None</p></entry><entry><p>07/22/24 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C Fast Mode Plus (1 MHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:43 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) UFS M.2 Topology material changed to None</p></entry><entry><p>07/23/24 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>Update segment and max length </p></entry><entry><p>10/27/23 01:40 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only)</p></entry><entry><p>Removed Barlow Ridge DP Aux topology diagram from "Barlow Ridge Type-C and DP Aux Topology as it was for DDI type DP</p></entry><entry><p>05/14/24 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>(Internal Validation) Gen2x1 Type-A Redriver Topology post channel material updated to None</p></entry><entry><p>07/23/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) UFS Add-in-card Topology material changed to None</p></entry><entry><p>07/23/24 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category</p></entry><entry><p>12/19/23 06:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</p></entry><entry><p>Update Tline type for M1, and update M2 length</p></entry><entry><p>07/06/23 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</p></entry><entry><p>Update Tline type for M1, and update M2 length</p></entry><entry><p>07/06/23 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Back Panel or External Topology material changed to None</p></entry><entry><p>07/23/24 09:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Antenna Barricade Technology</p></entry><entry><p>Update on wording</p></entry><entry><p>09/03/24 07:41 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>Number of Via additon </p></entry><entry><p>11/21/23 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:28 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Mainstream, Rx</p></entry><entry><p>CSI DPHY - CSI Main Link Up To 1.5 Gbps Topology material selection changed to None</p></entry><entry><p>07/22/24 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>WCK Inner </p></entry><entry><p>06/16/23 10:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</p></entry><entry><p>Differential Clock - PCIe Gen5 Add-in Card Clock Topology material changed to None</p></entry><entry><p>07/22/24 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Mainstream, Rx</p></entry><entry><p>CSI DPHY - CSI Main Link Up To 2.5 Gbps Topology material changed to None</p></entry><entry><p>07/22/24 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - (Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>Pre-channel length is updated</p></entry><entry><p>11/06/24 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</p></entry><entry><p>MRTS diagram is added</p></entry><entry><p>03/25/24 12:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</p></entry><entry><p>Update topology diagram to change Rpu power rail name and added notes for resistor placement. </p></entry><entry><p>07/19/24 01:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</p></entry><entry><p>Update topology diagram</p></entry><entry><p>06/15/23 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology post channel max length updated to 33mm based on feedback from Tomer and Albert Chang</p></entry><entry><p>11/16/24 02:43 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology post channel max length updated to 33mm based on feedback from Tomer and Albert Chang</p></entry><entry><p>11/16/24 02:43 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology post channel material changed to None</p></entry><entry><p>07/23/24 09:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology post channel material changed to None</p></entry><entry><p>07/23/24 09:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY</p></entry><entry><p>Updated CSI name to CSI DPHY</p></entry><entry><p>08/31/23 10:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type-C USB+DP Main Link Topology  material change to None</p></entry><entry><p>07/23/24 09:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Rx,Tx</p></entry><entry><p>Max length update for direct link topology</p></entry><entry><p>11/21/23 11:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Device Down Topology</p></entry><entry><p>Updated the Via based on PIER Schema</p></entry><entry><p>12/19/23 05:13 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - UFS (Internal Validation)</p></entry><entry><p>Added UFS Section For Internal Validation</p></entry><entry><p>05/08/24 08:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</p></entry><entry><p>Added DPHY to topology diagram</p></entry><entry><p>10/23/24 03:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 12:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen3 M.2 Topology material change to None</p></entry><entry><p>07/23/24 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>Updated topology diagram, removed max length total notes, removed cable details</p></entry><entry><p>09/25/24 03:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>update CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:04 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>update doc# for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 12:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>update device buffer strength and resistor combination</p></entry><entry><p>10/16/23 12:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>Updated Topology name, diagram and design notes for SoundWire Large System: 4-Load Star</p></entry><entry><p>06/16/23 11:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>Updated Topology name, diagram and design notes for SoundWire Large System: 4-Load Star</p></entry><entry><p>06/16/23 11:16 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</p></entry><entry><p>Type-C USB Gen 1x1 Type-A Topology made Internal only</p></entry><entry><p>05/29/24 05:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</p></entry><entry><p>Updating the max number of vias according to latest schema</p></entry><entry><p>12/19/23 04:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>update segment name and max length requirement</p></entry><entry><p>02/02/24 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>Updated segment length table, max length total and max length total note</p></entry><entry><p>06/16/23 11:43 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for mid loss</p></entry><entry><p>08/26/25 05:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:30 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Update Max Frequency for Debug Tool</p></entry><entry><p>04/30/24 03:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Update topology diagram and notes for 80MHz 4-load topology with FET</p></entry><entry><p>10/26/23 04:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Update topology diagram and notes</p></entry><entry><p>08/16/23 02:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Add New Topology: SPI0 Flash 80MHz 3-Load Branch Topology (Device Down) with EC Isolation FET Flash Sharing</p></entry><entry><p>06/16/23 01:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Added Add-In Card topology guideline for internal validation reference.</p></entry><entry><p>10/09/23 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>09/03/24 07:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>10/24/23 03:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>update min length requirement</p></entry><entry><p>10/16/23 05:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>update total min length requirement</p></entry><entry><p>10/16/23 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated CPU buffer drive strength notes</p></entry><entry><p>06/16/23 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M4 and M6 segment and min length info and max length notes.</p></entry><entry><p>01/19/24 03:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology - Segment Lengths</p></entry><entry><p>Updated segment length info to reflect latest topology diagram</p></entry><entry><p>10/25/23 06:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology - Segment Lengths</p></entry><entry><p>added UFS REF CLK PDG</p></entry><entry><p>10/03/23 09:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CPU GPIO - CPU GPIO CMOS Buffer Type Topology</p></entry><entry><p>Updated topology diagram.</p></entry><entry><p>10/09/23 05:41 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>DQ Outer Guidelines</p></entry><entry><p>06/16/23 08:19 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Added M2 note for extended length</p></entry><entry><p>11/20/24 09:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</p></entry><entry><p>Updated CPU buffer drive strength notes and R1 value.</p></entry><entry><p>06/16/23 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</p></entry><entry><p>update CPU TX &amp; RX timing register configuration</p></entry><entry><p>03/16/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</p></entry><entry><p>update topology diagram to map RVP implementation</p></entry><entry><p>12/20/23 03:10 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</p></entry><entry><p>update doc # for CPU TX &amp; RX timing register configuration</p></entry><entry><p>12/20/23 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</p></entry><entry><p>added internal validation topology for LS 4 load star by leverage from device down topology and update diagram and content from device down to AIC</p></entry><entry><p>11/21/23 04:38 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI TCP Re-timer 12G Topology pre channel material changed to None</p></entry><entry><p>07/23/24 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI Re-timer Topology Pre-channel length updated</p></entry><entry><p>03/15/24 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI Re-timer Topology Pre-channel length updated</p></entry><entry><p>03/15/24 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI Re-timer Topology Pre-channel length updated</p></entry><entry><p>03/15/24 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Redriver part number and MAX length uodated</p></entry><entry><p>02/13/24 10:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Redriver part number and MAX length uodated</p></entry><entry><p>02/13/24 10:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Redriver part number and MAX length uodated</p></entry><entry><p>02/13/24 10:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Topology Pre_channel length updated</p></entry><entry><p>02/13/24 10:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Topology Pre_channel length updated</p></entry><entry><p>02/13/24 10:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</p></entry><entry><p>HDMI 12G Topology Pre_channel length updated</p></entry><entry><p>02/13/24 10:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Max Length</p></entry><entry><p>05/13/25 07:59 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</p></entry><entry><p>Material classification as Mid Loss and Length is reduced</p></entry><entry><p>03/25/25 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - FORCEPR#</p></entry><entry><p>Renamed PROCHOT# to FORCEPR#</p></entry><entry><p>06/16/23 09:46 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Notes has been updated</p></entry><entry><p>05/08/24 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Adding MRTS for DDR5</p></entry><entry><p>04/22/24 12:32 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Number of via added in new table</p></entry><entry><p>11/21/23 01:39 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</p></entry><entry><p>BI LENGTH UPDATED </p></entry><entry><p>02/29/24 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Mainstream, Tx</p></entry><entry><p>Differential Clock - PCIe Gen1-3 Device Down Clock Topology material changed to None</p></entry><entry><p>07/22/24 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</p></entry><entry><p>Added CPU Buffer driver strength note</p></entry><entry><p>06/20/23 03:15 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>CACS length</p></entry><entry><p>06/16/23 08:35 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology material change to None</p></entry><entry><p>07/23/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - (Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology</p></entry><entry><p>HDMI TCP Re-driver 12G M.2 Topology</p></entry><entry><p>11/06/24 05:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated segment length and min length notes</p></entry><entry><p>03/20/24 07:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Post channel material changed to None</p></entry><entry><p>07/23/24 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</p></entry><entry><p>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Prechannel 2 material changed to None</p></entry><entry><p>07/23/24 09:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</p></entry><entry><p>Changed retimer to retimer length</p></entry><entry><p>10/27/23 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel Max length updated to 33mm based on feedback from Tomer and Albert chang</p></entry><entry><p>11/16/24 02:17 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel</p></entry><entry><p>ype-C TBT+USB+DP 40G Cascaded Retimer Topology post channel material changed to None</p></entry><entry><p>07/23/24 09:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated min length notes</p></entry><entry><p>09/06/24 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>10/24/23 03:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>remove reduce max length section </p></entry><entry><p>10/16/23 05:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>update min length requirement</p></entry><entry><p>10/16/23 05:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated CPU buffer drive strength and reduce max length notes</p></entry><entry><p>06/16/23 06:09 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for mid loss</p></entry><entry><p>08/26/25 08:39 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for mid loss</p></entry><entry><p>08/26/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>DP TCP UHBR20 Cascaded Retimer/Mux topology material type changed to None</p></entry><entry><p>07/23/24 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type-C USB - Gen2x1 Type-A Topology material changed to None</p></entry><entry><p>07/23/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Rx,Tx</p></entry><entry><p>Max length update for direct link topology for Type A from 140mm to 118mm</p></entry><entry><p>12/19/23 04:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updated R1, R2 and R3 value</p></entry><entry><p>03/20/24 07:26 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>CLK length</p></entry><entry><p>06/16/23 08:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP Hot Plug Detect Implementation</p></entry><entry><p>eDP HPD VCC voltage is changed from 1.8V to 1.25V</p></entry><entry><p>07/22/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Corrected 80MHz to 76.8MHz according to HAS</p></entry><entry><p>12/18/24 05:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Updated topology diagram naming</p></entry><entry><p>09/06/24 02:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Update topology diagram and include debug tool max frequency in note</p></entry><entry><p>05/14/24 05:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Updated R1 50MHz, remove length matching between branches and Remove min length info and updated in segment length section</p></entry><entry><p>01/18/24 05:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Updated R1 value for 50MHZ</p></entry><entry><p>12/22/23 02:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</p></entry><entry><p>Updates topology diagram. Added 80MHz guideline to notes.</p></entry><entry><p>10/26/23 10:25 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>T4 10L 2-x-2+ stack-up updated to reflect 4 layer Mem routing and EDW, DK values</p></entry><entry><p>06/23/23 05:09 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Mainstream, Rx</p></entry><entry><p>CSI DPHY - CSI Main Link Up To 2.0 Gbps Topology material selection changed to None</p></entry><entry><p>07/22/24 08:20 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>MS Length revised</p></entry><entry><p>02/05/24 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</p></entry><entry><p>MS Length revised</p></entry><entry><p>02/05/24 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Correct SPI0 80MHz to 76.8MHz</p></entry><entry><p>12/10/24 06:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Added MRTS table </p></entry><entry><p>09/03/24 03:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Remove min length info and updated in segment length section.</p></entry><entry><p>01/18/24 05:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Updated R1 for 50MHz</p></entry><entry><p>01/18/24 05:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</p></entry><entry><p>Updates topology diagram and added 80MHz notes</p></entry><entry><p>10/25/23 05:10 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</p></entry><entry><p>MRTS diagram is added</p></entry><entry><p>03/25/24 12:08 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/22/24 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</p></entry><entry><p>Updating the max number of vias according to latest schema</p></entry><entry><p>12/19/23 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:11 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Internal Validation</p></entry><entry><p>05/07/24 11:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Update length matching </p></entry><entry><p>10/27/23 02:19 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Add general guidelines</p></entry><entry><p>10/27/23 01:14 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Added top level section for UFS</p></entry><entry><p>07/06/23 03:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1, FET component criteria and removed length matching between branches and min length total</p></entry><entry><p>01/19/24 03:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1 guideline</p></entry><entry><p>12/20/23 06:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated M1 to M4 segment and added M5 segment to reflect latest topology diagram</p></entry><entry><p>11/22/23 09:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</p></entry><entry><p>Type-C USB Gen2x1 Type-A topology made Internal only</p></entry><entry><p>05/29/24 05:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</p></entry><entry><p>Updating the max number of vias according to latest schema</p></entry><entry><p>12/19/23 04:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</p></entry><entry><p>Removed BO row from Segment Lengths table and added additional note in the remaining row.</p></entry><entry><p>02/02/24 04:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Tx</p></entry><entry><p>PCIe Gen1-3 Add-in Card Clock Topology material changed to None</p></entry><entry><p>07/22/24 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Updated ESD Diode Selection Contents</p></entry><entry><p>09/03/24 05:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Update on working voltage for Type-C USB+DP</p></entry><entry><p>07/17/24 09:28 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Update document number and name</p></entry><entry><p>06/07/24 04:02 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Remove reference part for ePDG</p></entry><entry><p>06/06/24 05:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C Fast Mode (400 kHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:41 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen2x1 External With Retimer Topology material changed to None</p></entry><entry><p>07/23/24 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated M4 and M5 segment, max length and min length info</p></entry><entry><p>01/18/24 07:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</p></entry><entry><p>Updated Memory Devices content &amp; Image</p></entry><entry><p>09/03/24 07:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI TCP Re-driver 12G Topology post channel material changed to None</p></entry><entry><p>07/23/24 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>HDMI TCP Re-driver 12G Topology post channel material changed to None</p></entry><entry><p>07/23/24 08:50 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>Post-channel length guidelines is provided</p></entry><entry><p>05/07/24 07:27 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</p></entry><entry><p>Post-channel length guidelines is provided</p></entry><entry><p>05/07/24 07:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Thin PCB, Rx,Tx</p></entry><entry><p>Add PTL mRVP guidelines</p></entry><entry><p>02/20/25 01:15 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>BO2 Length updated </p></entry><entry><p>02/09/24 01:25 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>BO2 Length updated </p></entry><entry><p>02/09/24 01:25 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>L5 CAC addition</p></entry><entry><p>01/25/24 06:32 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</p></entry><entry><p>L5 CAC addition</p></entry><entry><p>01/25/24 06:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB3.2 Gen2x1 External Topology material change to None</p></entry><entry><p>07/23/24 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category </p></entry><entry><p>12/19/23 06:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</p></entry><entry><p>Update PDG length and segments</p></entry><entry><p>10/17/23 02:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1 50MHz, remove length matching between branches, and remove min length info and updated in segment length section.</p></entry><entry><p>01/18/24 06:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1 for 50Mhz</p></entry><entry><p>12/20/23 09:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updates topology diagram. Added 80MHz notes. </p></entry><entry><p>10/26/23 02:18 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz segment length table</p></entry><entry><p>10/25/23 05:14 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode (400 kHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 05:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated simulated segment table, max length requirement and max length total note</p></entry><entry><p>06/16/23 10:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology - Pull-up and Pull-down Strength - I2C Fast Mode (400 kHz)</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</p></entry><entry><p>Added CPU buffer drive strength notes</p></entry><entry><p>06/16/23 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen2 Device Down Topology material changed to None</p></entry><entry><p>07/23/24 08:54 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</p></entry><entry><p>Adding LP5 spec</p></entry><entry><p>06/19/23 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</p></entry><entry><p>Adding LP5 spec</p></entry><entry><p>06/19/23 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) PCIe Gen4 CEM Topology material change to None</p></entry><entry><p>07/23/24 08:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) PCIe Gen4 CEM Topology material change to None</p></entry><entry><p>07/23/24 08:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Type-C Topology material changed to None</p></entry><entry><p>07/23/24 09:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology - Mainstream, Tx</p></entry><entry><p>Differential Clock - PCIe Gen5 Device Down Clock Topology material changed toNone</p></entry><entry><p>07/22/24 08:24 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>Document moved</p></entry><entry><p>05/08/24 08:15 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>Added UFS (Internal Validation) Section</p></entry><entry><p>05/08/24 06:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</p></entry><entry><p>update flexi PDG doc #</p></entry><entry><p>02/05/24 07:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</p></entry><entry><p>update board trace characteristic assumptions</p></entry><entry><p>01/09/24 03:35 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Updated Topology name </p></entry><entry><p>08/26/25 04:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Added MRTS topology</p></entry><entry><p>03/22/24 04:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>10/26/23 02:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Updated R1 value</p></entry><entry><p>06/16/23 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Updated CPU buffer drive strength notes</p></entry><entry><p>06/16/23 05:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p> (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology material changed to None</p></entry><entry><p>07/23/24 09:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>update category</p></entry><entry><p>12/19/23 06:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>12/08/23 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>10/24/23 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Inner RDQS Update</p></entry><entry><p>06/16/23 10:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>(Internal Validation) UFS Device Down Topology material changed to None</p></entry><entry><p>07/23/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 07:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>Added Gothic Bridge Support</p></entry><entry><p>10/07/24 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/22/24 05:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Pre channel material changed to None</p></entry><entry><p>07/23/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</p></entry><entry><p>update flexi PDG doc #</p></entry><entry><p>02/05/24 07:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</p></entry><entry><p>updated board trace characteristic assumptions</p></entry><entry><p>01/09/24 03:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</p></entry><entry><p>updated RPU and current assist value</p></entry><entry><p>01/09/24 03:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</p></entry><entry><p>update supported total bus capacitance with respective pull up resistor and configuration</p></entry><entry><p>10/20/23 04:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated min length info</p></entry><entry><p>01/19/24 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 Device Down Topology material change to None</p></entry><entry><p>07/23/24 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen4 Device Down Topology material change to None</p></entry><entry><p>07/23/24 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5</p></entry><entry><p>Updating the length matching table as per PIF discussion </p></entry><entry><p>11/13/23 05:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Rx,Tx</p></entry><entry><p>USB2.0 Flex or Internal Cable without Daughter Card Topology material changed to None</p></entry><entry><p>07/23/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32)</p></entry><entry><p>Rail name updated</p></entry><entry><p>02/06/24 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Pre channel material changed to None</p></entry><entry><p>07/23/24 09:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>update topology</p></entry><entry><p>09/20/23 07:09 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</p></entry><entry><p>updated Variant name for the 10l T3 0.8mm mRVP stack-up</p></entry><entry><p>02/11/25 11:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</p></entry><entry><p>Added mRVP based 10L T3 0.8mm PCB stack-up as Internal only option and updated stack-up parameters</p></entry><entry><p>02/11/25 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI TCP</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:35 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</p></entry><entry><p>updated the retimer and MUX details</p></entry><entry><p>05/22/24 04:19 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</p></entry><entry><p>updated the retimer and MUX details</p></entry><entry><p>05/22/24 04:19 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</p></entry><entry><p>Renamed "Type-C AUX - Type-C AUX MUX With Retimer (Internal) Topology" to Type-C Aux Cascaded retimer/Mux Topology</p></entry><entry><p>05/14/24 03:21 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</p></entry><entry><p>Renamed "Type-C AUX - Type-C AUX MUX With Retimer (Internal) Topology" to Type-C Aux Cascaded retimer/Mux Topology</p></entry><entry><p>05/14/24 03:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updated EC M7 length info</p></entry><entry><p>11/22/23 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updates topology length for 80MHz 4-load with FET topology</p></entry><entry><p>10/26/23 04:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updatesd segment length and total length. </p></entry><entry><p>08/16/23 02:16 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Update Segment Length for new topology</p></entry><entry><p>06/16/23 02:11 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>8L Type-3 0.8mm stack-up layer assignments updated based on RSB inputs</p></entry><entry><p>10/25/23 02:28 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Modified Type-3 0.8mm 8L stack-up to reflect L3 and L4 as the DSL layers</p></entry><entry><p>08/20/23 01:09 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Updated T3 8L 0.8mm stack-up with mid-loss df = 0.012 </p></entry><entry><p>06/23/23 04:44 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16</p></entry><entry><p>Rcomp topology updated</p></entry><entry><p>09/02/24 04:30 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16</p></entry><entry><p>Reset topology updated</p></entry><entry><p>09/02/24 04:26 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16</p></entry><entry><p>number of via update</p></entry><entry><p>11/21/23 01:41 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 12:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated M1 and M2 segment length.</p></entry><entry><p>10/09/23 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated M1, M2, M_cable and max length total info</p></entry><entry><p>06/19/23 06:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated min length </p></entry><entry><p>03/20/24 07:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</p></entry><entry><p>New section for LPCAMM2</p></entry><entry><p>01/18/24 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</p></entry><entry><p>New section for LPCAMM2</p></entry><entry><p>01/18/24 05:25 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology - Mid Loss (ML), Rx</p></entry><entry><p>Updated lengths for mid loss</p></entry><entry><p>08/26/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB</p></entry><entry><p> Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated min length notes</p></entry><entry><p>09/06/24 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>update min length requiement</p></entry><entry><p>10/16/23 04:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>update total min length requirement</p></entry><entry><p>10/16/23 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated CPU buffer drive strength notes</p></entry><entry><p>06/16/23 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</p></entry><entry><p>Material type updated</p></entry><entry><p>02/29/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</p></entry><entry><p>BI LENGTHS UPDATED</p></entry><entry><p>02/29/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</p></entry><entry><p>Document moved</p></entry><entry><p>02/29/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Updated topology diagram and Added Flash programmer usages notes</p></entry><entry><p>11/13/24 02:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Corrected topology diagram for 80MHz MAF 3 load topology</p></entry><entry><p>09/06/24 09:11 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</p></entry><entry><p>Added 80MHz 3-Load MAF topology</p></entry><entry><p>05/14/24 05:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:22 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>CNVio Module Down Topology material selction change to none</p></entry><entry><p>07/22/24 08:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</p></entry><entry><p>08/14/23 05:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Audio</p></entry><entry><p>Updated Audio Jack ESD Protection Diagram</p></entry><entry><p>10/06/23 06:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Thin PCB, Rx,Tx</p></entry><entry><p>Add PTL mRVP guidelines</p></entry><entry><p>02/20/25 01:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Audio - Audio ESD Protection</p></entry><entry><p>remove copy</p></entry><entry><p>09/03/24 06:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Cascaded Retimer Topology pre channel 1 material changed to None</p></entry><entry><p>07/23/24 09:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Changed pre channel length</p></entry><entry><p>10/27/23 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Rx,Tx</p></entry><entry><p>PCIe Gen3 Device Down Topology material change to None</p></entry><entry><p>07/23/24 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</p></entry><entry><p>RESET length</p></entry><entry><p>06/16/23 08:41 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type-C USB+DP Main Link Internal Cable Topology material changed to None</p></entry><entry><p>07/23/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Rx,Tx</p></entry><entry><p>Type_C USB+DP Internal cable Topology length updated</p></entry><entry><p>11/23/23 10:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - DP TCP</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>06/27/25 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology -  Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Corrected Segment length according to topology diagram</p></entry><entry><p>09/06/24 09:08 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology -  Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz 3-load MAF topology segment length.</p></entry><entry><p>05/14/24 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</p></entry><entry><p>eDP HBR3 Main Link CTLE Topology material type changed to None</p></entry><entry><p>07/23/24 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Pre channel material changed to none</p></entry><entry><p>07/23/24 09:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Update in max length limit</p></entry><entry><p>11/21/23 11:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Adding segment length for the Pre-channel</p></entry><entry><p>10/27/23 10:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology pre channel material changed to none</p></entry><entry><p>07/23/24 09:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</p></entry><entry><p>Type-C TBT+USB+DP 40G Retimer Topology pre channel material changed to none</p></entry><entry><p>07/23/24 09:17 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology - Premium Mid Loss (PML), Rx</p></entry><entry><p>Updated lengths for PML</p></entry><entry><p>08/26/25 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>Moved min length total info from notes section to specific min length section</p></entry><entry><p>03/20/24 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>update segment name and max length requirement</p></entry><entry><p>02/02/24 06:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</p></entry><entry><p>Updated segment length table, max length total and max length total note</p></entry><entry><p>06/16/23 12:13 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3</p></entry><entry><p>Updating the length matching table as per 2023WW45 PIF discussion</p></entry><entry><p>11/13/23 05:53 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</p></entry><entry><p>Update MRTS</p></entry><entry><p>03/20/24 01:25 PM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio3 in separate row and changed the S-ES and S-Non ES spacing</p></entry><entry><p>03/26/25 12:43 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</p></entry><entry><p>07/25/24 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</p></entry><entry><p>07/25/24 08:53 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>T3 10L 0.9mm stack-up Diff Tline spec numbers unfied (K values)</p></entry><entry><p>05/16/24 09:29 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>T3 10L 0.9mm stack-up Diff Tline spec numbers unfied (K values)</p></entry><entry><p>05/16/24 09:29 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Remove UFS tline spec move to internal validation</p></entry><entry><p>05/10/24 05:21 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Remove UFS tline spec move to internal validation</p></entry><entry><p>05/10/24 05:21 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio2 to MS BO and removed it from DSL L3/L4 layers in Tline spec of T3 10L 0.9mm stack-up</p></entry><entry><p>05/01/24 03:59 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio2 to MS BO and removed it from DSL L3/L4 layers in Tline spec of T3 10L 0.9mm stack-up</p></entry><entry><p>05/01/24 03:59 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Minor updates to A, K</p></entry><entry><p>04/29/24 03:10 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Minor updates to A, K</p></entry><entry><p>04/29/24 03:10 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Update PCIE4 SL P2P 230um</p></entry><entry><p>04/24/24 06:16 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Update PCIE4 SL P2P 230um</p></entry><entry><p>04/24/24 06:16 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated the Tline spec for HDMI TCP</p></entry><entry><p>03/15/24 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated the Tline spec for HDMI TCP</p></entry><entry><p>03/15/24 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated K parameters</p></entry><entry><p>02/06/24 03:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated K parameters</p></entry><entry><p>02/06/24 03:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:29 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:29 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>UFS rule</p></entry><entry><p>11/14/23 04:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>UFS rule</p></entry><entry><p>11/14/23 04:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T3 10L 0.9mm stack-up Diff Tline spec for Kb Kf parameters</p></entry><entry><p>10/29/23 04:45 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T3 10L 0.9mm stack-up Diff Tline spec for Kb Kf parameters</p></entry><entry><p>10/29/23 04:45 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS routingP2PS spacing is updated</p></entry><entry><p>10/27/23 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS routingP2PS spacing is updated</p></entry><entry><p>10/27/23 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS P2PS spacing changed to 500u</p></entry><entry><p>10/26/23 05:50 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS P2PS spacing changed to 500u</p></entry><entry><p>10/26/23 05:50 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CSI CPHY guidelines; Changed BO SL to 75on88</p></entry><entry><p>10/26/23 02:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CSI CPHY guidelines; Changed BO SL to 75on88</p></entry><entry><p>10/26/23 02:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CSI CPHY guidelines; Modified SL BO to 75/88 for all HSIO</p></entry><entry><p>10/26/23 01:56 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CSI CPHY guidelines; Modified SL BO to 75/88 for all HSIO</p></entry><entry><p>10/26/23 01:56 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated Tline Spec guidelines for DP TCP </p></entry><entry><p>10/25/23 11:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated Tline Spec guidelines for DP TCP </p></entry><entry><p>10/25/23 11:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added guidelines for L6 routing - same as L8</p></entry><entry><p>10/25/23 10:01 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added guidelines for L6 routing - same as L8</p></entry><entry><p>10/25/23 10:01 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</p></entry><entry><p>10/18/23 01:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</p></entry><entry><p>10/18/23 01:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>T3 10L 0.9mm stack-up Diff Tline spec updated with Impedance and loss (Kb Kf yet to be updated)</p></entry><entry><p>06/24/23 11:14 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>T3 10L 0.9mm stack-up Diff Tline spec updated with Impedance and loss (Kb Kf yet to be updated)</p></entry><entry><p>06/24/23 11:14 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add UFS tline spec for internal validation</p></entry><entry><p>05/10/24 05:20 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add UFS tline spec for internal validation</p></entry><entry><p>05/10/24 05:20 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>DDR5 MD NOTES UPDATED</p></entry><entry><p>05/22/24 09:03 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>DDR5 MD NOTES UPDATED</p></entry><entry><p>05/22/24 09:03 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>DDR Notes updated</p></entry><entry><p>05/22/24 08:32 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>DDR Notes updated</p></entry><entry><p>05/22/24 08:32 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K,DQS-DQ pair for BO1 updated</p></entry><entry><p>03/22/24 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K,DQS-DQ pair for BO1 updated</p></entry><entry><p>03/22/24 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K values updated</p></entry><entry><p>03/01/24 05:27 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K values updated</p></entry><entry><p>03/01/24 05:27 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Trace spacing updated</p></entry><entry><p>02/29/24 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Trace spacing updated</p></entry><entry><p>02/29/24 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>BI L1 Trace width increases</p></entry><entry><p>03/22/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>BI L1 Trace width increases</p></entry><entry><p>03/22/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>BI Trace width updated</p></entry><entry><p>03/19/24 05:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>BI Trace width updated</p></entry><entry><p>03/19/24 05:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace widths updtaed</p></entry><entry><p>02/29/24 10:27 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace widths updtaed</p></entry><entry><p>02/29/24 10:27 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace width for MD Updated</p></entry><entry><p>02/29/24 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace width for MD Updated</p></entry><entry><p>02/29/24 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>DRAM RESET requirements moved to here</p></entry><entry><p>02/06/24 10:36 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>DRAM RESET requirements moved to here</p></entry><entry><p>02/06/24 10:36 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Updated RCOMP TW requirement </p></entry><entry><p>02/02/24 05:50 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Updated RCOMP TW requirement </p></entry><entry><p>02/02/24 05:50 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Notes Update</p></entry><entry><p>01/26/24 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Notes Update</p></entry><entry><p>01/26/24 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated Kf numbers</p></entry><entry><p>02/16/24 11:50 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated Kf numbers</p></entry><entry><p>02/16/24 11:50 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>LP5 T3 Spacing update</p></entry><entry><p>06/19/23 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>LP5 T3 Spacing update</p></entry><entry><p>06/19/23 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Split table for inner and Outer</p></entry><entry><p>02/06/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Split table for inner and Outer</p></entry><entry><p>02/06/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Moved RCOMP TW requirements to Notes</p></entry><entry><p>02/02/24 05:52 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Moved RCOMP TW requirements to Notes</p></entry><entry><p>02/02/24 05:52 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>LP5 Outer Trace width</p></entry><entry><p>06/19/23 06:16 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>LP5 Outer Trace width</p></entry><entry><p>06/19/23 06:16 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Removed UFS Ref CLK guide</p></entry><entry><p>05/10/24 08:09 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Removed UFS Ref CLK guide</p></entry><entry><p>05/10/24 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>SE Tline spec BO geometry impedance updated for 10L T3 0.9mm stack-up</p></entry><entry><p>05/01/24 04:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>SE Tline spec BO geometry impedance updated for 10L T3 0.9mm stack-up</p></entry><entry><p>05/01/24 04:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated notes on CLK spacing relaxation</p></entry><entry><p>04/24/24 05:01 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated notes on CLK spacing relaxation</p></entry><entry><p>04/24/24 05:01 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Update eSPI TS to 250um</p></entry><entry><p>02/08/24 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Update eSPI TS to 250um</p></entry><entry><p>02/08/24 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:31 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:31 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline Spec notes for relaxed CLK spacing</p></entry><entry><p>11/22/23 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline Spec notes for relaxed CLK spacing</p></entry><entry><p>11/22/23 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated T3 10L 0.9mm stack-up EIO Tline spec for Kb Kf</p></entry><entry><p>10/29/23 05:05 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated T3 10L 0.9mm stack-up EIO Tline spec for Kb Kf</p></entry><entry><p>10/29/23 05:05 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Added L6 SL guideline for BO,MR and updated BO trace spacing for SL and DSL from 75um to 88um. </p></entry><entry><p>10/26/23 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Added L6 SL guideline for BO,MR and updated BO trace spacing for SL and DSL from 75um to 88um. </p></entry><entry><p>10/26/23 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Remove PECI and added UFS Reference Clock recommendation</p></entry><entry><p>10/09/23 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Remove PECI and added UFS Reference Clock recommendation</p></entry><entry><p>10/09/23 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>T3 10L 0.9mm stack-up SE Tline spec updated for Z and Loss (Kb kf yet to be updated)</p></entry><entry><p>06/24/23 11:25 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>T3 10L 0.9mm stack-up SE Tline spec updated for Z and Loss (Kb kf yet to be updated)</p></entry><entry><p>06/24/23 11:25 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</p></entry><entry><p>Archived tline spec for UFS Ref CLK since it is not POR</p></entry><entry><p>05/10/24 09:32 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</p></entry><entry><p>Archived tline spec for UFS Ref CLK since it is not POR</p></entry><entry><p>05/10/24 09:32 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio3 in separate rows and changed the S-ES and S-Non ES spacing values</p></entry><entry><p>03/26/25 01:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated Loss information at 10 and 12.8 Ghz for TBT post channel retimer</p></entry><entry><p>07/25/24 09:01 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated 10L T4 stack-up Differential Tline spec for BO loss and K numbers</p></entry><entry><p>05/16/24 08:13 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Remove UFS tline spec to internal validation</p></entry><entry><p>05/10/24 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio2 to MS BO in Tline spec for 10L 2-x-2+ stack-up</p></entry><entry><p>05/01/24 04:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Minor updates A, K number</p></entry><entry><p>04/29/24 03:09 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Update PCIE4 SL P2P 230um</p></entry><entry><p>04/24/24 06:19 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated the MS Tline SPec for HDMI TCP</p></entry><entry><p>03/15/24 04:35 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>PCIE4&amp;UFS Breakout to follow PCIE5</p></entry><entry><p>03/06/24 02:34 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated K parameters</p></entry><entry><p>02/06/24 03:19 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>UFS design rule</p></entry><entry><p>11/14/23 04:27 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS P2PS tline spec is updated</p></entry><entry><p>10/27/23 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added CPHY routing guidelines</p></entry><entry><p>10/26/23 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>updated Tline Spec guidelines for DP TCP</p></entry><entry><p>10/25/23 11:07 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</p></entry><entry><p>10/18/23 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>T4 10L 2-x-2+ Diff Tline Spec Impedance and loss updated (Dk, Df not updated)</p></entry><entry><p>06/24/23 01:15 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add in UFS tline spec for internal validation</p></entry><entry><p>05/10/24 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Notes Update</p></entry><entry><p>01/26/24 08:39 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Removed UFS Ref CLK guide</p></entry><entry><p>05/10/24 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated SE Tline spec of T4 2-x-2+ stack-up</p></entry><entry><p>05/01/24 05:11 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated notes on CLK spacing relaxation</p></entry><entry><p>04/24/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Update eSPI TS to 250um</p></entry><entry><p>02/08/24 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:34 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline Spec notes for relaxed CLK spacing</p></entry><entry><p>11/22/23 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Remove PECI and added UFS Reference Clock recommendation</p></entry><entry><p>10/09/23 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>T4 10L 2-x-2+ 0.8mm SE Tline spec Impedance and loss updated (Dk, Df not updated)</p></entry><entry><p>06/24/23 01:25 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</p></entry><entry><p>Archived tline spec for UFS Ref CLK since it is not POR</p></entry><entry><p>05/10/24 09:33 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio3 in separate row and changed the spacing values</p></entry><entry><p>03/26/25 01:48 AM</p></entry></row><row><entry><p>2.0.0</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated Tline spec with CPHY</p></entry><entry><p>08/26/25 09:44 AM</p></entry></row><row><entry><p>1.5</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVio3 as a separate row and changed the S-ES and S-Non ES spacing</p></entry><entry><p>03/26/25 12:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</p></entry><entry><p>07/25/24 08:51 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>T3 8L 0.8mm stack-up differential Tline spec on L4 DSL layer USB2.0 removed due to duplicity</p></entry><entry><p>05/16/24 09:15 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Delete UFS tline spec move to internal validation</p></entry><entry><p>05/10/24 05:14 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added USB2.0 for DSL L4 layer in Tline spec for T3 0.8mm stack-up</p></entry><entry><p>05/01/24 03:41 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Minor updates to A, K numbers</p></entry><entry><p>04/29/24 03:11 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>HDMI MS spacing is updated</p></entry><entry><p>04/29/24 01:21 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Update PCIE4 P2P 230um</p></entry><entry><p>04/24/24 06:14 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>DSL touting spacings are updated</p></entry><entry><p>02/26/24 06:35 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:23 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated 0.8mm 8L T3 stack-up Diff Tline K numbers for BO segments based on iPDS 0.5 feedback</p></entry><entry><p>11/22/23 05:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>DSL L4 and L3 min Ts updated to 88um ; corrected K eq and K non-eq numbers in Diff Tlince spec of T3 0.8mm stack-up</p></entry><entry><p>10/29/23 12:24 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Update UFS Tline Spec, simulation shown UFS Spec need to same as PCIe4.</p></entry><entry><p>10/27/23 04:07 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>eDP MS routing P2PS spacing changed to 500u</p></entry><entry><p>10/26/23 05:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Changed BO SL from 75/75 to 75/88</p></entry><entry><p>10/26/23 02:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Changed BO MS from 75/88 to 81/88 for PCIe Gen4, TBT, USB</p></entry><entry><p>10/26/23 02:09 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>updated the design guideline for DP TCP </p></entry><entry><p>10/25/23 10:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Removed DSL Tline configuration for CNVio3</p></entry><entry><p>10/18/23 04:27 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</p></entry><entry><p>10/18/23 01:25 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>changed p2ps req for DP TCP from 300um to 500um</p></entry><entry><p>10/10/23 06:00 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added CNVIO2/3 and Type-C Aux to 0.8mm 8L T3 Diff Tline spec sheet</p></entry><entry><p>08/20/23 02:21 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated Differential Tline spec to reflect DSL layer change back to L3/L4. Also updated HSIO name corrections</p></entry><entry><p>08/20/23 02:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>T3 8L 0.8mm Diff Tline spec table updated with Zdif and Loss (Kb, Kf yet to update)</p></entry><entry><p>06/24/23 06:49 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add in internal validation tline spec</p></entry><entry><p>05/10/24 05:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</p></entry><entry><p>RVP stack up specific trace geometry.</p></entry><entry><p>08/24/23 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>DRAM RESET requirements moved here</p></entry><entry><p>02/06/24 10:35 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>RCOMP routing TW update in notes</p></entry><entry><p>02/02/24 05:40 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Notes Update</p></entry><entry><p>01/26/24 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Route spacing update</p></entry><entry><p>07/24/24 04:36 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated Kf numbers </p></entry><entry><p>02/16/24 04:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated Values due to changes in routing</p></entry><entry><p>07/23/24 06:22 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Split Table for Inner and Outer</p></entry><entry><p>02/06/24 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>Updated RCOM TW requirements in notes</p></entry><entry><p>02/02/24 05:44 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>BO2 Updated</p></entry><entry><p>03/01/24 05:15 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K values updated</p></entry><entry><p>02/16/24 06:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Spaces updated</p></entry><entry><p>01/24/24 08:13 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>BI Trace width updated</p></entry><entry><p>03/19/24 05:24 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>moved RCOMP TW requirement to Notes</p></entry><entry><p>02/02/24 05:45 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>A updated</p></entry><entry><p>01/26/24 03:39 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace width updated</p></entry><entry><p>01/26/24 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>A updated</p></entry><entry><p>01/25/24 09:43 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>TRACE WIDTHS UPDATED</p></entry><entry><p>01/25/24 05:09 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>data updated</p></entry><entry><p>01/25/24 04:20 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Data updated</p></entry><entry><p>01/25/24 01:47 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Trace width updated</p></entry><entry><p>10/27/23 09:08 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Removed UFS Ref CLK guide</p></entry><entry><p>05/10/24 08:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated notes on CLK spacing relaxation</p></entry><entry><p>04/24/24 05:00 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Update eSPI TS to 250um</p></entry><entry><p>02/08/24 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>RCOMP rule</p></entry><entry><p>11/29/23 03:26 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Add RCOMP</p></entry><entry><p>11/29/23 03:19 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline Spec notes for relaxed CLK spacing</p></entry><entry><p>11/22/23 03:40 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated T3 0.8mm stack-up SE Tline spec for EIOs</p></entry><entry><p>10/29/23 03:09 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated BO trace spacing for DSL and SL routing from 75um to 88um.</p></entry><entry><p>10/26/23 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Remove PECI and added UFS Reference Clock recommendation</p></entry><entry><p>10/09/23 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated 0.8mm T3 8L Tline spec with DSL layers L3/L4</p></entry><entry><p>08/20/23 03:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>T3 8L 0.8mm Stack-up SE Tline Spec updated for Z and loss (Kb, kf yet to update)</p></entry><entry><p>06/24/23 07:10 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended, Internal)</p></entry><entry><p>Archived tline spec for UFS Ref CLK since it is not POR</p></entry><entry><p>05/10/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA Updates</p></entry><entry><p>06/20/23 10:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI Updates</p></entry><entry><p>06/20/23 07:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI Solution</p></entry><entry><p>06/16/23 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI Solution</p></entry><entry><p>06/16/23 06:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA Updates</p></entry><entry><p>06/20/23 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA Updates</p></entry><entry><p>06/20/23 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI Updates</p></entry><entry><p>06/20/23 07:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI solution</p></entry><entry><p>06/16/23 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>VCCSA PI solution</p></entry><entry><p>06/16/23 06:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>decap solution</p></entry><entry><p>10/27/23 09:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>caps solution</p></entry><entry><p>10/27/23 09:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>1</p></entry><entry><p>06/15/23 03:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 03:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 05:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 05:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>BOM added</p></entry><entry><p>06/20/23 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>BOM added</p></entry><entry><p>06/20/23 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 04:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 06:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 06:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Caps updated</p></entry><entry><p>10/27/23 09:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Cap table updated</p></entry><entry><p>10/27/23 06:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Deleted reference image</p></entry><entry><p>10/27/23 02:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Cap updated</p></entry><entry><p>10/27/23 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Cap placement updated</p></entry><entry><p>10/27/23 06:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Updated Image</p></entry><entry><p>10/27/23 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>diagram names  for decaps and layout are updated</p></entry><entry><p>06/20/23 10:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Reference Layout Diagram updated</p></entry><entry><p>06/20/23 09:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>notes for Decaps are changed</p></entry><entry><p>06/20/23 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Component placement and notes modified</p></entry><entry><p>06/20/23 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p> Diagrams for layout design and Decaps are updated</p></entry><entry><p>06/20/23 07:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Layout diagrams for Decoupling caps and power shapes updated</p></entry><entry><p>06/16/23 12:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Design and decoupling cap notes section modified</p></entry><entry><p>06/16/23 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>decoupling cap solution changed</p></entry><entry><p>06/15/23 10:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>PTL-UH VCCATOM DECAP SOLUTION FOR RVP KOZ</p></entry><entry><p>06/15/23 09:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Change PIBOM and image for 0.5</p></entry><entry><p>10/27/23 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>digram names updated for Decap solution and layout </p></entry><entry><p>06/20/23 10:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Reference Layout diagrams names updated</p></entry><entry><p>06/20/23 10:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Layout design diagram updated</p></entry><entry><p>06/20/23 09:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Reference Layout design diagram updated</p></entry><entry><p>06/20/23 09:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Diagrams and notes for the layout and Decaps are updated</p></entry><entry><p>06/20/23 08:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Decap solution and Diagrams updated</p></entry><entry><p>06/16/23 12:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Updated Decoupling cap solution and notes </p></entry><entry><p>06/15/23 11:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>caps updated</p></entry><entry><p>10/27/23 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Cap table updated</p></entry><entry><p>10/27/23 06:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 05:21 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated cap details</p></entry><entry><p>06/20/23 05:21 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Added capacitor details</p></entry><entry><p>06/20/23 06:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Added capacitor details</p></entry><entry><p>06/20/23 06:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Deleted reference image</p></entry><entry><p>10/27/23 02:30 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>caps udated</p></entry><entry><p>10/27/23 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Cap table updated</p></entry><entry><p>10/27/23 06:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated capacitor details</p></entry><entry><p>06/20/23 06:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated capacitor details</p></entry><entry><p>06/20/23 06:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 03:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 04:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 04:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>First update for decoupling</p></entry><entry><p>06/15/23 01:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>First updates for decoupling solution and filter recommendation.</p></entry><entry><p>06/14/23 11:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings</p></entry><entry><p>Added general notes for cap</p></entry><entry><p>02/27/24 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes &amp; layout diagrams</p></entry><entry><p>12/20/23 07:52 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</p></entry><entry><p>Updated diagrams and notes</p></entry><entry><p>12/21/23 04:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</p></entry><entry><p>Updated diagram orignal orientation </p></entry><entry><p>12/19/23 10:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</p></entry><entry><p>Diagrams and Reference Design Caption</p></entry><entry><p>12/19/23 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated Decoupling Solution table</p></entry><entry><p>03/15/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated Diagram</p></entry><entry><p>02/09/24 10:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Update decoupling solution</p></entry><entry><p>02/07/24 07:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated diagram and notes</p></entry><entry><p>12/21/23 04:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated Diagram Naming</p></entry><entry><p>12/19/23 10:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated original diagram orientation</p></entry><entry><p>12/19/23 09:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated 2,3 Diagram</p></entry><entry><p>12/19/23 09:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Decoupling Solution</p></entry><entry><p>12/19/23 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Diagram</p></entry><entry><p>12/19/23 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</p></entry><entry><p>Updated VCCPRIM_IO_FLTR_CAP relation information</p></entry><entry><p>01/29/25 08:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</p></entry><entry><p>Design note updated</p></entry><entry><p>02/05/24 11:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</p></entry><entry><p>Updated the VCCPRIM_IO_CAP_FLTR information</p></entry><entry><p>01/29/25 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</p></entry><entry><p>Design note updated</p></entry><entry><p>02/05/24 11:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</p></entry><entry><p>VDDQ SNAPSHOTS UPDATED</p></entry><entry><p>01/24/24 07:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</p></entry><entry><p>VDDQ Snapshot updated</p></entry><entry><p>01/23/24 05:46 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</p></entry><entry><p>Vddq data updated</p></entry><entry><p>01/23/24 04:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>Added routing guidelines and decoupling solutions along with their corresponding images.</p></entry><entry><p>11/21/23 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>Added routing guidelines and decoupling solutions with corresponding reference images</p></entry><entry><p>11/21/23 09:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</p></entry><entry><p>Updated Diagrams</p></entry><entry><p>03/15/24 07:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</p></entry><entry><p>Updated diagrams and notes</p></entry><entry><p>12/21/23 04:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</p></entry><entry><p>Diagrams and reference design</p></entry><entry><p>12/19/23 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</p></entry><entry><p>Snapshots updated</p></entry><entry><p>01/23/24 07:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</p></entry><entry><p>Design notes and snapshots updated</p></entry><entry><p>01/19/24 10:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>01/18/24 07:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Snapshot updated</p></entry><entry><p>12/19/23 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Snapshot updated</p></entry><entry><p>12/19/23 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Snapshot updated</p></entry><entry><p>12/19/23 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution diagram added</p></entry><entry><p>12/19/23 06:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution diagram added</p></entry><entry><p>12/19/23 06:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution diagram added</p></entry><entry><p>12/19/23 06:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Updated Diagrams</p></entry><entry><p>03/15/24 07:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Updated diagram and notes</p></entry><entry><p>12/21/23 04:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Diagram and Reference Design</p></entry><entry><p>12/19/23 09:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>notes updated </p></entry><entry><p>05/09/25 03:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated design note</p></entry><entry><p>04/30/25 06:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updating Rpath+Rdson </p></entry><entry><p>07/23/24 09:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated routing guidelines</p></entry><entry><p>12/20/23 07:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated notes</p></entry><entry><p>05/09/25 03:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated design note</p></entry><entry><p>04/30/25 06:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated Rpath+Rdson</p></entry><entry><p>07/23/24 09:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated routing guidelines</p></entry><entry><p>12/20/23 07:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 10L PCB LPCAMM2) - Settings</p></entry><entry><p>snapshots updated</p></entry><entry><p>01/23/24 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 10L PCB LPCAMM2) - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>01/19/24 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32) - Settings</p></entry><entry><p>VDDQ Snapshot updated</p></entry><entry><p>01/24/24 07:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32) - Settings (Internal)</p></entry><entry><p>Decap snapshot added</p></entry><entry><p>12/20/23 07:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</p></entry><entry><p>Updated Diagram 1 and 3</p></entry><entry><p>03/15/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</p></entry><entry><p>Updated diagram and notes</p></entry><entry><p>12/21/23 04:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</p></entry><entry><p>Upaded original diagram orientation</p></entry><entry><p>12/19/23 10:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</p></entry><entry><p>Diagram and Reference Design</p></entry><entry><p>12/19/23 09:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</p></entry><entry><p>VDDQ Reference image updated</p></entry><entry><p>02/19/24 05:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</p></entry><entry><p>VDDQ Snapshots added</p></entry><entry><p>01/23/24 06:03 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</p></entry><entry><p>VDDQ data updated</p></entry><entry><p>01/22/24 02:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</p></entry><entry><p>Decap snapshot added</p></entry><entry><p>12/20/23 07:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</p></entry><entry><p>Decap snapshot added</p></entry><entry><p>12/20/23 07:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</p></entry><entry><p>Decap snapshot added</p></entry><entry><p>12/20/23 07:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2) - Settings</p></entry><entry><p>Comments added for vddq</p></entry><entry><p>01/24/24 10:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2) - Settings</p></entry><entry><p>VDDQ SNAPSHOTS ADDED</p></entry><entry><p>01/24/24 10:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Added routing guidelines and decoupling solutions with their corresponding images</p></entry><entry><p>11/21/23 11:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Added routing guidelines and decoupling solutions with their corresponding images</p></entry><entry><p>11/21/23 11:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated screenshots</p></entry><entry><p>12/19/23 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>Added routing guidelines and decoupling solutions along with their corresponding images </p></entry><entry><p>11/21/23 11:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>Added routing guidelines and decoupling solutions along with their corresponding images </p></entry><entry><p>11/21/23 11:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</p></entry><entry><p>Snapshots updated</p></entry><entry><p>01/23/24 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</p></entry><entry><p>Reference design snapshot updated</p></entry><entry><p>01/19/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</p></entry><entry><p>Reference design snapshots updated</p></entry><entry><p>01/19/24 06:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>01/18/24 04:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution diagram added</p></entry><entry><p>12/19/23 06:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</p></entry><entry><p>Updated design notes &amp; layout diagrams</p></entry><entry><p>12/20/23 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</p></entry><entry><p>Added general notes for cap</p></entry><entry><p>02/27/24 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes &amp; layout diagrams</p></entry><entry><p>12/20/23 07:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</p></entry><entry><p>Updating a design notes, filtering scheme diagram and decoupling explanation</p></entry><entry><p>11/17/23 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</p></entry><entry><p>Updating a design notes, filtering scheme diagram and decoupling explanation</p></entry><entry><p>11/17/23 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Added general Notes for cap.</p></entry><entry><p>02/27/24 07:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Changed 1uF form factor from 0402 / 0201 to only 0201</p></entry><entry><p>02/27/24 03:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Changed 22uF form factor from 0402/0201 to 0603</p></entry><entry><p>02/21/24 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Correction on cap count and power rail naming</p></entry><entry><p>01/16/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Added reference layout design note and diagram.</p></entry><entry><p>12/06/23 12:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Updates decoupling picture</p></entry><entry><p>12/06/23 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>updated layout snapshots</p></entry><entry><p>11/21/23 06:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Changed BOM count. Updated with diagram for component placement.</p></entry><entry><p>11/21/23 03:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Changed 1uF form factor from 0402 / 0201 to 0201</p></entry><entry><p>02/27/24 03:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Changed 22uF form factor from 0402 to 0603</p></entry><entry><p>02/21/24 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Correction on cap count and power rail naming</p></entry><entry><p>01/16/24 09:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Added reference layout design note and diagram.</p></entry><entry><p>12/06/23 12:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Updates decoupling picture</p></entry><entry><p>12/06/23 10:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Changed BOM. Updated diagram for component placement guideline. </p></entry><entry><p>11/21/23 04:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32) - Settings</p></entry><entry><p>updated the design notes and snapshots</p></entry><entry><p>01/23/24 07:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32) - Settings (Internal)</p></entry><entry><p>Decoupling diagram and notes updated</p></entry><entry><p>12/19/23 06:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</p></entry><entry><p>Snapshots updated</p></entry><entry><p>01/23/24 07:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</p></entry><entry><p>Design notes and snapshots updated</p></entry><entry><p>01/19/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>01/18/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Updated the VCCPRIM_IO_FLTR_CAP information</p></entry><entry><p>01/29/25 08:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Reference layout design notes updated</p></entry><entry><p>02/05/24 11:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Reference layout design update</p></entry><entry><p>11/21/23 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Reference layout design update</p></entry><entry><p>11/21/23 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Include reference diagram</p></entry><entry><p>11/20/23 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</p></entry><entry><p>Include reference diagram</p></entry><entry><p>11/20/23 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Updated VCCPRIM_IO_FLTR_CAP information</p></entry><entry><p>01/29/25 08:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Added general notes for cap.</p></entry><entry><p>02/27/24 08:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Reference layout design update</p></entry><entry><p>11/21/23 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</p></entry><entry><p>Reference layout design update</p></entry><entry><p>11/21/23 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 03:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Old data deleted</p></entry><entry><p>06/20/23 06:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>old data deleted</p></entry><entry><p>06/20/23 06:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>Deleted old data</p></entry><entry><p>06/20/23 06:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails</p></entry><entry><p>updated decap value and count</p></entry><entry><p>10/27/23 04:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Document Mapping updated for Type4</p></entry><entry><p>02/06/24 05:32 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Memory power rails are mapped as per system configuration</p></entry><entry><p>02/06/24 05:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>0.7</p></entry><entry><p>12/20/23 08:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>PTL-UH Rev0.6</p></entry><entry><p>11/21/23 07:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>PTL-U T3</p></entry><entry><p>11/21/23 04:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - MD 1Rx16 - Length Matching</p></entry><entry><p>MD length matching table in new format</p></entry><entry><p>11/21/23 01:28 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Length Matching</p></entry><entry><p>Length Matching table in new format</p></entry><entry><p>11/21/23 12:54 PM</p></entry></row></tbody></tgroup></table></body></topic>