{"vcs1":{"timestamp_begin":1679949779.979362470, "rt":0.42, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1679949780.433034444, "rt":0.39, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1679949780.849408309, "rt":0.20, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679949779.727928687}
{"VCS_COMP_START_TIME": 1679949779.727928687}
{"VCS_COMP_END_TIME": 1679949781.093720192}
{"VCS_USER_OPTIONS": "-sverilog -nc hw7prob4.sv library.sv hw7prob4_tests.sve"}
{"vcs1": {"peak_mem": 338008}}
{"stitch_vcselab": {"peak_mem": 222584}}
