m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/simulation/modelsim
T_opt
!s110 1607754173
VUz>2I;5:389TS^[Y^ih6a0
04 13 4 work key_filter_tb fast 0
=2-c85b76ecf1b4-5fd461bd-cc-14f4
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vcounter
Z1 !s110 1607753713
!i10b 1
!s100 2ODjE13ZdiKZ[K=e42XPF1
IRnJzKJA<a406Lng0iMW?U1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607752632
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip/counter.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip/counter.v
L0 40
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1607753713.684000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip/counter.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vedge_tell
R1
!i10b 1
!s100 4S[mV0aI?5^B0ciinn9XL0
IjkcUGC1@<SX2j=T@63h9B2
R2
R0
w1607678336
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/edge_tell.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/edge_tell.v
L0 1
R3
r1
!s85 0
31
!s108 1607753713.479000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/edge_tell.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/edge_tell.v|
!i113 0
R4
Z5 !s92 -vlog01compat -work work +incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vkey_filter
R1
!i10b 1
!s100 aI`L6?=6JZ5VZ;^]BZgIZ0
I6R8[RC^]kO3jLf>bf[HJ40
R2
R0
w1607753552
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/key_filter.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/key_filter.v
L0 2
R3
r1
!s85 0
31
!s108 1607753713.585000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/key_filter.v|
!i113 0
R4
R5
vkey_filter_tb
!s110 1607754169
!i10b 1
!s100 NIaLH?1LcdJ@Fb1Neg_OV3
If=0zL<;h7X9bMdehNRc[Z2
R2
R0
w1607754157
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/testbench/key_filter_tb.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/testbench/key_filter_tb.v
L0 4
R3
r1
!s85 0
31
!s108 1607754169.048000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/testbench/key_filter_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/../testbench|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/testbench/key_filter_tb.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/prj/../testbench -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vsync_trigger
R1
!i10b 1
!s100 Z;nNj12:e06feAl=2:EPa3
IVE^EC8NBk[^BiE]293j2e1
R2
R0
w1607678300
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/sync_trigger.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/sync_trigger.v
L0 1
R3
r1
!s85 0
31
!s108 1607753713.351000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/sync_trigger.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class5/rtl/sync_trigger.v|
!i113 0
R4
R5
