//IP Functional Simulation Model
//VERSION_BEGIN 11.0 cbx_mgl 2011:04:27:21:08:59:SJ cbx_simgen 2011:04:27:21:07:09:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = cycloneiii_pll 1 lut 2 
`timescale 1 ps / 1 ps
module  altpll_0
	( 
	address,
	areset,
	c0,
	c2,
	clk,
	locked,
	phasedone,
	read,
	readdata,
	reset,
	write,
	writedata) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  address;
	input   areset;
	output   c0;
	output   c2;
	input   clk;
	output   locked;
	output   phasedone;
	input   read;
	output   [31:0]  readdata;
	input   reset;
	input   write;
	input   [31:0]  writedata;

	wire  [4:0]   wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_clk;
	wire  wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_fbout;
	reg	altpll_0_pfdena_reg_6q;
	reg	altpll_0_prev_reset_4q;
	wire  s_wire_altpll_0_w_select_control_17_dataout;
	wire  s_wire_altpll_0_wire_pfdena_reg_ena_15_dataout;
	wire  s_wire_vcc;

	cycloneiii_pll   altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137
	( 
	.activeclock(),
	.clk(wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_clk),
	.clkbad(),
	.fbin(wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_fbout),
	.fbout(wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_fbout),
	.inclk({1'b0, clk}),
	.locked(),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.vcooverrange(),
	.vcounderrange(),
	.areset(),
	.clkswitch(),
	.configupdate(),
	.pfdena(),
	.phasecounterselect(),
	.phasestep(),
	.phaseupdown(),
	.scanclk(),
	.scanclkena(),
	.scandata()
	);
	defparam
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.bandwidth_type = "auto",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk0_divide_by = 1,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk0_duty_cycle = 50,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk0_multiply_by = 2,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk0_phase_shift = "0",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk2_divide_by = 5,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk2_duty_cycle = 50,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk2_multiply_by = 6,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.clk2_phase_shift = "0",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.compensate_clock = "clk0",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.inclk0_input_frequency = 20000,
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.lpm_type = "cycloneiii_pll",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.operation_mode = "normal",
		altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137.pll_type = "auto";
	initial
	begin
		altpll_0_pfdena_reg_6q = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			altpll_0_pfdena_reg_6q <= 1;
		end
		else if  (s_wire_altpll_0_wire_pfdena_reg_ena_15_dataout == 1'b1) 
		begin
			altpll_0_pfdena_reg_6q <= writedata[1];
		end
	end
	event altpll_0_pfdena_reg_6q_event;
	initial
		#1 ->altpll_0_pfdena_reg_6q_event;
	always @(altpll_0_pfdena_reg_6q_event)
		altpll_0_pfdena_reg_6q <= 1;
	initial
	begin
		altpll_0_prev_reset_4q = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			altpll_0_prev_reset_4q <= 0;
		end
		else 
		begin
			altpll_0_prev_reset_4q <= (s_wire_altpll_0_wire_pfdena_reg_ena_15_dataout & writedata[0]);
		end
	end
	assign
		c0 = wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_clk[0],
		c2 = wire_altpll_0_altpll_0_altpll_r992_sd1_cycloneiii_pll_pll7_137_clk[2],
		locked = 1'b0,
		phasedone = 1'b0,
		readdata = {{30{1'b0}}, (((altpll_0_pfdena_reg_6q & s_wire_altpll_0_w_select_control_17_dataout) | ((~ address[0]) & (~ address[1]))) & read), ((altpll_0_prev_reset_4q & s_wire_altpll_0_w_select_control_17_dataout) & read)},
		s_wire_altpll_0_w_select_control_17_dataout = (address[0] & (~ address[1])),
		s_wire_altpll_0_wire_pfdena_reg_ena_15_dataout = (s_wire_altpll_0_w_select_control_17_dataout & write),
		s_wire_vcc = 1'b1;
endmodule //altpll_0
//synopsys translate_on
//VALID FILE
