
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 317.352 ; gain = 79.391
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 551.953 ; gain = 313.992
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 551.953 ; gain = 313.992
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 721.879 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:44 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:45 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:45 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:02:45 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     4|
|3     |LUT6       |   224|
|4     |MUXF7      |    72|
|5     |MUXF8      |    36|
|6     |RAMB36E1   |    64|
|7     |RAMB36E1_1 |    28|
|8     |RAMB36E1_2 |    28|
|9     |FDRE       |    12|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 721.879 ; gain = 483.918
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:50 . Memory (MB): peak = 721.879 ; gain = 486.547
