# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc Top2.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module Top2 +define+TOP_TYPE=VTop2 +define+PRINTF_COND=!Top2.reset +define+STOP_COND=!Top2.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop2 -DVL_USER_FINISH -include VTop2.h -Mdir /home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2 -f /home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/black_box_verilog_files.f --exe /home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/Top2-harness.cpp --trace"
S       339  4085544  1600253443   414900347  1600253443   414900347 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/Top2.InstructionMemory.mem.v"
T    249113  4085552  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2.cpp"
T     13444  4085551  1600253444     6919536  1600253444     6919536 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2.h"
T      2026  4085556  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2.mk"
T       590  4085547  1600253444     2919405  1600253444     2919405 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__Syms.cpp"
T       983  4085548  1600253444     2919405  1600253444     2919405 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__Syms.h"
T     39325  4085550  1600253444     6919536  1600253444     6919536 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__Trace.cpp"
T     76492  4085549  1600253444     6919536  1600253444     6919536 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__Trace__Slow.cpp"
T       694  4085554  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2___024unit.cpp"
T      1068  4085553  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2___024unit.h"
T      1381  4085557  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__ver.d"
T         0        0  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2__verFiles.dat"
T      1603  4085555  1600253444    10919665  1600253444    10919665 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/VTop2_classes.mk"
S       112  4085545  1600253443   418900477  1600253443   418900477 "/home/monis/learning-journey/5-stage-Pipelined-CPU/RV32i/test_run_dir/examples/Top2/black_box_verilog_files.f"
S   8931504   527514  1589009109   955660723  1589009109   955660723 "/usr/local/bin/verilator_bin"
S    160184  4085543  1600253443   726910460  1600253443   726910460 "Top2.v"
