

================================================================
== Vitis HLS Report for 'square_Pipeline_sum_square'
================================================================
* Date:           Sun Oct 26 20:11:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2313|     2313|  23.130 us|  23.130 us|  2313|  2313|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_square  |     2311|     2311|        11|          3|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 14 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add10_110 = alloca i32 1"   --->   Operation 15 'alloca' 'add10_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add10_211 = alloca i32 1"   --->   Operation 16 'alloca' 'add10_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add10_312 = alloca i32 1"   --->   Operation 17 'alloca' 'add10_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add10_413 = alloca i32 1"   --->   Operation 18 'alloca' 'add10_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add10_514 = alloca i32 1"   --->   Operation 19 'alloca' 'add10_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add10_615 = alloca i32 1"   --->   Operation 20 'alloca' 'add10_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add10_716 = alloca i32 1"   --->   Operation 21 'alloca' 'add10_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add10_817 = alloca i32 1"   --->   Operation 22 'alloca' 'add10_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add10_918 = alloca i32 1"   --->   Operation 23 'alloca' 'add10_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add10_1019 = alloca i32 1"   --->   Operation 24 'alloca' 'add10_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add10_1120 = alloca i32 1"   --->   Operation 25 'alloca' 'add10_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add10_1221 = alloca i32 1"   --->   Operation 26 'alloca' 'add10_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add10_1322 = alloca i32 1"   --->   Operation 27 'alloca' 'add10_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add10_1423 = alloca i32 1"   --->   Operation 28 'alloca' 'add10_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add10_1524 = alloca i32 1"   --->   Operation 29 'alloca' 'add10_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add10_1625 = alloca i32 1"   --->   Operation 30 'alloca' 'add10_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add10_1726 = alloca i32 1"   --->   Operation 31 'alloca' 'add10_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add10_1827 = alloca i32 1"   --->   Operation 32 'alloca' 'add10_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add10_1928 = alloca i32 1"   --->   Operation 33 'alloca' 'add10_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add10_2029 = alloca i32 1"   --->   Operation 34 'alloca' 'add10_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add10_2130 = alloca i32 1"   --->   Operation 35 'alloca' 'add10_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add10_2231 = alloca i32 1"   --->   Operation 36 'alloca' 'add10_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add10_2332 = alloca i32 1"   --->   Operation 37 'alloca' 'add10_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add10_2433 = alloca i32 1"   --->   Operation 38 'alloca' 'add10_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add10_2534 = alloca i32 1"   --->   Operation 39 'alloca' 'add10_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add10_2635 = alloca i32 1"   --->   Operation 40 'alloca' 'add10_2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add10_2736 = alloca i32 1"   --->   Operation 41 'alloca' 'add10_2736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add10_2837 = alloca i32 1"   --->   Operation 42 'alloca' 'add10_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add10_2938 = alloca i32 1"   --->   Operation 43 'alloca' 'add10_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add10_3039 = alloca i32 1"   --->   Operation 44 'alloca' 'add10_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add10_3140 = alloca i32 1"   --->   Operation 45 'alloca' 'add10_3140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add10_3241 = alloca i32 1"   --->   Operation 46 'alloca' 'add10_3241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add10_3342 = alloca i32 1"   --->   Operation 47 'alloca' 'add10_3342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add10_3443 = alloca i32 1"   --->   Operation 48 'alloca' 'add10_3443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add10_3544 = alloca i32 1"   --->   Operation 49 'alloca' 'add10_3544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add10_3645 = alloca i32 1"   --->   Operation 50 'alloca' 'add10_3645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add10_3746 = alloca i32 1"   --->   Operation 51 'alloca' 'add10_3746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add10_3847 = alloca i32 1"   --->   Operation 52 'alloca' 'add10_3847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add10_3948 = alloca i32 1"   --->   Operation 53 'alloca' 'add10_3948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add10_4049 = alloca i32 1"   --->   Operation 54 'alloca' 'add10_4049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add10_4150 = alloca i32 1"   --->   Operation 55 'alloca' 'add10_4150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add10_4251 = alloca i32 1"   --->   Operation 56 'alloca' 'add10_4251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add10_4352 = alloca i32 1"   --->   Operation 57 'alloca' 'add10_4352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add10_4453 = alloca i32 1"   --->   Operation 58 'alloca' 'add10_4453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add10_4554 = alloca i32 1"   --->   Operation 59 'alloca' 'add10_4554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add10_4655 = alloca i32 1"   --->   Operation 60 'alloca' 'add10_4655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add10_4756 = alloca i32 1"   --->   Operation 61 'alloca' 'add10_4756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add10_4857 = alloca i32 1"   --->   Operation 62 'alloca' 'add10_4857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add10_4958 = alloca i32 1"   --->   Operation 63 'alloca' 'add10_4958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add10_5059 = alloca i32 1"   --->   Operation 64 'alloca' 'add10_5059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add10_5160 = alloca i32 1"   --->   Operation 65 'alloca' 'add10_5160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add10_5261 = alloca i32 1"   --->   Operation 66 'alloca' 'add10_5261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add10_5362 = alloca i32 1"   --->   Operation 67 'alloca' 'add10_5362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add10_5463 = alloca i32 1"   --->   Operation 68 'alloca' 'add10_5463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add10_5564 = alloca i32 1"   --->   Operation 69 'alloca' 'add10_5564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add10_5665 = alloca i32 1"   --->   Operation 70 'alloca' 'add10_5665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add10_5766 = alloca i32 1"   --->   Operation 71 'alloca' 'add10_5766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add10_5867 = alloca i32 1"   --->   Operation 72 'alloca' 'add10_5867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add10_5968 = alloca i32 1"   --->   Operation 73 'alloca' 'add10_5968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add10_6069 = alloca i32 1"   --->   Operation 74 'alloca' 'add10_6069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add10_6170 = alloca i32 1"   --->   Operation 75 'alloca' 'add10_6170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add10_6271 = alloca i32 1"   --->   Operation 76 'alloca' 'add10_6271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add10_6372 = alloca i32 1"   --->   Operation 77 'alloca' 'add10_6372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 78 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_6372"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_6271"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_6170"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_6069"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5968"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5867"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5766"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5665"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5564"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5463"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5362"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5261"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5160"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_5059"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4958"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4857"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4756"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4655"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4554"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4453"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4352"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4251"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4150"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_4049"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3948"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3847"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3746"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3645"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3544"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3443"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3342"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3241"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3140"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_3039"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2938"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2837"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2736"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2635"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2534"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2433"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2332"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2231"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2130"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_2029"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1928"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1827"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1726"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1625"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1524"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1423"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1322"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1221"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1120"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_1019"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_918"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_817"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_716"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_615"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_514"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_413"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_312"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_211"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10_110"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [./bf16_accl.h:368]   --->   Operation 145 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.91ns)   --->   "%icmp_ln368 = icmp_eq  i10 %i, i10 768" [./bf16_accl.h:368]   --->   Operation 147 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 148 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.78ns)   --->   "%add_ln368 = add i10 %i, i10 1" [./bf16_accl.h:368]   --->   Operation 149 'add' 'add_ln368' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc.split, void %for.inc24.exitStub" [./bf16_accl.h:368]   --->   Operation 150 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [./bf16_accl.h:368]   --->   Operation 151 'zext' 'i_cast' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 152 'getelementptr' 'x_0_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%x_0_load = load i10 %x_0_addr" [./bf16_accl.h:374]   --->   Operation 153 'load' 'x_0_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 154 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%x_1_load = load i10 %x_1_addr" [./bf16_accl.h:374]   --->   Operation 155 'load' 'x_1_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 156 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (1.23ns)   --->   "%x_2_load = load i10 %x_2_addr" [./bf16_accl.h:374]   --->   Operation 157 'load' 'x_2_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 158 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%x_3_load = load i10 %x_3_addr" [./bf16_accl.h:374]   --->   Operation 159 'load' 'x_3_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 160 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (1.23ns)   --->   "%x_4_load = load i10 %x_4_addr" [./bf16_accl.h:374]   --->   Operation 161 'load' 'x_4_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 162 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 163 [2/2] (1.23ns)   --->   "%x_5_load = load i10 %x_5_addr" [./bf16_accl.h:374]   --->   Operation 163 'load' 'x_5_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 164 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (1.23ns)   --->   "%x_6_load = load i10 %x_6_addr" [./bf16_accl.h:374]   --->   Operation 165 'load' 'x_6_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 166 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (1.23ns)   --->   "%x_7_load = load i10 %x_7_addr" [./bf16_accl.h:374]   --->   Operation 167 'load' 'x_7_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 168 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (1.23ns)   --->   "%x_8_load = load i10 %x_8_addr" [./bf16_accl.h:374]   --->   Operation 169 'load' 'x_8_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 170 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (1.23ns)   --->   "%x_9_load = load i10 %x_9_addr" [./bf16_accl.h:374]   --->   Operation 171 'load' 'x_9_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 172 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (1.23ns)   --->   "%x_10_load = load i10 %x_10_addr" [./bf16_accl.h:374]   --->   Operation 173 'load' 'x_10_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 174 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (1.23ns)   --->   "%x_11_load = load i10 %x_11_addr" [./bf16_accl.h:374]   --->   Operation 175 'load' 'x_11_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 176 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 177 [2/2] (1.23ns)   --->   "%x_12_load = load i10 %x_12_addr" [./bf16_accl.h:374]   --->   Operation 177 'load' 'x_12_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 178 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 179 [2/2] (1.23ns)   --->   "%x_13_load = load i10 %x_13_addr" [./bf16_accl.h:374]   --->   Operation 179 'load' 'x_13_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 180 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (1.23ns)   --->   "%x_14_load = load i10 %x_14_addr" [./bf16_accl.h:374]   --->   Operation 181 'load' 'x_14_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 182 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (1.23ns)   --->   "%x_15_load = load i10 %x_15_addr" [./bf16_accl.h:374]   --->   Operation 183 'load' 'x_15_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 184 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (1.23ns)   --->   "%x_16_load = load i10 %x_16_addr" [./bf16_accl.h:374]   --->   Operation 185 'load' 'x_16_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 186 'getelementptr' 'x_17_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (1.23ns)   --->   "%x_17_load = load i10 %x_17_addr" [./bf16_accl.h:374]   --->   Operation 187 'load' 'x_17_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 188 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (1.23ns)   --->   "%x_18_load = load i10 %x_18_addr" [./bf16_accl.h:374]   --->   Operation 189 'load' 'x_18_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 190 'getelementptr' 'x_19_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (1.23ns)   --->   "%x_19_load = load i10 %x_19_addr" [./bf16_accl.h:374]   --->   Operation 191 'load' 'x_19_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 192 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (1.23ns)   --->   "%x_20_load = load i10 %x_20_addr" [./bf16_accl.h:374]   --->   Operation 193 'load' 'x_20_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 194 'getelementptr' 'x_21_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (1.23ns)   --->   "%x_21_load = load i10 %x_21_addr" [./bf16_accl.h:374]   --->   Operation 195 'load' 'x_21_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 196 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (1.23ns)   --->   "%x_22_load = load i10 %x_22_addr" [./bf16_accl.h:374]   --->   Operation 197 'load' 'x_22_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 198 'getelementptr' 'x_23_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 199 [2/2] (1.23ns)   --->   "%x_23_load = load i10 %x_23_addr" [./bf16_accl.h:374]   --->   Operation 199 'load' 'x_23_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 200 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (1.23ns)   --->   "%x_24_load = load i10 %x_24_addr" [./bf16_accl.h:374]   --->   Operation 201 'load' 'x_24_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 202 'getelementptr' 'x_25_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (1.23ns)   --->   "%x_25_load = load i10 %x_25_addr" [./bf16_accl.h:374]   --->   Operation 203 'load' 'x_25_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 204 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (1.23ns)   --->   "%x_26_load = load i10 %x_26_addr" [./bf16_accl.h:374]   --->   Operation 205 'load' 'x_26_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 206 'getelementptr' 'x_27_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (1.23ns)   --->   "%x_27_load = load i10 %x_27_addr" [./bf16_accl.h:374]   --->   Operation 207 'load' 'x_27_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 208 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%x_28_load = load i10 %x_28_addr" [./bf16_accl.h:374]   --->   Operation 209 'load' 'x_28_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 210 'getelementptr' 'x_29_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (1.23ns)   --->   "%x_29_load = load i10 %x_29_addr" [./bf16_accl.h:374]   --->   Operation 211 'load' 'x_29_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 212 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%x_30_load = load i10 %x_30_addr" [./bf16_accl.h:374]   --->   Operation 213 'load' 'x_30_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 214 'getelementptr' 'x_31_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (1.23ns)   --->   "%x_31_load = load i10 %x_31_addr" [./bf16_accl.h:374]   --->   Operation 215 'load' 'x_31_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%x_32_addr = getelementptr i32 %x_32, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 216 'getelementptr' 'x_32_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (1.23ns)   --->   "%x_32_load = load i10 %x_32_addr" [./bf16_accl.h:374]   --->   Operation 217 'load' 'x_32_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%x_33_addr = getelementptr i32 %x_33, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 218 'getelementptr' 'x_33_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 219 [2/2] (1.23ns)   --->   "%x_33_load = load i10 %x_33_addr" [./bf16_accl.h:374]   --->   Operation 219 'load' 'x_33_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%x_34_addr = getelementptr i32 %x_34, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 220 'getelementptr' 'x_34_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (1.23ns)   --->   "%x_34_load = load i10 %x_34_addr" [./bf16_accl.h:374]   --->   Operation 221 'load' 'x_34_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%x_35_addr = getelementptr i32 %x_35, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 222 'getelementptr' 'x_35_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (1.23ns)   --->   "%x_35_load = load i10 %x_35_addr" [./bf16_accl.h:374]   --->   Operation 223 'load' 'x_35_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%x_36_addr = getelementptr i32 %x_36, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 224 'getelementptr' 'x_36_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 225 [2/2] (1.23ns)   --->   "%x_36_load = load i10 %x_36_addr" [./bf16_accl.h:374]   --->   Operation 225 'load' 'x_36_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%x_37_addr = getelementptr i32 %x_37, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 226 'getelementptr' 'x_37_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (1.23ns)   --->   "%x_37_load = load i10 %x_37_addr" [./bf16_accl.h:374]   --->   Operation 227 'load' 'x_37_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%x_38_addr = getelementptr i32 %x_38, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 228 'getelementptr' 'x_38_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (1.23ns)   --->   "%x_38_load = load i10 %x_38_addr" [./bf16_accl.h:374]   --->   Operation 229 'load' 'x_38_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%x_39_addr = getelementptr i32 %x_39, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 230 'getelementptr' 'x_39_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 231 [2/2] (1.23ns)   --->   "%x_39_load = load i10 %x_39_addr" [./bf16_accl.h:374]   --->   Operation 231 'load' 'x_39_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%x_40_addr = getelementptr i32 %x_40, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 232 'getelementptr' 'x_40_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 233 [2/2] (1.23ns)   --->   "%x_40_load = load i10 %x_40_addr" [./bf16_accl.h:374]   --->   Operation 233 'load' 'x_40_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%x_41_addr = getelementptr i32 %x_41, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 234 'getelementptr' 'x_41_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 235 [2/2] (1.23ns)   --->   "%x_41_load = load i10 %x_41_addr" [./bf16_accl.h:374]   --->   Operation 235 'load' 'x_41_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%x_42_addr = getelementptr i32 %x_42, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 236 'getelementptr' 'x_42_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 237 [2/2] (1.23ns)   --->   "%x_42_load = load i10 %x_42_addr" [./bf16_accl.h:374]   --->   Operation 237 'load' 'x_42_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%x_43_addr = getelementptr i32 %x_43, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 238 'getelementptr' 'x_43_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (1.23ns)   --->   "%x_43_load = load i10 %x_43_addr" [./bf16_accl.h:374]   --->   Operation 239 'load' 'x_43_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%x_44_addr = getelementptr i32 %x_44, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 240 'getelementptr' 'x_44_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (1.23ns)   --->   "%x_44_load = load i10 %x_44_addr" [./bf16_accl.h:374]   --->   Operation 241 'load' 'x_44_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%x_45_addr = getelementptr i32 %x_45, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 242 'getelementptr' 'x_45_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (1.23ns)   --->   "%x_45_load = load i10 %x_45_addr" [./bf16_accl.h:374]   --->   Operation 243 'load' 'x_45_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%x_46_addr = getelementptr i32 %x_46, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 244 'getelementptr' 'x_46_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 245 [2/2] (1.23ns)   --->   "%x_46_load = load i10 %x_46_addr" [./bf16_accl.h:374]   --->   Operation 245 'load' 'x_46_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%x_47_addr = getelementptr i32 %x_47, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 246 'getelementptr' 'x_47_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 247 [2/2] (1.23ns)   --->   "%x_47_load = load i10 %x_47_addr" [./bf16_accl.h:374]   --->   Operation 247 'load' 'x_47_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%x_48_addr = getelementptr i32 %x_48, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 248 'getelementptr' 'x_48_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 249 [2/2] (1.23ns)   --->   "%x_48_load = load i10 %x_48_addr" [./bf16_accl.h:374]   --->   Operation 249 'load' 'x_48_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%x_49_addr = getelementptr i32 %x_49, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 250 'getelementptr' 'x_49_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (1.23ns)   --->   "%x_49_load = load i10 %x_49_addr" [./bf16_accl.h:374]   --->   Operation 251 'load' 'x_49_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%x_50_addr = getelementptr i32 %x_50, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 252 'getelementptr' 'x_50_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (1.23ns)   --->   "%x_50_load = load i10 %x_50_addr" [./bf16_accl.h:374]   --->   Operation 253 'load' 'x_50_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%x_51_addr = getelementptr i32 %x_51, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 254 'getelementptr' 'x_51_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (1.23ns)   --->   "%x_51_load = load i10 %x_51_addr" [./bf16_accl.h:374]   --->   Operation 255 'load' 'x_51_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%x_52_addr = getelementptr i32 %x_52, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 256 'getelementptr' 'x_52_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 257 [2/2] (1.23ns)   --->   "%x_52_load = load i10 %x_52_addr" [./bf16_accl.h:374]   --->   Operation 257 'load' 'x_52_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%x_53_addr = getelementptr i32 %x_53, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 258 'getelementptr' 'x_53_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 259 [2/2] (1.23ns)   --->   "%x_53_load = load i10 %x_53_addr" [./bf16_accl.h:374]   --->   Operation 259 'load' 'x_53_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%x_54_addr = getelementptr i32 %x_54, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 260 'getelementptr' 'x_54_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 261 [2/2] (1.23ns)   --->   "%x_54_load = load i10 %x_54_addr" [./bf16_accl.h:374]   --->   Operation 261 'load' 'x_54_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%x_55_addr = getelementptr i32 %x_55, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 262 'getelementptr' 'x_55_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (1.23ns)   --->   "%x_55_load = load i10 %x_55_addr" [./bf16_accl.h:374]   --->   Operation 263 'load' 'x_55_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%x_56_addr = getelementptr i32 %x_56, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 264 'getelementptr' 'x_56_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (1.23ns)   --->   "%x_56_load = load i10 %x_56_addr" [./bf16_accl.h:374]   --->   Operation 265 'load' 'x_56_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%x_57_addr = getelementptr i32 %x_57, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 266 'getelementptr' 'x_57_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (1.23ns)   --->   "%x_57_load = load i10 %x_57_addr" [./bf16_accl.h:374]   --->   Operation 267 'load' 'x_57_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%x_58_addr = getelementptr i32 %x_58, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 268 'getelementptr' 'x_58_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (1.23ns)   --->   "%x_58_load = load i10 %x_58_addr" [./bf16_accl.h:374]   --->   Operation 269 'load' 'x_58_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%x_59_addr = getelementptr i32 %x_59, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 270 'getelementptr' 'x_59_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 271 [2/2] (1.23ns)   --->   "%x_59_load = load i10 %x_59_addr" [./bf16_accl.h:374]   --->   Operation 271 'load' 'x_59_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%x_60_addr = getelementptr i32 %x_60, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 272 'getelementptr' 'x_60_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 273 [2/2] (1.23ns)   --->   "%x_60_load = load i10 %x_60_addr" [./bf16_accl.h:374]   --->   Operation 273 'load' 'x_60_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%x_61_addr = getelementptr i32 %x_61, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 274 'getelementptr' 'x_61_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 275 [2/2] (1.23ns)   --->   "%x_61_load = load i10 %x_61_addr" [./bf16_accl.h:374]   --->   Operation 275 'load' 'x_61_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%x_62_addr = getelementptr i32 %x_62, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 276 'getelementptr' 'x_62_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 277 [2/2] (1.23ns)   --->   "%x_62_load = load i10 %x_62_addr" [./bf16_accl.h:374]   --->   Operation 277 'load' 'x_62_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%x_63_addr = getelementptr i32 %x_63, i64 0, i64 %i_cast" [./bf16_accl.h:374]   --->   Operation 278 'getelementptr' 'x_63_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_1 : Operation 279 [2/2] (1.23ns)   --->   "%x_63_load = load i10 %x_63_addr" [./bf16_accl.h:374]   --->   Operation 279 'load' 'x_63_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 280 [1/1] (0.42ns)   --->   "%store_ln368 = store i10 %add_ln368, i10 %idx" [./bf16_accl.h:368]   --->   Operation 280 'store' 'store_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 281 [1/2] (1.23ns)   --->   "%x_0_load = load i10 %x_0_addr" [./bf16_accl.h:374]   --->   Operation 281 'load' 'x_0_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 282 [1/2] (1.23ns)   --->   "%x_1_load = load i10 %x_1_addr" [./bf16_accl.h:374]   --->   Operation 282 'load' 'x_1_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 283 [1/2] (1.23ns)   --->   "%x_2_load = load i10 %x_2_addr" [./bf16_accl.h:374]   --->   Operation 283 'load' 'x_2_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 284 [1/2] (1.23ns)   --->   "%x_3_load = load i10 %x_3_addr" [./bf16_accl.h:374]   --->   Operation 284 'load' 'x_3_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 285 [1/2] (1.23ns)   --->   "%x_4_load = load i10 %x_4_addr" [./bf16_accl.h:374]   --->   Operation 285 'load' 'x_4_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 286 [1/2] (1.23ns)   --->   "%x_5_load = load i10 %x_5_addr" [./bf16_accl.h:374]   --->   Operation 286 'load' 'x_5_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 287 [1/2] (1.23ns)   --->   "%x_6_load = load i10 %x_6_addr" [./bf16_accl.h:374]   --->   Operation 287 'load' 'x_6_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 288 [1/2] (1.23ns)   --->   "%x_7_load = load i10 %x_7_addr" [./bf16_accl.h:374]   --->   Operation 288 'load' 'x_7_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 289 [1/2] (1.23ns)   --->   "%x_8_load = load i10 %x_8_addr" [./bf16_accl.h:374]   --->   Operation 289 'load' 'x_8_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 290 [1/2] (1.23ns)   --->   "%x_9_load = load i10 %x_9_addr" [./bf16_accl.h:374]   --->   Operation 290 'load' 'x_9_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 291 [1/2] (1.23ns)   --->   "%x_10_load = load i10 %x_10_addr" [./bf16_accl.h:374]   --->   Operation 291 'load' 'x_10_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 292 [1/2] (1.23ns)   --->   "%x_11_load = load i10 %x_11_addr" [./bf16_accl.h:374]   --->   Operation 292 'load' 'x_11_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 293 [1/2] (1.23ns)   --->   "%x_12_load = load i10 %x_12_addr" [./bf16_accl.h:374]   --->   Operation 293 'load' 'x_12_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 294 [1/2] (1.23ns)   --->   "%x_13_load = load i10 %x_13_addr" [./bf16_accl.h:374]   --->   Operation 294 'load' 'x_13_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 295 [1/2] (1.23ns)   --->   "%x_14_load = load i10 %x_14_addr" [./bf16_accl.h:374]   --->   Operation 295 'load' 'x_14_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 296 [1/2] (1.23ns)   --->   "%x_15_load = load i10 %x_15_addr" [./bf16_accl.h:374]   --->   Operation 296 'load' 'x_15_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 297 [1/2] (1.23ns)   --->   "%x_16_load = load i10 %x_16_addr" [./bf16_accl.h:374]   --->   Operation 297 'load' 'x_16_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 298 [1/2] (1.23ns)   --->   "%x_17_load = load i10 %x_17_addr" [./bf16_accl.h:374]   --->   Operation 298 'load' 'x_17_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 299 [1/2] (1.23ns)   --->   "%x_18_load = load i10 %x_18_addr" [./bf16_accl.h:374]   --->   Operation 299 'load' 'x_18_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 300 [1/2] (1.23ns)   --->   "%x_19_load = load i10 %x_19_addr" [./bf16_accl.h:374]   --->   Operation 300 'load' 'x_19_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 301 [1/2] (1.23ns)   --->   "%x_20_load = load i10 %x_20_addr" [./bf16_accl.h:374]   --->   Operation 301 'load' 'x_20_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 302 [1/2] (1.23ns)   --->   "%x_21_load = load i10 %x_21_addr" [./bf16_accl.h:374]   --->   Operation 302 'load' 'x_21_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 303 [1/2] (1.23ns)   --->   "%x_22_load = load i10 %x_22_addr" [./bf16_accl.h:374]   --->   Operation 303 'load' 'x_22_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 304 [1/2] (1.23ns)   --->   "%x_23_load = load i10 %x_23_addr" [./bf16_accl.h:374]   --->   Operation 304 'load' 'x_23_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 305 [1/2] (1.23ns)   --->   "%x_24_load = load i10 %x_24_addr" [./bf16_accl.h:374]   --->   Operation 305 'load' 'x_24_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 306 [1/2] (1.23ns)   --->   "%x_25_load = load i10 %x_25_addr" [./bf16_accl.h:374]   --->   Operation 306 'load' 'x_25_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 307 [1/2] (1.23ns)   --->   "%x_26_load = load i10 %x_26_addr" [./bf16_accl.h:374]   --->   Operation 307 'load' 'x_26_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 308 [1/2] (1.23ns)   --->   "%x_27_load = load i10 %x_27_addr" [./bf16_accl.h:374]   --->   Operation 308 'load' 'x_27_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 309 [1/2] (1.23ns)   --->   "%x_28_load = load i10 %x_28_addr" [./bf16_accl.h:374]   --->   Operation 309 'load' 'x_28_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 310 [1/2] (1.23ns)   --->   "%x_29_load = load i10 %x_29_addr" [./bf16_accl.h:374]   --->   Operation 310 'load' 'x_29_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 311 [1/2] (1.23ns)   --->   "%x_30_load = load i10 %x_30_addr" [./bf16_accl.h:374]   --->   Operation 311 'load' 'x_30_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 312 [1/2] (1.23ns)   --->   "%x_31_load = load i10 %x_31_addr" [./bf16_accl.h:374]   --->   Operation 312 'load' 'x_31_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 313 [1/2] (1.23ns)   --->   "%x_32_load = load i10 %x_32_addr" [./bf16_accl.h:374]   --->   Operation 313 'load' 'x_32_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 314 [1/2] (1.23ns)   --->   "%x_33_load = load i10 %x_33_addr" [./bf16_accl.h:374]   --->   Operation 314 'load' 'x_33_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 315 [1/2] (1.23ns)   --->   "%x_34_load = load i10 %x_34_addr" [./bf16_accl.h:374]   --->   Operation 315 'load' 'x_34_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 316 [1/2] (1.23ns)   --->   "%x_35_load = load i10 %x_35_addr" [./bf16_accl.h:374]   --->   Operation 316 'load' 'x_35_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 317 [1/2] (1.23ns)   --->   "%x_36_load = load i10 %x_36_addr" [./bf16_accl.h:374]   --->   Operation 317 'load' 'x_36_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 318 [1/2] (1.23ns)   --->   "%x_37_load = load i10 %x_37_addr" [./bf16_accl.h:374]   --->   Operation 318 'load' 'x_37_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 319 [1/2] (1.23ns)   --->   "%x_38_load = load i10 %x_38_addr" [./bf16_accl.h:374]   --->   Operation 319 'load' 'x_38_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 320 [1/2] (1.23ns)   --->   "%x_39_load = load i10 %x_39_addr" [./bf16_accl.h:374]   --->   Operation 320 'load' 'x_39_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 321 [1/2] (1.23ns)   --->   "%x_40_load = load i10 %x_40_addr" [./bf16_accl.h:374]   --->   Operation 321 'load' 'x_40_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 322 [1/2] (1.23ns)   --->   "%x_41_load = load i10 %x_41_addr" [./bf16_accl.h:374]   --->   Operation 322 'load' 'x_41_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 323 [1/2] (1.23ns)   --->   "%x_42_load = load i10 %x_42_addr" [./bf16_accl.h:374]   --->   Operation 323 'load' 'x_42_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 324 [1/2] (1.23ns)   --->   "%x_43_load = load i10 %x_43_addr" [./bf16_accl.h:374]   --->   Operation 324 'load' 'x_43_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 325 [1/2] (1.23ns)   --->   "%x_44_load = load i10 %x_44_addr" [./bf16_accl.h:374]   --->   Operation 325 'load' 'x_44_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 326 [1/2] (1.23ns)   --->   "%x_45_load = load i10 %x_45_addr" [./bf16_accl.h:374]   --->   Operation 326 'load' 'x_45_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 327 [1/2] (1.23ns)   --->   "%x_46_load = load i10 %x_46_addr" [./bf16_accl.h:374]   --->   Operation 327 'load' 'x_46_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 328 [1/2] (1.23ns)   --->   "%x_47_load = load i10 %x_47_addr" [./bf16_accl.h:374]   --->   Operation 328 'load' 'x_47_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 329 [1/2] (1.23ns)   --->   "%x_48_load = load i10 %x_48_addr" [./bf16_accl.h:374]   --->   Operation 329 'load' 'x_48_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 330 [1/2] (1.23ns)   --->   "%x_49_load = load i10 %x_49_addr" [./bf16_accl.h:374]   --->   Operation 330 'load' 'x_49_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 331 [1/2] (1.23ns)   --->   "%x_50_load = load i10 %x_50_addr" [./bf16_accl.h:374]   --->   Operation 331 'load' 'x_50_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 332 [1/2] (1.23ns)   --->   "%x_51_load = load i10 %x_51_addr" [./bf16_accl.h:374]   --->   Operation 332 'load' 'x_51_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 333 [1/2] (1.23ns)   --->   "%x_52_load = load i10 %x_52_addr" [./bf16_accl.h:374]   --->   Operation 333 'load' 'x_52_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 334 [1/2] (1.23ns)   --->   "%x_53_load = load i10 %x_53_addr" [./bf16_accl.h:374]   --->   Operation 334 'load' 'x_53_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 335 [1/2] (1.23ns)   --->   "%x_54_load = load i10 %x_54_addr" [./bf16_accl.h:374]   --->   Operation 335 'load' 'x_54_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 336 [1/2] (1.23ns)   --->   "%x_55_load = load i10 %x_55_addr" [./bf16_accl.h:374]   --->   Operation 336 'load' 'x_55_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 337 [1/2] (1.23ns)   --->   "%x_56_load = load i10 %x_56_addr" [./bf16_accl.h:374]   --->   Operation 337 'load' 'x_56_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 338 [1/2] (1.23ns)   --->   "%x_57_load = load i10 %x_57_addr" [./bf16_accl.h:374]   --->   Operation 338 'load' 'x_57_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 339 [1/2] (1.23ns)   --->   "%x_58_load = load i10 %x_58_addr" [./bf16_accl.h:374]   --->   Operation 339 'load' 'x_58_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 340 [1/2] (1.23ns)   --->   "%x_59_load = load i10 %x_59_addr" [./bf16_accl.h:374]   --->   Operation 340 'load' 'x_59_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 341 [1/2] (1.23ns)   --->   "%x_60_load = load i10 %x_60_addr" [./bf16_accl.h:374]   --->   Operation 341 'load' 'x_60_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 342 [1/2] (1.23ns)   --->   "%x_61_load = load i10 %x_61_addr" [./bf16_accl.h:374]   --->   Operation 342 'load' 'x_61_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 343 [1/2] (1.23ns)   --->   "%x_62_load = load i10 %x_62_addr" [./bf16_accl.h:374]   --->   Operation 343 'load' 'x_62_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 344 [1/2] (1.23ns)   --->   "%x_63_load = load i10 %x_63_addr" [./bf16_accl.h:374]   --->   Operation 344 'load' 'x_63_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 345 [3/3] (7.01ns)   --->   "%mul7 = fmul i32 %x_0_load, i32 %x_0_load" [./bf16_accl.h:374]   --->   Operation 345 'fmul' 'mul7' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [3/3] (7.01ns)   --->   "%mul7_1 = fmul i32 %x_1_load, i32 %x_1_load" [./bf16_accl.h:374]   --->   Operation 346 'fmul' 'mul7_1' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [3/3] (7.01ns)   --->   "%mul7_2 = fmul i32 %x_2_load, i32 %x_2_load" [./bf16_accl.h:374]   --->   Operation 347 'fmul' 'mul7_2' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [3/3] (7.01ns)   --->   "%mul7_3 = fmul i32 %x_3_load, i32 %x_3_load" [./bf16_accl.h:374]   --->   Operation 348 'fmul' 'mul7_3' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [3/3] (7.01ns)   --->   "%mul7_4 = fmul i32 %x_4_load, i32 %x_4_load" [./bf16_accl.h:374]   --->   Operation 349 'fmul' 'mul7_4' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [3/3] (7.01ns)   --->   "%mul7_5 = fmul i32 %x_5_load, i32 %x_5_load" [./bf16_accl.h:374]   --->   Operation 350 'fmul' 'mul7_5' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [3/3] (7.01ns)   --->   "%mul7_6 = fmul i32 %x_6_load, i32 %x_6_load" [./bf16_accl.h:374]   --->   Operation 351 'fmul' 'mul7_6' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [3/3] (7.01ns)   --->   "%mul7_7 = fmul i32 %x_7_load, i32 %x_7_load" [./bf16_accl.h:374]   --->   Operation 352 'fmul' 'mul7_7' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [3/3] (7.01ns)   --->   "%mul7_8 = fmul i32 %x_8_load, i32 %x_8_load" [./bf16_accl.h:374]   --->   Operation 353 'fmul' 'mul7_8' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [3/3] (7.01ns)   --->   "%mul7_9 = fmul i32 %x_9_load, i32 %x_9_load" [./bf16_accl.h:374]   --->   Operation 354 'fmul' 'mul7_9' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [3/3] (7.01ns)   --->   "%mul7_s = fmul i32 %x_10_load, i32 %x_10_load" [./bf16_accl.h:374]   --->   Operation 355 'fmul' 'mul7_s' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [3/3] (7.01ns)   --->   "%mul7_10 = fmul i32 %x_11_load, i32 %x_11_load" [./bf16_accl.h:374]   --->   Operation 356 'fmul' 'mul7_10' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [3/3] (7.01ns)   --->   "%mul7_11 = fmul i32 %x_12_load, i32 %x_12_load" [./bf16_accl.h:374]   --->   Operation 357 'fmul' 'mul7_11' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [3/3] (7.01ns)   --->   "%mul7_12 = fmul i32 %x_13_load, i32 %x_13_load" [./bf16_accl.h:374]   --->   Operation 358 'fmul' 'mul7_12' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [3/3] (7.01ns)   --->   "%mul7_13 = fmul i32 %x_14_load, i32 %x_14_load" [./bf16_accl.h:374]   --->   Operation 359 'fmul' 'mul7_13' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [3/3] (7.01ns)   --->   "%mul7_14 = fmul i32 %x_15_load, i32 %x_15_load" [./bf16_accl.h:374]   --->   Operation 360 'fmul' 'mul7_14' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [3/3] (7.01ns)   --->   "%mul7_15 = fmul i32 %x_16_load, i32 %x_16_load" [./bf16_accl.h:374]   --->   Operation 361 'fmul' 'mul7_15' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [3/3] (7.01ns)   --->   "%mul7_16 = fmul i32 %x_17_load, i32 %x_17_load" [./bf16_accl.h:374]   --->   Operation 362 'fmul' 'mul7_16' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [3/3] (7.01ns)   --->   "%mul7_17 = fmul i32 %x_18_load, i32 %x_18_load" [./bf16_accl.h:374]   --->   Operation 363 'fmul' 'mul7_17' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [3/3] (7.01ns)   --->   "%mul7_18 = fmul i32 %x_19_load, i32 %x_19_load" [./bf16_accl.h:374]   --->   Operation 364 'fmul' 'mul7_18' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [3/3] (7.01ns)   --->   "%mul7_19 = fmul i32 %x_20_load, i32 %x_20_load" [./bf16_accl.h:374]   --->   Operation 365 'fmul' 'mul7_19' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [3/3] (7.01ns)   --->   "%mul7_20 = fmul i32 %x_21_load, i32 %x_21_load" [./bf16_accl.h:374]   --->   Operation 366 'fmul' 'mul7_20' <Predicate = (!icmp_ln368)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 367 [2/3] (7.01ns)   --->   "%mul7 = fmul i32 %x_0_load, i32 %x_0_load" [./bf16_accl.h:374]   --->   Operation 367 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [2/3] (7.01ns)   --->   "%mul7_1 = fmul i32 %x_1_load, i32 %x_1_load" [./bf16_accl.h:374]   --->   Operation 368 'fmul' 'mul7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [2/3] (7.01ns)   --->   "%mul7_2 = fmul i32 %x_2_load, i32 %x_2_load" [./bf16_accl.h:374]   --->   Operation 369 'fmul' 'mul7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [2/3] (7.01ns)   --->   "%mul7_3 = fmul i32 %x_3_load, i32 %x_3_load" [./bf16_accl.h:374]   --->   Operation 370 'fmul' 'mul7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [2/3] (7.01ns)   --->   "%mul7_4 = fmul i32 %x_4_load, i32 %x_4_load" [./bf16_accl.h:374]   --->   Operation 371 'fmul' 'mul7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [2/3] (7.01ns)   --->   "%mul7_5 = fmul i32 %x_5_load, i32 %x_5_load" [./bf16_accl.h:374]   --->   Operation 372 'fmul' 'mul7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [2/3] (7.01ns)   --->   "%mul7_6 = fmul i32 %x_6_load, i32 %x_6_load" [./bf16_accl.h:374]   --->   Operation 373 'fmul' 'mul7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [2/3] (7.01ns)   --->   "%mul7_7 = fmul i32 %x_7_load, i32 %x_7_load" [./bf16_accl.h:374]   --->   Operation 374 'fmul' 'mul7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [2/3] (7.01ns)   --->   "%mul7_8 = fmul i32 %x_8_load, i32 %x_8_load" [./bf16_accl.h:374]   --->   Operation 375 'fmul' 'mul7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [2/3] (7.01ns)   --->   "%mul7_9 = fmul i32 %x_9_load, i32 %x_9_load" [./bf16_accl.h:374]   --->   Operation 376 'fmul' 'mul7_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [2/3] (7.01ns)   --->   "%mul7_s = fmul i32 %x_10_load, i32 %x_10_load" [./bf16_accl.h:374]   --->   Operation 377 'fmul' 'mul7_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [2/3] (7.01ns)   --->   "%mul7_10 = fmul i32 %x_11_load, i32 %x_11_load" [./bf16_accl.h:374]   --->   Operation 378 'fmul' 'mul7_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [2/3] (7.01ns)   --->   "%mul7_11 = fmul i32 %x_12_load, i32 %x_12_load" [./bf16_accl.h:374]   --->   Operation 379 'fmul' 'mul7_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [2/3] (7.01ns)   --->   "%mul7_12 = fmul i32 %x_13_load, i32 %x_13_load" [./bf16_accl.h:374]   --->   Operation 380 'fmul' 'mul7_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [2/3] (7.01ns)   --->   "%mul7_13 = fmul i32 %x_14_load, i32 %x_14_load" [./bf16_accl.h:374]   --->   Operation 381 'fmul' 'mul7_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [2/3] (7.01ns)   --->   "%mul7_14 = fmul i32 %x_15_load, i32 %x_15_load" [./bf16_accl.h:374]   --->   Operation 382 'fmul' 'mul7_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [2/3] (7.01ns)   --->   "%mul7_15 = fmul i32 %x_16_load, i32 %x_16_load" [./bf16_accl.h:374]   --->   Operation 383 'fmul' 'mul7_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [2/3] (7.01ns)   --->   "%mul7_16 = fmul i32 %x_17_load, i32 %x_17_load" [./bf16_accl.h:374]   --->   Operation 384 'fmul' 'mul7_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [2/3] (7.01ns)   --->   "%mul7_17 = fmul i32 %x_18_load, i32 %x_18_load" [./bf16_accl.h:374]   --->   Operation 385 'fmul' 'mul7_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [2/3] (7.01ns)   --->   "%mul7_18 = fmul i32 %x_19_load, i32 %x_19_load" [./bf16_accl.h:374]   --->   Operation 386 'fmul' 'mul7_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [2/3] (7.01ns)   --->   "%mul7_19 = fmul i32 %x_20_load, i32 %x_20_load" [./bf16_accl.h:374]   --->   Operation 387 'fmul' 'mul7_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [2/3] (7.01ns)   --->   "%mul7_20 = fmul i32 %x_21_load, i32 %x_21_load" [./bf16_accl.h:374]   --->   Operation 388 'fmul' 'mul7_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [3/3] (7.01ns)   --->   "%mul7_21 = fmul i32 %x_22_load, i32 %x_22_load" [./bf16_accl.h:374]   --->   Operation 389 'fmul' 'mul7_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [3/3] (7.01ns)   --->   "%mul7_22 = fmul i32 %x_23_load, i32 %x_23_load" [./bf16_accl.h:374]   --->   Operation 390 'fmul' 'mul7_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [3/3] (7.01ns)   --->   "%mul7_23 = fmul i32 %x_24_load, i32 %x_24_load" [./bf16_accl.h:374]   --->   Operation 391 'fmul' 'mul7_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [3/3] (7.01ns)   --->   "%mul7_24 = fmul i32 %x_25_load, i32 %x_25_load" [./bf16_accl.h:374]   --->   Operation 392 'fmul' 'mul7_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [3/3] (7.01ns)   --->   "%mul7_25 = fmul i32 %x_26_load, i32 %x_26_load" [./bf16_accl.h:374]   --->   Operation 393 'fmul' 'mul7_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [3/3] (7.01ns)   --->   "%mul7_26 = fmul i32 %x_27_load, i32 %x_27_load" [./bf16_accl.h:374]   --->   Operation 394 'fmul' 'mul7_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [3/3] (7.01ns)   --->   "%mul7_27 = fmul i32 %x_28_load, i32 %x_28_load" [./bf16_accl.h:374]   --->   Operation 395 'fmul' 'mul7_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [3/3] (7.01ns)   --->   "%mul7_28 = fmul i32 %x_29_load, i32 %x_29_load" [./bf16_accl.h:374]   --->   Operation 396 'fmul' 'mul7_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [3/3] (7.01ns)   --->   "%mul7_29 = fmul i32 %x_30_load, i32 %x_30_load" [./bf16_accl.h:374]   --->   Operation 397 'fmul' 'mul7_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [3/3] (7.01ns)   --->   "%mul7_30 = fmul i32 %x_31_load, i32 %x_31_load" [./bf16_accl.h:374]   --->   Operation 398 'fmul' 'mul7_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [3/3] (7.01ns)   --->   "%mul7_31 = fmul i32 %x_32_load, i32 %x_32_load" [./bf16_accl.h:374]   --->   Operation 399 'fmul' 'mul7_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [3/3] (7.01ns)   --->   "%mul7_32 = fmul i32 %x_33_load, i32 %x_33_load" [./bf16_accl.h:374]   --->   Operation 400 'fmul' 'mul7_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [3/3] (7.01ns)   --->   "%mul7_33 = fmul i32 %x_34_load, i32 %x_34_load" [./bf16_accl.h:374]   --->   Operation 401 'fmul' 'mul7_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [3/3] (7.01ns)   --->   "%mul7_34 = fmul i32 %x_35_load, i32 %x_35_load" [./bf16_accl.h:374]   --->   Operation 402 'fmul' 'mul7_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [3/3] (7.01ns)   --->   "%mul7_35 = fmul i32 %x_36_load, i32 %x_36_load" [./bf16_accl.h:374]   --->   Operation 403 'fmul' 'mul7_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [3/3] (7.01ns)   --->   "%mul7_36 = fmul i32 %x_37_load, i32 %x_37_load" [./bf16_accl.h:374]   --->   Operation 404 'fmul' 'mul7_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [3/3] (7.01ns)   --->   "%mul7_37 = fmul i32 %x_38_load, i32 %x_38_load" [./bf16_accl.h:374]   --->   Operation 405 'fmul' 'mul7_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [3/3] (7.01ns)   --->   "%mul7_38 = fmul i32 %x_39_load, i32 %x_39_load" [./bf16_accl.h:374]   --->   Operation 406 'fmul' 'mul7_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [3/3] (7.01ns)   --->   "%mul7_39 = fmul i32 %x_40_load, i32 %x_40_load" [./bf16_accl.h:374]   --->   Operation 407 'fmul' 'mul7_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [3/3] (7.01ns)   --->   "%mul7_40 = fmul i32 %x_41_load, i32 %x_41_load" [./bf16_accl.h:374]   --->   Operation 408 'fmul' 'mul7_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [3/3] (7.01ns)   --->   "%mul7_41 = fmul i32 %x_42_load, i32 %x_42_load" [./bf16_accl.h:374]   --->   Operation 409 'fmul' 'mul7_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [3/3] (7.01ns)   --->   "%mul7_42 = fmul i32 %x_43_load, i32 %x_43_load" [./bf16_accl.h:374]   --->   Operation 410 'fmul' 'mul7_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 411 [1/3] (7.01ns)   --->   "%mul7 = fmul i32 %x_0_load, i32 %x_0_load" [./bf16_accl.h:374]   --->   Operation 411 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/3] (7.01ns)   --->   "%mul7_1 = fmul i32 %x_1_load, i32 %x_1_load" [./bf16_accl.h:374]   --->   Operation 412 'fmul' 'mul7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/3] (7.01ns)   --->   "%mul7_2 = fmul i32 %x_2_load, i32 %x_2_load" [./bf16_accl.h:374]   --->   Operation 413 'fmul' 'mul7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/3] (7.01ns)   --->   "%mul7_3 = fmul i32 %x_3_load, i32 %x_3_load" [./bf16_accl.h:374]   --->   Operation 414 'fmul' 'mul7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/3] (7.01ns)   --->   "%mul7_4 = fmul i32 %x_4_load, i32 %x_4_load" [./bf16_accl.h:374]   --->   Operation 415 'fmul' 'mul7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/3] (7.01ns)   --->   "%mul7_5 = fmul i32 %x_5_load, i32 %x_5_load" [./bf16_accl.h:374]   --->   Operation 416 'fmul' 'mul7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/3] (7.01ns)   --->   "%mul7_6 = fmul i32 %x_6_load, i32 %x_6_load" [./bf16_accl.h:374]   --->   Operation 417 'fmul' 'mul7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/3] (7.01ns)   --->   "%mul7_7 = fmul i32 %x_7_load, i32 %x_7_load" [./bf16_accl.h:374]   --->   Operation 418 'fmul' 'mul7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/3] (7.01ns)   --->   "%mul7_8 = fmul i32 %x_8_load, i32 %x_8_load" [./bf16_accl.h:374]   --->   Operation 419 'fmul' 'mul7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/3] (7.01ns)   --->   "%mul7_9 = fmul i32 %x_9_load, i32 %x_9_load" [./bf16_accl.h:374]   --->   Operation 420 'fmul' 'mul7_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/3] (7.01ns)   --->   "%mul7_s = fmul i32 %x_10_load, i32 %x_10_load" [./bf16_accl.h:374]   --->   Operation 421 'fmul' 'mul7_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/3] (7.01ns)   --->   "%mul7_10 = fmul i32 %x_11_load, i32 %x_11_load" [./bf16_accl.h:374]   --->   Operation 422 'fmul' 'mul7_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/3] (7.01ns)   --->   "%mul7_11 = fmul i32 %x_12_load, i32 %x_12_load" [./bf16_accl.h:374]   --->   Operation 423 'fmul' 'mul7_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/3] (7.01ns)   --->   "%mul7_12 = fmul i32 %x_13_load, i32 %x_13_load" [./bf16_accl.h:374]   --->   Operation 424 'fmul' 'mul7_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/3] (7.01ns)   --->   "%mul7_13 = fmul i32 %x_14_load, i32 %x_14_load" [./bf16_accl.h:374]   --->   Operation 425 'fmul' 'mul7_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/3] (7.01ns)   --->   "%mul7_14 = fmul i32 %x_15_load, i32 %x_15_load" [./bf16_accl.h:374]   --->   Operation 426 'fmul' 'mul7_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/3] (7.01ns)   --->   "%mul7_15 = fmul i32 %x_16_load, i32 %x_16_load" [./bf16_accl.h:374]   --->   Operation 427 'fmul' 'mul7_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/3] (7.01ns)   --->   "%mul7_16 = fmul i32 %x_17_load, i32 %x_17_load" [./bf16_accl.h:374]   --->   Operation 428 'fmul' 'mul7_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/3] (7.01ns)   --->   "%mul7_17 = fmul i32 %x_18_load, i32 %x_18_load" [./bf16_accl.h:374]   --->   Operation 429 'fmul' 'mul7_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/3] (7.01ns)   --->   "%mul7_18 = fmul i32 %x_19_load, i32 %x_19_load" [./bf16_accl.h:374]   --->   Operation 430 'fmul' 'mul7_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/3] (7.01ns)   --->   "%mul7_19 = fmul i32 %x_20_load, i32 %x_20_load" [./bf16_accl.h:374]   --->   Operation 431 'fmul' 'mul7_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/3] (7.01ns)   --->   "%mul7_20 = fmul i32 %x_21_load, i32 %x_21_load" [./bf16_accl.h:374]   --->   Operation 432 'fmul' 'mul7_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [2/3] (7.01ns)   --->   "%mul7_21 = fmul i32 %x_22_load, i32 %x_22_load" [./bf16_accl.h:374]   --->   Operation 433 'fmul' 'mul7_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [2/3] (7.01ns)   --->   "%mul7_22 = fmul i32 %x_23_load, i32 %x_23_load" [./bf16_accl.h:374]   --->   Operation 434 'fmul' 'mul7_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [2/3] (7.01ns)   --->   "%mul7_23 = fmul i32 %x_24_load, i32 %x_24_load" [./bf16_accl.h:374]   --->   Operation 435 'fmul' 'mul7_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [2/3] (7.01ns)   --->   "%mul7_24 = fmul i32 %x_25_load, i32 %x_25_load" [./bf16_accl.h:374]   --->   Operation 436 'fmul' 'mul7_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [2/3] (7.01ns)   --->   "%mul7_25 = fmul i32 %x_26_load, i32 %x_26_load" [./bf16_accl.h:374]   --->   Operation 437 'fmul' 'mul7_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [2/3] (7.01ns)   --->   "%mul7_26 = fmul i32 %x_27_load, i32 %x_27_load" [./bf16_accl.h:374]   --->   Operation 438 'fmul' 'mul7_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [2/3] (7.01ns)   --->   "%mul7_27 = fmul i32 %x_28_load, i32 %x_28_load" [./bf16_accl.h:374]   --->   Operation 439 'fmul' 'mul7_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [2/3] (7.01ns)   --->   "%mul7_28 = fmul i32 %x_29_load, i32 %x_29_load" [./bf16_accl.h:374]   --->   Operation 440 'fmul' 'mul7_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [2/3] (7.01ns)   --->   "%mul7_29 = fmul i32 %x_30_load, i32 %x_30_load" [./bf16_accl.h:374]   --->   Operation 441 'fmul' 'mul7_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [2/3] (7.01ns)   --->   "%mul7_30 = fmul i32 %x_31_load, i32 %x_31_load" [./bf16_accl.h:374]   --->   Operation 442 'fmul' 'mul7_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [2/3] (7.01ns)   --->   "%mul7_31 = fmul i32 %x_32_load, i32 %x_32_load" [./bf16_accl.h:374]   --->   Operation 443 'fmul' 'mul7_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [2/3] (7.01ns)   --->   "%mul7_32 = fmul i32 %x_33_load, i32 %x_33_load" [./bf16_accl.h:374]   --->   Operation 444 'fmul' 'mul7_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [2/3] (7.01ns)   --->   "%mul7_33 = fmul i32 %x_34_load, i32 %x_34_load" [./bf16_accl.h:374]   --->   Operation 445 'fmul' 'mul7_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [2/3] (7.01ns)   --->   "%mul7_34 = fmul i32 %x_35_load, i32 %x_35_load" [./bf16_accl.h:374]   --->   Operation 446 'fmul' 'mul7_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [2/3] (7.01ns)   --->   "%mul7_35 = fmul i32 %x_36_load, i32 %x_36_load" [./bf16_accl.h:374]   --->   Operation 447 'fmul' 'mul7_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [2/3] (7.01ns)   --->   "%mul7_36 = fmul i32 %x_37_load, i32 %x_37_load" [./bf16_accl.h:374]   --->   Operation 448 'fmul' 'mul7_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [2/3] (7.01ns)   --->   "%mul7_37 = fmul i32 %x_38_load, i32 %x_38_load" [./bf16_accl.h:374]   --->   Operation 449 'fmul' 'mul7_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [2/3] (7.01ns)   --->   "%mul7_38 = fmul i32 %x_39_load, i32 %x_39_load" [./bf16_accl.h:374]   --->   Operation 450 'fmul' 'mul7_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [2/3] (7.01ns)   --->   "%mul7_39 = fmul i32 %x_40_load, i32 %x_40_load" [./bf16_accl.h:374]   --->   Operation 451 'fmul' 'mul7_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [2/3] (7.01ns)   --->   "%mul7_40 = fmul i32 %x_41_load, i32 %x_41_load" [./bf16_accl.h:374]   --->   Operation 452 'fmul' 'mul7_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [2/3] (7.01ns)   --->   "%mul7_41 = fmul i32 %x_42_load, i32 %x_42_load" [./bf16_accl.h:374]   --->   Operation 453 'fmul' 'mul7_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [2/3] (7.01ns)   --->   "%mul7_42 = fmul i32 %x_43_load, i32 %x_43_load" [./bf16_accl.h:374]   --->   Operation 454 'fmul' 'mul7_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [3/3] (7.01ns)   --->   "%mul7_43 = fmul i32 %x_44_load, i32 %x_44_load" [./bf16_accl.h:374]   --->   Operation 455 'fmul' 'mul7_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [3/3] (7.01ns)   --->   "%mul7_44 = fmul i32 %x_45_load, i32 %x_45_load" [./bf16_accl.h:374]   --->   Operation 456 'fmul' 'mul7_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [3/3] (7.01ns)   --->   "%mul7_45 = fmul i32 %x_46_load, i32 %x_46_load" [./bf16_accl.h:374]   --->   Operation 457 'fmul' 'mul7_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [3/3] (7.01ns)   --->   "%mul7_46 = fmul i32 %x_47_load, i32 %x_47_load" [./bf16_accl.h:374]   --->   Operation 458 'fmul' 'mul7_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [3/3] (7.01ns)   --->   "%mul7_47 = fmul i32 %x_48_load, i32 %x_48_load" [./bf16_accl.h:374]   --->   Operation 459 'fmul' 'mul7_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [3/3] (7.01ns)   --->   "%mul7_48 = fmul i32 %x_49_load, i32 %x_49_load" [./bf16_accl.h:374]   --->   Operation 460 'fmul' 'mul7_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [3/3] (7.01ns)   --->   "%mul7_49 = fmul i32 %x_50_load, i32 %x_50_load" [./bf16_accl.h:374]   --->   Operation 461 'fmul' 'mul7_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [3/3] (7.01ns)   --->   "%mul7_50 = fmul i32 %x_51_load, i32 %x_51_load" [./bf16_accl.h:374]   --->   Operation 462 'fmul' 'mul7_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [3/3] (7.01ns)   --->   "%mul7_51 = fmul i32 %x_52_load, i32 %x_52_load" [./bf16_accl.h:374]   --->   Operation 463 'fmul' 'mul7_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [3/3] (7.01ns)   --->   "%mul7_52 = fmul i32 %x_53_load, i32 %x_53_load" [./bf16_accl.h:374]   --->   Operation 464 'fmul' 'mul7_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [3/3] (7.01ns)   --->   "%mul7_53 = fmul i32 %x_54_load, i32 %x_54_load" [./bf16_accl.h:374]   --->   Operation 465 'fmul' 'mul7_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [3/3] (7.01ns)   --->   "%mul7_54 = fmul i32 %x_55_load, i32 %x_55_load" [./bf16_accl.h:374]   --->   Operation 466 'fmul' 'mul7_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [3/3] (7.01ns)   --->   "%mul7_55 = fmul i32 %x_56_load, i32 %x_56_load" [./bf16_accl.h:374]   --->   Operation 467 'fmul' 'mul7_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [3/3] (7.01ns)   --->   "%mul7_56 = fmul i32 %x_57_load, i32 %x_57_load" [./bf16_accl.h:374]   --->   Operation 468 'fmul' 'mul7_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [3/3] (7.01ns)   --->   "%mul7_57 = fmul i32 %x_58_load, i32 %x_58_load" [./bf16_accl.h:374]   --->   Operation 469 'fmul' 'mul7_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [3/3] (7.01ns)   --->   "%mul7_58 = fmul i32 %x_59_load, i32 %x_59_load" [./bf16_accl.h:374]   --->   Operation 470 'fmul' 'mul7_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [3/3] (7.01ns)   --->   "%mul7_59 = fmul i32 %x_60_load, i32 %x_60_load" [./bf16_accl.h:374]   --->   Operation 471 'fmul' 'mul7_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [3/3] (7.01ns)   --->   "%mul7_60 = fmul i32 %x_61_load, i32 %x_61_load" [./bf16_accl.h:374]   --->   Operation 472 'fmul' 'mul7_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [3/3] (7.01ns)   --->   "%mul7_61 = fmul i32 %x_62_load, i32 %x_62_load" [./bf16_accl.h:374]   --->   Operation 473 'fmul' 'mul7_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [3/3] (7.01ns)   --->   "%mul7_62 = fmul i32 %x_63_load, i32 %x_63_load" [./bf16_accl.h:374]   --->   Operation 474 'fmul' 'mul7_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [./bf16_accl.h:374]   --->   Operation 475 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%add10_110_load = load i32 %add10_110" [./bf16_accl.h:374]   --->   Operation 476 'load' 'add10_110_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%add10_211_load = load i32 %add10_211" [./bf16_accl.h:374]   --->   Operation 477 'load' 'add10_211_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%add10_312_load = load i32 %add10_312" [./bf16_accl.h:374]   --->   Operation 478 'load' 'add10_312_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%add10_413_load = load i32 %add10_413" [./bf16_accl.h:374]   --->   Operation 479 'load' 'add10_413_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%add10_514_load = load i32 %add10_514" [./bf16_accl.h:374]   --->   Operation 480 'load' 'add10_514_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%add10_615_load = load i32 %add10_615" [./bf16_accl.h:374]   --->   Operation 481 'load' 'add10_615_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%add10_716_load = load i32 %add10_716" [./bf16_accl.h:374]   --->   Operation 482 'load' 'add10_716_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%add10_817_load = load i32 %add10_817" [./bf16_accl.h:374]   --->   Operation 483 'load' 'add10_817_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%add10_918_load = load i32 %add10_918" [./bf16_accl.h:374]   --->   Operation 484 'load' 'add10_918_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%add10_1019_load = load i32 %add10_1019" [./bf16_accl.h:374]   --->   Operation 485 'load' 'add10_1019_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%add10_1120_load = load i32 %add10_1120" [./bf16_accl.h:374]   --->   Operation 486 'load' 'add10_1120_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%add10_1221_load = load i32 %add10_1221" [./bf16_accl.h:374]   --->   Operation 487 'load' 'add10_1221_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%add10_1322_load = load i32 %add10_1322" [./bf16_accl.h:374]   --->   Operation 488 'load' 'add10_1322_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%add10_1423_load = load i32 %add10_1423" [./bf16_accl.h:374]   --->   Operation 489 'load' 'add10_1423_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%add10_1524_load = load i32 %add10_1524" [./bf16_accl.h:374]   --->   Operation 490 'load' 'add10_1524_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%add10_1625_load = load i32 %add10_1625" [./bf16_accl.h:374]   --->   Operation 491 'load' 'add10_1625_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%add10_1726_load = load i32 %add10_1726" [./bf16_accl.h:374]   --->   Operation 492 'load' 'add10_1726_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%add10_1827_load = load i32 %add10_1827" [./bf16_accl.h:374]   --->   Operation 493 'load' 'add10_1827_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%add10_1928_load = load i32 %add10_1928" [./bf16_accl.h:374]   --->   Operation 494 'load' 'add10_1928_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%add10_2029_load = load i32 %add10_2029" [./bf16_accl.h:374]   --->   Operation 495 'load' 'add10_2029_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%add10_2130_load = load i32 %add10_2130" [./bf16_accl.h:374]   --->   Operation 496 'load' 'add10_2130_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [4/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul7" [./bf16_accl.h:374]   --->   Operation 497 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [4/4] (6.43ns)   --->   "%add10_1 = fadd i32 %add10_110_load, i32 %mul7_1" [./bf16_accl.h:374]   --->   Operation 498 'fadd' 'add10_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [4/4] (6.43ns)   --->   "%add10_2 = fadd i32 %add10_211_load, i32 %mul7_2" [./bf16_accl.h:374]   --->   Operation 499 'fadd' 'add10_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [4/4] (6.43ns)   --->   "%add10_3 = fadd i32 %add10_312_load, i32 %mul7_3" [./bf16_accl.h:374]   --->   Operation 500 'fadd' 'add10_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [4/4] (6.43ns)   --->   "%add10_4 = fadd i32 %add10_413_load, i32 %mul7_4" [./bf16_accl.h:374]   --->   Operation 501 'fadd' 'add10_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [4/4] (6.43ns)   --->   "%add10_5 = fadd i32 %add10_514_load, i32 %mul7_5" [./bf16_accl.h:374]   --->   Operation 502 'fadd' 'add10_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [4/4] (6.43ns)   --->   "%add10_6 = fadd i32 %add10_615_load, i32 %mul7_6" [./bf16_accl.h:374]   --->   Operation 503 'fadd' 'add10_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [4/4] (6.43ns)   --->   "%add10_7 = fadd i32 %add10_716_load, i32 %mul7_7" [./bf16_accl.h:374]   --->   Operation 504 'fadd' 'add10_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [4/4] (6.43ns)   --->   "%add10_8 = fadd i32 %add10_817_load, i32 %mul7_8" [./bf16_accl.h:374]   --->   Operation 505 'fadd' 'add10_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [4/4] (6.43ns)   --->   "%add10_9 = fadd i32 %add10_918_load, i32 %mul7_9" [./bf16_accl.h:374]   --->   Operation 506 'fadd' 'add10_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [4/4] (6.43ns)   --->   "%add10_s = fadd i32 %add10_1019_load, i32 %mul7_s" [./bf16_accl.h:374]   --->   Operation 507 'fadd' 'add10_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [4/4] (6.43ns)   --->   "%add10_10 = fadd i32 %add10_1120_load, i32 %mul7_10" [./bf16_accl.h:374]   --->   Operation 508 'fadd' 'add10_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [4/4] (6.43ns)   --->   "%add10_11 = fadd i32 %add10_1221_load, i32 %mul7_11" [./bf16_accl.h:374]   --->   Operation 509 'fadd' 'add10_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [4/4] (6.43ns)   --->   "%add10_12 = fadd i32 %add10_1322_load, i32 %mul7_12" [./bf16_accl.h:374]   --->   Operation 510 'fadd' 'add10_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [4/4] (6.43ns)   --->   "%add10_13 = fadd i32 %add10_1423_load, i32 %mul7_13" [./bf16_accl.h:374]   --->   Operation 511 'fadd' 'add10_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [4/4] (6.43ns)   --->   "%add10_14 = fadd i32 %add10_1524_load, i32 %mul7_14" [./bf16_accl.h:374]   --->   Operation 512 'fadd' 'add10_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [4/4] (6.43ns)   --->   "%add10_15 = fadd i32 %add10_1625_load, i32 %mul7_15" [./bf16_accl.h:374]   --->   Operation 513 'fadd' 'add10_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [4/4] (6.43ns)   --->   "%add10_16 = fadd i32 %add10_1726_load, i32 %mul7_16" [./bf16_accl.h:374]   --->   Operation 514 'fadd' 'add10_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [4/4] (6.43ns)   --->   "%add10_17 = fadd i32 %add10_1827_load, i32 %mul7_17" [./bf16_accl.h:374]   --->   Operation 515 'fadd' 'add10_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [4/4] (6.43ns)   --->   "%add10_18 = fadd i32 %add10_1928_load, i32 %mul7_18" [./bf16_accl.h:374]   --->   Operation 516 'fadd' 'add10_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [4/4] (6.43ns)   --->   "%add10_19 = fadd i32 %add10_2029_load, i32 %mul7_19" [./bf16_accl.h:374]   --->   Operation 517 'fadd' 'add10_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [4/4] (6.43ns)   --->   "%add10_20 = fadd i32 %add10_2130_load, i32 %mul7_20" [./bf16_accl.h:374]   --->   Operation 518 'fadd' 'add10_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/3] (7.01ns)   --->   "%mul7_21 = fmul i32 %x_22_load, i32 %x_22_load" [./bf16_accl.h:374]   --->   Operation 519 'fmul' 'mul7_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [1/3] (7.01ns)   --->   "%mul7_22 = fmul i32 %x_23_load, i32 %x_23_load" [./bf16_accl.h:374]   --->   Operation 520 'fmul' 'mul7_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [1/3] (7.01ns)   --->   "%mul7_23 = fmul i32 %x_24_load, i32 %x_24_load" [./bf16_accl.h:374]   --->   Operation 521 'fmul' 'mul7_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 522 [1/3] (7.01ns)   --->   "%mul7_24 = fmul i32 %x_25_load, i32 %x_25_load" [./bf16_accl.h:374]   --->   Operation 522 'fmul' 'mul7_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/3] (7.01ns)   --->   "%mul7_25 = fmul i32 %x_26_load, i32 %x_26_load" [./bf16_accl.h:374]   --->   Operation 523 'fmul' 'mul7_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [1/3] (7.01ns)   --->   "%mul7_26 = fmul i32 %x_27_load, i32 %x_27_load" [./bf16_accl.h:374]   --->   Operation 524 'fmul' 'mul7_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [1/3] (7.01ns)   --->   "%mul7_27 = fmul i32 %x_28_load, i32 %x_28_load" [./bf16_accl.h:374]   --->   Operation 525 'fmul' 'mul7_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 526 [1/3] (7.01ns)   --->   "%mul7_28 = fmul i32 %x_29_load, i32 %x_29_load" [./bf16_accl.h:374]   --->   Operation 526 'fmul' 'mul7_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/3] (7.01ns)   --->   "%mul7_29 = fmul i32 %x_30_load, i32 %x_30_load" [./bf16_accl.h:374]   --->   Operation 527 'fmul' 'mul7_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [1/3] (7.01ns)   --->   "%mul7_30 = fmul i32 %x_31_load, i32 %x_31_load" [./bf16_accl.h:374]   --->   Operation 528 'fmul' 'mul7_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 529 [1/3] (7.01ns)   --->   "%mul7_31 = fmul i32 %x_32_load, i32 %x_32_load" [./bf16_accl.h:374]   --->   Operation 529 'fmul' 'mul7_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/3] (7.01ns)   --->   "%mul7_32 = fmul i32 %x_33_load, i32 %x_33_load" [./bf16_accl.h:374]   --->   Operation 530 'fmul' 'mul7_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/3] (7.01ns)   --->   "%mul7_33 = fmul i32 %x_34_load, i32 %x_34_load" [./bf16_accl.h:374]   --->   Operation 531 'fmul' 'mul7_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 532 [1/3] (7.01ns)   --->   "%mul7_34 = fmul i32 %x_35_load, i32 %x_35_load" [./bf16_accl.h:374]   --->   Operation 532 'fmul' 'mul7_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [1/3] (7.01ns)   --->   "%mul7_35 = fmul i32 %x_36_load, i32 %x_36_load" [./bf16_accl.h:374]   --->   Operation 533 'fmul' 'mul7_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/3] (7.01ns)   --->   "%mul7_36 = fmul i32 %x_37_load, i32 %x_37_load" [./bf16_accl.h:374]   --->   Operation 534 'fmul' 'mul7_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [1/3] (7.01ns)   --->   "%mul7_37 = fmul i32 %x_38_load, i32 %x_38_load" [./bf16_accl.h:374]   --->   Operation 535 'fmul' 'mul7_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/3] (7.01ns)   --->   "%mul7_38 = fmul i32 %x_39_load, i32 %x_39_load" [./bf16_accl.h:374]   --->   Operation 536 'fmul' 'mul7_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [1/3] (7.01ns)   --->   "%mul7_39 = fmul i32 %x_40_load, i32 %x_40_load" [./bf16_accl.h:374]   --->   Operation 537 'fmul' 'mul7_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [1/3] (7.01ns)   --->   "%mul7_40 = fmul i32 %x_41_load, i32 %x_41_load" [./bf16_accl.h:374]   --->   Operation 538 'fmul' 'mul7_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/3] (7.01ns)   --->   "%mul7_41 = fmul i32 %x_42_load, i32 %x_42_load" [./bf16_accl.h:374]   --->   Operation 539 'fmul' 'mul7_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 540 [1/3] (7.01ns)   --->   "%mul7_42 = fmul i32 %x_43_load, i32 %x_43_load" [./bf16_accl.h:374]   --->   Operation 540 'fmul' 'mul7_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [2/3] (7.01ns)   --->   "%mul7_43 = fmul i32 %x_44_load, i32 %x_44_load" [./bf16_accl.h:374]   --->   Operation 541 'fmul' 'mul7_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [2/3] (7.01ns)   --->   "%mul7_44 = fmul i32 %x_45_load, i32 %x_45_load" [./bf16_accl.h:374]   --->   Operation 542 'fmul' 'mul7_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [2/3] (7.01ns)   --->   "%mul7_45 = fmul i32 %x_46_load, i32 %x_46_load" [./bf16_accl.h:374]   --->   Operation 543 'fmul' 'mul7_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [2/3] (7.01ns)   --->   "%mul7_46 = fmul i32 %x_47_load, i32 %x_47_load" [./bf16_accl.h:374]   --->   Operation 544 'fmul' 'mul7_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [2/3] (7.01ns)   --->   "%mul7_47 = fmul i32 %x_48_load, i32 %x_48_load" [./bf16_accl.h:374]   --->   Operation 545 'fmul' 'mul7_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [2/3] (7.01ns)   --->   "%mul7_48 = fmul i32 %x_49_load, i32 %x_49_load" [./bf16_accl.h:374]   --->   Operation 546 'fmul' 'mul7_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [2/3] (7.01ns)   --->   "%mul7_49 = fmul i32 %x_50_load, i32 %x_50_load" [./bf16_accl.h:374]   --->   Operation 547 'fmul' 'mul7_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 548 [2/3] (7.01ns)   --->   "%mul7_50 = fmul i32 %x_51_load, i32 %x_51_load" [./bf16_accl.h:374]   --->   Operation 548 'fmul' 'mul7_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [2/3] (7.01ns)   --->   "%mul7_51 = fmul i32 %x_52_load, i32 %x_52_load" [./bf16_accl.h:374]   --->   Operation 549 'fmul' 'mul7_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 550 [2/3] (7.01ns)   --->   "%mul7_52 = fmul i32 %x_53_load, i32 %x_53_load" [./bf16_accl.h:374]   --->   Operation 550 'fmul' 'mul7_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [2/3] (7.01ns)   --->   "%mul7_53 = fmul i32 %x_54_load, i32 %x_54_load" [./bf16_accl.h:374]   --->   Operation 551 'fmul' 'mul7_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 552 [2/3] (7.01ns)   --->   "%mul7_54 = fmul i32 %x_55_load, i32 %x_55_load" [./bf16_accl.h:374]   --->   Operation 552 'fmul' 'mul7_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 553 [2/3] (7.01ns)   --->   "%mul7_55 = fmul i32 %x_56_load, i32 %x_56_load" [./bf16_accl.h:374]   --->   Operation 553 'fmul' 'mul7_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 554 [2/3] (7.01ns)   --->   "%mul7_56 = fmul i32 %x_57_load, i32 %x_57_load" [./bf16_accl.h:374]   --->   Operation 554 'fmul' 'mul7_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [2/3] (7.01ns)   --->   "%mul7_57 = fmul i32 %x_58_load, i32 %x_58_load" [./bf16_accl.h:374]   --->   Operation 555 'fmul' 'mul7_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [2/3] (7.01ns)   --->   "%mul7_58 = fmul i32 %x_59_load, i32 %x_59_load" [./bf16_accl.h:374]   --->   Operation 556 'fmul' 'mul7_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 557 [2/3] (7.01ns)   --->   "%mul7_59 = fmul i32 %x_60_load, i32 %x_60_load" [./bf16_accl.h:374]   --->   Operation 557 'fmul' 'mul7_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 558 [2/3] (7.01ns)   --->   "%mul7_60 = fmul i32 %x_61_load, i32 %x_61_load" [./bf16_accl.h:374]   --->   Operation 558 'fmul' 'mul7_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [2/3] (7.01ns)   --->   "%mul7_61 = fmul i32 %x_62_load, i32 %x_62_load" [./bf16_accl.h:374]   --->   Operation 559 'fmul' 'mul7_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [2/3] (7.01ns)   --->   "%mul7_62 = fmul i32 %x_63_load, i32 %x_63_load" [./bf16_accl.h:374]   --->   Operation 560 'fmul' 'mul7_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%add10_2231_load = load i32 %add10_2231" [./bf16_accl.h:374]   --->   Operation 561 'load' 'add10_2231_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%add10_2332_load = load i32 %add10_2332" [./bf16_accl.h:374]   --->   Operation 562 'load' 'add10_2332_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%add10_2433_load = load i32 %add10_2433" [./bf16_accl.h:374]   --->   Operation 563 'load' 'add10_2433_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns)   --->   "%add10_2534_load = load i32 %add10_2534" [./bf16_accl.h:374]   --->   Operation 564 'load' 'add10_2534_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns)   --->   "%add10_2635_load = load i32 %add10_2635" [./bf16_accl.h:374]   --->   Operation 565 'load' 'add10_2635_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (0.00ns)   --->   "%add10_2736_load = load i32 %add10_2736" [./bf16_accl.h:374]   --->   Operation 566 'load' 'add10_2736_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%add10_2837_load = load i32 %add10_2837" [./bf16_accl.h:374]   --->   Operation 567 'load' 'add10_2837_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%add10_2938_load = load i32 %add10_2938" [./bf16_accl.h:374]   --->   Operation 568 'load' 'add10_2938_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%add10_3039_load = load i32 %add10_3039" [./bf16_accl.h:374]   --->   Operation 569 'load' 'add10_3039_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%add10_3140_load = load i32 %add10_3140" [./bf16_accl.h:374]   --->   Operation 570 'load' 'add10_3140_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%add10_3241_load = load i32 %add10_3241" [./bf16_accl.h:374]   --->   Operation 571 'load' 'add10_3241_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%add10_3342_load = load i32 %add10_3342" [./bf16_accl.h:374]   --->   Operation 572 'load' 'add10_3342_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%add10_3443_load = load i32 %add10_3443" [./bf16_accl.h:374]   --->   Operation 573 'load' 'add10_3443_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%add10_3544_load = load i32 %add10_3544" [./bf16_accl.h:374]   --->   Operation 574 'load' 'add10_3544_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%add10_3645_load = load i32 %add10_3645" [./bf16_accl.h:374]   --->   Operation 575 'load' 'add10_3645_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%add10_3746_load = load i32 %add10_3746" [./bf16_accl.h:374]   --->   Operation 576 'load' 'add10_3746_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%add10_3847_load = load i32 %add10_3847" [./bf16_accl.h:374]   --->   Operation 577 'load' 'add10_3847_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%add10_3948_load = load i32 %add10_3948" [./bf16_accl.h:374]   --->   Operation 578 'load' 'add10_3948_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%add10_4049_load = load i32 %add10_4049" [./bf16_accl.h:374]   --->   Operation 579 'load' 'add10_4049_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%add10_4150_load = load i32 %add10_4150" [./bf16_accl.h:374]   --->   Operation 580 'load' 'add10_4150_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 581 [1/1] (0.00ns)   --->   "%add10_4251_load = load i32 %add10_4251" [./bf16_accl.h:374]   --->   Operation 581 'load' 'add10_4251_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%add10_4352_load = load i32 %add10_4352" [./bf16_accl.h:374]   --->   Operation 582 'load' 'add10_4352_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 583 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul7" [./bf16_accl.h:374]   --->   Operation 583 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [3/4] (6.43ns)   --->   "%add10_1 = fadd i32 %add10_110_load, i32 %mul7_1" [./bf16_accl.h:374]   --->   Operation 584 'fadd' 'add10_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [3/4] (6.43ns)   --->   "%add10_2 = fadd i32 %add10_211_load, i32 %mul7_2" [./bf16_accl.h:374]   --->   Operation 585 'fadd' 'add10_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [3/4] (6.43ns)   --->   "%add10_3 = fadd i32 %add10_312_load, i32 %mul7_3" [./bf16_accl.h:374]   --->   Operation 586 'fadd' 'add10_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [3/4] (6.43ns)   --->   "%add10_4 = fadd i32 %add10_413_load, i32 %mul7_4" [./bf16_accl.h:374]   --->   Operation 587 'fadd' 'add10_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [3/4] (6.43ns)   --->   "%add10_5 = fadd i32 %add10_514_load, i32 %mul7_5" [./bf16_accl.h:374]   --->   Operation 588 'fadd' 'add10_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [3/4] (6.43ns)   --->   "%add10_6 = fadd i32 %add10_615_load, i32 %mul7_6" [./bf16_accl.h:374]   --->   Operation 589 'fadd' 'add10_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [3/4] (6.43ns)   --->   "%add10_7 = fadd i32 %add10_716_load, i32 %mul7_7" [./bf16_accl.h:374]   --->   Operation 590 'fadd' 'add10_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [3/4] (6.43ns)   --->   "%add10_8 = fadd i32 %add10_817_load, i32 %mul7_8" [./bf16_accl.h:374]   --->   Operation 591 'fadd' 'add10_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [3/4] (6.43ns)   --->   "%add10_9 = fadd i32 %add10_918_load, i32 %mul7_9" [./bf16_accl.h:374]   --->   Operation 592 'fadd' 'add10_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [3/4] (6.43ns)   --->   "%add10_s = fadd i32 %add10_1019_load, i32 %mul7_s" [./bf16_accl.h:374]   --->   Operation 593 'fadd' 'add10_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [3/4] (6.43ns)   --->   "%add10_10 = fadd i32 %add10_1120_load, i32 %mul7_10" [./bf16_accl.h:374]   --->   Operation 594 'fadd' 'add10_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [3/4] (6.43ns)   --->   "%add10_11 = fadd i32 %add10_1221_load, i32 %mul7_11" [./bf16_accl.h:374]   --->   Operation 595 'fadd' 'add10_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [3/4] (6.43ns)   --->   "%add10_12 = fadd i32 %add10_1322_load, i32 %mul7_12" [./bf16_accl.h:374]   --->   Operation 596 'fadd' 'add10_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [3/4] (6.43ns)   --->   "%add10_13 = fadd i32 %add10_1423_load, i32 %mul7_13" [./bf16_accl.h:374]   --->   Operation 597 'fadd' 'add10_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [3/4] (6.43ns)   --->   "%add10_14 = fadd i32 %add10_1524_load, i32 %mul7_14" [./bf16_accl.h:374]   --->   Operation 598 'fadd' 'add10_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [3/4] (6.43ns)   --->   "%add10_15 = fadd i32 %add10_1625_load, i32 %mul7_15" [./bf16_accl.h:374]   --->   Operation 599 'fadd' 'add10_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [3/4] (6.43ns)   --->   "%add10_16 = fadd i32 %add10_1726_load, i32 %mul7_16" [./bf16_accl.h:374]   --->   Operation 600 'fadd' 'add10_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [3/4] (6.43ns)   --->   "%add10_17 = fadd i32 %add10_1827_load, i32 %mul7_17" [./bf16_accl.h:374]   --->   Operation 601 'fadd' 'add10_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [3/4] (6.43ns)   --->   "%add10_18 = fadd i32 %add10_1928_load, i32 %mul7_18" [./bf16_accl.h:374]   --->   Operation 602 'fadd' 'add10_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [3/4] (6.43ns)   --->   "%add10_19 = fadd i32 %add10_2029_load, i32 %mul7_19" [./bf16_accl.h:374]   --->   Operation 603 'fadd' 'add10_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [3/4] (6.43ns)   --->   "%add10_20 = fadd i32 %add10_2130_load, i32 %mul7_20" [./bf16_accl.h:374]   --->   Operation 604 'fadd' 'add10_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [4/4] (6.43ns)   --->   "%add10_21 = fadd i32 %add10_2231_load, i32 %mul7_21" [./bf16_accl.h:374]   --->   Operation 605 'fadd' 'add10_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [4/4] (6.43ns)   --->   "%add10_22 = fadd i32 %add10_2332_load, i32 %mul7_22" [./bf16_accl.h:374]   --->   Operation 606 'fadd' 'add10_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [4/4] (6.43ns)   --->   "%add10_23 = fadd i32 %add10_2433_load, i32 %mul7_23" [./bf16_accl.h:374]   --->   Operation 607 'fadd' 'add10_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [4/4] (6.43ns)   --->   "%add10_24 = fadd i32 %add10_2534_load, i32 %mul7_24" [./bf16_accl.h:374]   --->   Operation 608 'fadd' 'add10_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [4/4] (6.43ns)   --->   "%add10_25 = fadd i32 %add10_2635_load, i32 %mul7_25" [./bf16_accl.h:374]   --->   Operation 609 'fadd' 'add10_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [4/4] (6.43ns)   --->   "%add10_26 = fadd i32 %add10_2736_load, i32 %mul7_26" [./bf16_accl.h:374]   --->   Operation 610 'fadd' 'add10_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 611 [4/4] (6.43ns)   --->   "%add10_27 = fadd i32 %add10_2837_load, i32 %mul7_27" [./bf16_accl.h:374]   --->   Operation 611 'fadd' 'add10_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [4/4] (6.43ns)   --->   "%add10_28 = fadd i32 %add10_2938_load, i32 %mul7_28" [./bf16_accl.h:374]   --->   Operation 612 'fadd' 'add10_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [4/4] (6.43ns)   --->   "%add10_29 = fadd i32 %add10_3039_load, i32 %mul7_29" [./bf16_accl.h:374]   --->   Operation 613 'fadd' 'add10_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [4/4] (6.43ns)   --->   "%add10_30 = fadd i32 %add10_3140_load, i32 %mul7_30" [./bf16_accl.h:374]   --->   Operation 614 'fadd' 'add10_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [4/4] (6.43ns)   --->   "%add10_31 = fadd i32 %add10_3241_load, i32 %mul7_31" [./bf16_accl.h:374]   --->   Operation 615 'fadd' 'add10_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [4/4] (6.43ns)   --->   "%add10_32 = fadd i32 %add10_3342_load, i32 %mul7_32" [./bf16_accl.h:374]   --->   Operation 616 'fadd' 'add10_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [4/4] (6.43ns)   --->   "%add10_33 = fadd i32 %add10_3443_load, i32 %mul7_33" [./bf16_accl.h:374]   --->   Operation 617 'fadd' 'add10_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [4/4] (6.43ns)   --->   "%add10_34 = fadd i32 %add10_3544_load, i32 %mul7_34" [./bf16_accl.h:374]   --->   Operation 618 'fadd' 'add10_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [4/4] (6.43ns)   --->   "%add10_35 = fadd i32 %add10_3645_load, i32 %mul7_35" [./bf16_accl.h:374]   --->   Operation 619 'fadd' 'add10_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [4/4] (6.43ns)   --->   "%add10_36 = fadd i32 %add10_3746_load, i32 %mul7_36" [./bf16_accl.h:374]   --->   Operation 620 'fadd' 'add10_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [4/4] (6.43ns)   --->   "%add10_37 = fadd i32 %add10_3847_load, i32 %mul7_37" [./bf16_accl.h:374]   --->   Operation 621 'fadd' 'add10_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [4/4] (6.43ns)   --->   "%add10_38 = fadd i32 %add10_3948_load, i32 %mul7_38" [./bf16_accl.h:374]   --->   Operation 622 'fadd' 'add10_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [4/4] (6.43ns)   --->   "%add10_39 = fadd i32 %add10_4049_load, i32 %mul7_39" [./bf16_accl.h:374]   --->   Operation 623 'fadd' 'add10_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 624 [4/4] (6.43ns)   --->   "%add10_40 = fadd i32 %add10_4150_load, i32 %mul7_40" [./bf16_accl.h:374]   --->   Operation 624 'fadd' 'add10_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [4/4] (6.43ns)   --->   "%add10_41 = fadd i32 %add10_4251_load, i32 %mul7_41" [./bf16_accl.h:374]   --->   Operation 625 'fadd' 'add10_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [4/4] (6.43ns)   --->   "%add10_42 = fadd i32 %add10_4352_load, i32 %mul7_42" [./bf16_accl.h:374]   --->   Operation 626 'fadd' 'add10_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 627 [1/3] (7.01ns)   --->   "%mul7_43 = fmul i32 %x_44_load, i32 %x_44_load" [./bf16_accl.h:374]   --->   Operation 627 'fmul' 'mul7_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 628 [1/3] (7.01ns)   --->   "%mul7_44 = fmul i32 %x_45_load, i32 %x_45_load" [./bf16_accl.h:374]   --->   Operation 628 'fmul' 'mul7_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 629 [1/3] (7.01ns)   --->   "%mul7_45 = fmul i32 %x_46_load, i32 %x_46_load" [./bf16_accl.h:374]   --->   Operation 629 'fmul' 'mul7_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 630 [1/3] (7.01ns)   --->   "%mul7_46 = fmul i32 %x_47_load, i32 %x_47_load" [./bf16_accl.h:374]   --->   Operation 630 'fmul' 'mul7_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 631 [1/3] (7.01ns)   --->   "%mul7_47 = fmul i32 %x_48_load, i32 %x_48_load" [./bf16_accl.h:374]   --->   Operation 631 'fmul' 'mul7_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 632 [1/3] (7.01ns)   --->   "%mul7_48 = fmul i32 %x_49_load, i32 %x_49_load" [./bf16_accl.h:374]   --->   Operation 632 'fmul' 'mul7_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 633 [1/3] (7.01ns)   --->   "%mul7_49 = fmul i32 %x_50_load, i32 %x_50_load" [./bf16_accl.h:374]   --->   Operation 633 'fmul' 'mul7_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 634 [1/3] (7.01ns)   --->   "%mul7_50 = fmul i32 %x_51_load, i32 %x_51_load" [./bf16_accl.h:374]   --->   Operation 634 'fmul' 'mul7_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/3] (7.01ns)   --->   "%mul7_51 = fmul i32 %x_52_load, i32 %x_52_load" [./bf16_accl.h:374]   --->   Operation 635 'fmul' 'mul7_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 636 [1/3] (7.01ns)   --->   "%mul7_52 = fmul i32 %x_53_load, i32 %x_53_load" [./bf16_accl.h:374]   --->   Operation 636 'fmul' 'mul7_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/3] (7.01ns)   --->   "%mul7_53 = fmul i32 %x_54_load, i32 %x_54_load" [./bf16_accl.h:374]   --->   Operation 637 'fmul' 'mul7_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 638 [1/3] (7.01ns)   --->   "%mul7_54 = fmul i32 %x_55_load, i32 %x_55_load" [./bf16_accl.h:374]   --->   Operation 638 'fmul' 'mul7_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 639 [1/3] (7.01ns)   --->   "%mul7_55 = fmul i32 %x_56_load, i32 %x_56_load" [./bf16_accl.h:374]   --->   Operation 639 'fmul' 'mul7_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 640 [1/3] (7.01ns)   --->   "%mul7_56 = fmul i32 %x_57_load, i32 %x_57_load" [./bf16_accl.h:374]   --->   Operation 640 'fmul' 'mul7_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 641 [1/3] (7.01ns)   --->   "%mul7_57 = fmul i32 %x_58_load, i32 %x_58_load" [./bf16_accl.h:374]   --->   Operation 641 'fmul' 'mul7_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 642 [1/3] (7.01ns)   --->   "%mul7_58 = fmul i32 %x_59_load, i32 %x_59_load" [./bf16_accl.h:374]   --->   Operation 642 'fmul' 'mul7_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/3] (7.01ns)   --->   "%mul7_59 = fmul i32 %x_60_load, i32 %x_60_load" [./bf16_accl.h:374]   --->   Operation 643 'fmul' 'mul7_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/3] (7.01ns)   --->   "%mul7_60 = fmul i32 %x_61_load, i32 %x_61_load" [./bf16_accl.h:374]   --->   Operation 644 'fmul' 'mul7_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 645 [1/3] (7.01ns)   --->   "%mul7_61 = fmul i32 %x_62_load, i32 %x_62_load" [./bf16_accl.h:374]   --->   Operation 645 'fmul' 'mul7_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/3] (7.01ns)   --->   "%mul7_62 = fmul i32 %x_63_load, i32 %x_63_load" [./bf16_accl.h:374]   --->   Operation 646 'fmul' 'mul7_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%add10_4453_load = load i32 %add10_4453" [./bf16_accl.h:374]   --->   Operation 647 'load' 'add10_4453_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%add10_4554_load = load i32 %add10_4554" [./bf16_accl.h:374]   --->   Operation 648 'load' 'add10_4554_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%add10_4655_load = load i32 %add10_4655" [./bf16_accl.h:374]   --->   Operation 649 'load' 'add10_4655_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%add10_4756_load = load i32 %add10_4756" [./bf16_accl.h:374]   --->   Operation 650 'load' 'add10_4756_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%add10_4857_load = load i32 %add10_4857" [./bf16_accl.h:374]   --->   Operation 651 'load' 'add10_4857_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%add10_4958_load = load i32 %add10_4958" [./bf16_accl.h:374]   --->   Operation 652 'load' 'add10_4958_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%add10_5059_load = load i32 %add10_5059" [./bf16_accl.h:374]   --->   Operation 653 'load' 'add10_5059_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%add10_5160_load = load i32 %add10_5160" [./bf16_accl.h:374]   --->   Operation 654 'load' 'add10_5160_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%add10_5261_load = load i32 %add10_5261" [./bf16_accl.h:374]   --->   Operation 655 'load' 'add10_5261_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%add10_5362_load = load i32 %add10_5362" [./bf16_accl.h:374]   --->   Operation 656 'load' 'add10_5362_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%add10_5463_load = load i32 %add10_5463" [./bf16_accl.h:374]   --->   Operation 657 'load' 'add10_5463_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%add10_5564_load = load i32 %add10_5564" [./bf16_accl.h:374]   --->   Operation 658 'load' 'add10_5564_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%add10_5665_load = load i32 %add10_5665" [./bf16_accl.h:374]   --->   Operation 659 'load' 'add10_5665_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%add10_5766_load = load i32 %add10_5766" [./bf16_accl.h:374]   --->   Operation 660 'load' 'add10_5766_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%add10_5867_load = load i32 %add10_5867" [./bf16_accl.h:374]   --->   Operation 661 'load' 'add10_5867_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns)   --->   "%add10_5968_load = load i32 %add10_5968" [./bf16_accl.h:374]   --->   Operation 662 'load' 'add10_5968_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%add10_6069_load = load i32 %add10_6069" [./bf16_accl.h:374]   --->   Operation 663 'load' 'add10_6069_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%add10_6170_load = load i32 %add10_6170" [./bf16_accl.h:374]   --->   Operation 664 'load' 'add10_6170_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%add10_6271_load = load i32 %add10_6271" [./bf16_accl.h:374]   --->   Operation 665 'load' 'add10_6271_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%add10_6372_load = load i32 %add10_6372" [./bf16_accl.h:374]   --->   Operation 666 'load' 'add10_6372_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul7" [./bf16_accl.h:374]   --->   Operation 667 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [2/4] (6.43ns)   --->   "%add10_1 = fadd i32 %add10_110_load, i32 %mul7_1" [./bf16_accl.h:374]   --->   Operation 668 'fadd' 'add10_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [2/4] (6.43ns)   --->   "%add10_2 = fadd i32 %add10_211_load, i32 %mul7_2" [./bf16_accl.h:374]   --->   Operation 669 'fadd' 'add10_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [2/4] (6.43ns)   --->   "%add10_3 = fadd i32 %add10_312_load, i32 %mul7_3" [./bf16_accl.h:374]   --->   Operation 670 'fadd' 'add10_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [2/4] (6.43ns)   --->   "%add10_4 = fadd i32 %add10_413_load, i32 %mul7_4" [./bf16_accl.h:374]   --->   Operation 671 'fadd' 'add10_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 672 [2/4] (6.43ns)   --->   "%add10_5 = fadd i32 %add10_514_load, i32 %mul7_5" [./bf16_accl.h:374]   --->   Operation 672 'fadd' 'add10_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [2/4] (6.43ns)   --->   "%add10_6 = fadd i32 %add10_615_load, i32 %mul7_6" [./bf16_accl.h:374]   --->   Operation 673 'fadd' 'add10_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [2/4] (6.43ns)   --->   "%add10_7 = fadd i32 %add10_716_load, i32 %mul7_7" [./bf16_accl.h:374]   --->   Operation 674 'fadd' 'add10_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [2/4] (6.43ns)   --->   "%add10_8 = fadd i32 %add10_817_load, i32 %mul7_8" [./bf16_accl.h:374]   --->   Operation 675 'fadd' 'add10_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [2/4] (6.43ns)   --->   "%add10_9 = fadd i32 %add10_918_load, i32 %mul7_9" [./bf16_accl.h:374]   --->   Operation 676 'fadd' 'add10_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [2/4] (6.43ns)   --->   "%add10_s = fadd i32 %add10_1019_load, i32 %mul7_s" [./bf16_accl.h:374]   --->   Operation 677 'fadd' 'add10_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [2/4] (6.43ns)   --->   "%add10_10 = fadd i32 %add10_1120_load, i32 %mul7_10" [./bf16_accl.h:374]   --->   Operation 678 'fadd' 'add10_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [2/4] (6.43ns)   --->   "%add10_11 = fadd i32 %add10_1221_load, i32 %mul7_11" [./bf16_accl.h:374]   --->   Operation 679 'fadd' 'add10_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [2/4] (6.43ns)   --->   "%add10_12 = fadd i32 %add10_1322_load, i32 %mul7_12" [./bf16_accl.h:374]   --->   Operation 680 'fadd' 'add10_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [2/4] (6.43ns)   --->   "%add10_13 = fadd i32 %add10_1423_load, i32 %mul7_13" [./bf16_accl.h:374]   --->   Operation 681 'fadd' 'add10_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [2/4] (6.43ns)   --->   "%add10_14 = fadd i32 %add10_1524_load, i32 %mul7_14" [./bf16_accl.h:374]   --->   Operation 682 'fadd' 'add10_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [2/4] (6.43ns)   --->   "%add10_15 = fadd i32 %add10_1625_load, i32 %mul7_15" [./bf16_accl.h:374]   --->   Operation 683 'fadd' 'add10_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [2/4] (6.43ns)   --->   "%add10_16 = fadd i32 %add10_1726_load, i32 %mul7_16" [./bf16_accl.h:374]   --->   Operation 684 'fadd' 'add10_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [2/4] (6.43ns)   --->   "%add10_17 = fadd i32 %add10_1827_load, i32 %mul7_17" [./bf16_accl.h:374]   --->   Operation 685 'fadd' 'add10_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [2/4] (6.43ns)   --->   "%add10_18 = fadd i32 %add10_1928_load, i32 %mul7_18" [./bf16_accl.h:374]   --->   Operation 686 'fadd' 'add10_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [2/4] (6.43ns)   --->   "%add10_19 = fadd i32 %add10_2029_load, i32 %mul7_19" [./bf16_accl.h:374]   --->   Operation 687 'fadd' 'add10_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [2/4] (6.43ns)   --->   "%add10_20 = fadd i32 %add10_2130_load, i32 %mul7_20" [./bf16_accl.h:374]   --->   Operation 688 'fadd' 'add10_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 689 [3/4] (6.43ns)   --->   "%add10_21 = fadd i32 %add10_2231_load, i32 %mul7_21" [./bf16_accl.h:374]   --->   Operation 689 'fadd' 'add10_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [3/4] (6.43ns)   --->   "%add10_22 = fadd i32 %add10_2332_load, i32 %mul7_22" [./bf16_accl.h:374]   --->   Operation 690 'fadd' 'add10_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [3/4] (6.43ns)   --->   "%add10_23 = fadd i32 %add10_2433_load, i32 %mul7_23" [./bf16_accl.h:374]   --->   Operation 691 'fadd' 'add10_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [3/4] (6.43ns)   --->   "%add10_24 = fadd i32 %add10_2534_load, i32 %mul7_24" [./bf16_accl.h:374]   --->   Operation 692 'fadd' 'add10_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [3/4] (6.43ns)   --->   "%add10_25 = fadd i32 %add10_2635_load, i32 %mul7_25" [./bf16_accl.h:374]   --->   Operation 693 'fadd' 'add10_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [3/4] (6.43ns)   --->   "%add10_26 = fadd i32 %add10_2736_load, i32 %mul7_26" [./bf16_accl.h:374]   --->   Operation 694 'fadd' 'add10_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [3/4] (6.43ns)   --->   "%add10_27 = fadd i32 %add10_2837_load, i32 %mul7_27" [./bf16_accl.h:374]   --->   Operation 695 'fadd' 'add10_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [3/4] (6.43ns)   --->   "%add10_28 = fadd i32 %add10_2938_load, i32 %mul7_28" [./bf16_accl.h:374]   --->   Operation 696 'fadd' 'add10_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [3/4] (6.43ns)   --->   "%add10_29 = fadd i32 %add10_3039_load, i32 %mul7_29" [./bf16_accl.h:374]   --->   Operation 697 'fadd' 'add10_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [3/4] (6.43ns)   --->   "%add10_30 = fadd i32 %add10_3140_load, i32 %mul7_30" [./bf16_accl.h:374]   --->   Operation 698 'fadd' 'add10_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [3/4] (6.43ns)   --->   "%add10_31 = fadd i32 %add10_3241_load, i32 %mul7_31" [./bf16_accl.h:374]   --->   Operation 699 'fadd' 'add10_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [3/4] (6.43ns)   --->   "%add10_32 = fadd i32 %add10_3342_load, i32 %mul7_32" [./bf16_accl.h:374]   --->   Operation 700 'fadd' 'add10_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 701 [3/4] (6.43ns)   --->   "%add10_33 = fadd i32 %add10_3443_load, i32 %mul7_33" [./bf16_accl.h:374]   --->   Operation 701 'fadd' 'add10_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [3/4] (6.43ns)   --->   "%add10_34 = fadd i32 %add10_3544_load, i32 %mul7_34" [./bf16_accl.h:374]   --->   Operation 702 'fadd' 'add10_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [3/4] (6.43ns)   --->   "%add10_35 = fadd i32 %add10_3645_load, i32 %mul7_35" [./bf16_accl.h:374]   --->   Operation 703 'fadd' 'add10_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [3/4] (6.43ns)   --->   "%add10_36 = fadd i32 %add10_3746_load, i32 %mul7_36" [./bf16_accl.h:374]   --->   Operation 704 'fadd' 'add10_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 705 [3/4] (6.43ns)   --->   "%add10_37 = fadd i32 %add10_3847_load, i32 %mul7_37" [./bf16_accl.h:374]   --->   Operation 705 'fadd' 'add10_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [3/4] (6.43ns)   --->   "%add10_38 = fadd i32 %add10_3948_load, i32 %mul7_38" [./bf16_accl.h:374]   --->   Operation 706 'fadd' 'add10_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 707 [3/4] (6.43ns)   --->   "%add10_39 = fadd i32 %add10_4049_load, i32 %mul7_39" [./bf16_accl.h:374]   --->   Operation 707 'fadd' 'add10_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 708 [3/4] (6.43ns)   --->   "%add10_40 = fadd i32 %add10_4150_load, i32 %mul7_40" [./bf16_accl.h:374]   --->   Operation 708 'fadd' 'add10_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 709 [3/4] (6.43ns)   --->   "%add10_41 = fadd i32 %add10_4251_load, i32 %mul7_41" [./bf16_accl.h:374]   --->   Operation 709 'fadd' 'add10_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 710 [3/4] (6.43ns)   --->   "%add10_42 = fadd i32 %add10_4352_load, i32 %mul7_42" [./bf16_accl.h:374]   --->   Operation 710 'fadd' 'add10_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [4/4] (6.43ns)   --->   "%add10_43 = fadd i32 %add10_4453_load, i32 %mul7_43" [./bf16_accl.h:374]   --->   Operation 711 'fadd' 'add10_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 712 [4/4] (6.43ns)   --->   "%add10_44 = fadd i32 %add10_4554_load, i32 %mul7_44" [./bf16_accl.h:374]   --->   Operation 712 'fadd' 'add10_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [4/4] (6.43ns)   --->   "%add10_45 = fadd i32 %add10_4655_load, i32 %mul7_45" [./bf16_accl.h:374]   --->   Operation 713 'fadd' 'add10_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [4/4] (6.43ns)   --->   "%add10_46 = fadd i32 %add10_4756_load, i32 %mul7_46" [./bf16_accl.h:374]   --->   Operation 714 'fadd' 'add10_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [4/4] (6.43ns)   --->   "%add10_47 = fadd i32 %add10_4857_load, i32 %mul7_47" [./bf16_accl.h:374]   --->   Operation 715 'fadd' 'add10_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [4/4] (6.43ns)   --->   "%add10_48 = fadd i32 %add10_4958_load, i32 %mul7_48" [./bf16_accl.h:374]   --->   Operation 716 'fadd' 'add10_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 717 [4/4] (6.43ns)   --->   "%add10_49 = fadd i32 %add10_5059_load, i32 %mul7_49" [./bf16_accl.h:374]   --->   Operation 717 'fadd' 'add10_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 718 [4/4] (6.43ns)   --->   "%add10_50 = fadd i32 %add10_5160_load, i32 %mul7_50" [./bf16_accl.h:374]   --->   Operation 718 'fadd' 'add10_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 719 [4/4] (6.43ns)   --->   "%add10_51 = fadd i32 %add10_5261_load, i32 %mul7_51" [./bf16_accl.h:374]   --->   Operation 719 'fadd' 'add10_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 720 [4/4] (6.43ns)   --->   "%add10_52 = fadd i32 %add10_5362_load, i32 %mul7_52" [./bf16_accl.h:374]   --->   Operation 720 'fadd' 'add10_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 721 [4/4] (6.43ns)   --->   "%add10_53 = fadd i32 %add10_5463_load, i32 %mul7_53" [./bf16_accl.h:374]   --->   Operation 721 'fadd' 'add10_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 722 [4/4] (6.43ns)   --->   "%add10_54 = fadd i32 %add10_5564_load, i32 %mul7_54" [./bf16_accl.h:374]   --->   Operation 722 'fadd' 'add10_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 723 [4/4] (6.43ns)   --->   "%add10_55 = fadd i32 %add10_5665_load, i32 %mul7_55" [./bf16_accl.h:374]   --->   Operation 723 'fadd' 'add10_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 724 [4/4] (6.43ns)   --->   "%add10_56 = fadd i32 %add10_5766_load, i32 %mul7_56" [./bf16_accl.h:374]   --->   Operation 724 'fadd' 'add10_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 725 [4/4] (6.43ns)   --->   "%add10_57 = fadd i32 %add10_5867_load, i32 %mul7_57" [./bf16_accl.h:374]   --->   Operation 725 'fadd' 'add10_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [4/4] (6.43ns)   --->   "%add10_58 = fadd i32 %add10_5968_load, i32 %mul7_58" [./bf16_accl.h:374]   --->   Operation 726 'fadd' 'add10_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [4/4] (6.43ns)   --->   "%add10_59 = fadd i32 %add10_6069_load, i32 %mul7_59" [./bf16_accl.h:374]   --->   Operation 727 'fadd' 'add10_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [4/4] (6.43ns)   --->   "%add10_60 = fadd i32 %add10_6170_load, i32 %mul7_60" [./bf16_accl.h:374]   --->   Operation 728 'fadd' 'add10_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 729 [4/4] (6.43ns)   --->   "%add10_61 = fadd i32 %add10_6271_load, i32 %mul7_61" [./bf16_accl.h:374]   --->   Operation 729 'fadd' 'add10_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [4/4] (6.43ns)   --->   "%add10_62 = fadd i32 %add10_6372_load, i32 %mul7_62" [./bf16_accl.h:374]   --->   Operation 730 'fadd' 'add10_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%p_load66 = load i32 %empty"   --->   Operation 923 'load' 'p_load66' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (0.00ns)   --->   "%add10_110_load_1 = load i32 %add10_110"   --->   Operation 924 'load' 'add10_110_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 925 [1/1] (0.00ns)   --->   "%add10_211_load_1 = load i32 %add10_211"   --->   Operation 925 'load' 'add10_211_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 926 [1/1] (0.00ns)   --->   "%add10_312_load_1 = load i32 %add10_312"   --->   Operation 926 'load' 'add10_312_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 927 [1/1] (0.00ns)   --->   "%add10_413_load_1 = load i32 %add10_413"   --->   Operation 927 'load' 'add10_413_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 928 [1/1] (0.00ns)   --->   "%add10_514_load_1 = load i32 %add10_514"   --->   Operation 928 'load' 'add10_514_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 929 [1/1] (0.00ns)   --->   "%add10_615_load_1 = load i32 %add10_615"   --->   Operation 929 'load' 'add10_615_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (0.00ns)   --->   "%add10_716_load_1 = load i32 %add10_716"   --->   Operation 930 'load' 'add10_716_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 931 [1/1] (0.00ns)   --->   "%add10_817_load_1 = load i32 %add10_817"   --->   Operation 931 'load' 'add10_817_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 932 [1/1] (0.00ns)   --->   "%add10_918_load_1 = load i32 %add10_918"   --->   Operation 932 'load' 'add10_918_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 933 [1/1] (0.00ns)   --->   "%add10_1019_load_1 = load i32 %add10_1019"   --->   Operation 933 'load' 'add10_1019_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 934 [1/1] (0.00ns)   --->   "%add10_1120_load_1 = load i32 %add10_1120"   --->   Operation 934 'load' 'add10_1120_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 935 [1/1] (0.00ns)   --->   "%add10_1221_load_1 = load i32 %add10_1221"   --->   Operation 935 'load' 'add10_1221_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 936 [1/1] (0.00ns)   --->   "%add10_1322_load_1 = load i32 %add10_1322"   --->   Operation 936 'load' 'add10_1322_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 937 [1/1] (0.00ns)   --->   "%add10_1423_load_1 = load i32 %add10_1423"   --->   Operation 937 'load' 'add10_1423_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 938 [1/1] (0.00ns)   --->   "%add10_1524_load_1 = load i32 %add10_1524"   --->   Operation 938 'load' 'add10_1524_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 939 [1/1] (0.00ns)   --->   "%add10_1625_load_1 = load i32 %add10_1625"   --->   Operation 939 'load' 'add10_1625_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 940 [1/1] (0.00ns)   --->   "%add10_1726_load_1 = load i32 %add10_1726"   --->   Operation 940 'load' 'add10_1726_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 941 [1/1] (0.00ns)   --->   "%add10_1827_load_1 = load i32 %add10_1827"   --->   Operation 941 'load' 'add10_1827_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 942 [1/1] (0.00ns)   --->   "%add10_1928_load_1 = load i32 %add10_1928"   --->   Operation 942 'load' 'add10_1928_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 943 [1/1] (0.00ns)   --->   "%add10_2029_load_1 = load i32 %add10_2029"   --->   Operation 943 'load' 'add10_2029_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 944 [1/1] (0.00ns)   --->   "%add10_2130_load_1 = load i32 %add10_2130"   --->   Operation 944 'load' 'add10_2130_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 945 [1/1] (0.00ns)   --->   "%add10_2231_load_1 = load i32 %add10_2231"   --->   Operation 945 'load' 'add10_2231_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 946 [1/1] (0.00ns)   --->   "%add10_2332_load_1 = load i32 %add10_2332"   --->   Operation 946 'load' 'add10_2332_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 947 [1/1] (0.00ns)   --->   "%add10_2433_load_1 = load i32 %add10_2433"   --->   Operation 947 'load' 'add10_2433_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 948 [1/1] (0.00ns)   --->   "%add10_2534_load_1 = load i32 %add10_2534"   --->   Operation 948 'load' 'add10_2534_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 949 [1/1] (0.00ns)   --->   "%add10_2635_load_1 = load i32 %add10_2635"   --->   Operation 949 'load' 'add10_2635_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 950 [1/1] (0.00ns)   --->   "%add10_2736_load_1 = load i32 %add10_2736"   --->   Operation 950 'load' 'add10_2736_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 951 [1/1] (0.00ns)   --->   "%add10_2837_load_1 = load i32 %add10_2837"   --->   Operation 951 'load' 'add10_2837_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 952 [1/1] (0.00ns)   --->   "%add10_2938_load_1 = load i32 %add10_2938"   --->   Operation 952 'load' 'add10_2938_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 953 [1/1] (0.00ns)   --->   "%add10_3039_load_1 = load i32 %add10_3039"   --->   Operation 953 'load' 'add10_3039_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%add10_3140_load_1 = load i32 %add10_3140"   --->   Operation 954 'load' 'add10_3140_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (0.00ns)   --->   "%add10_3241_load_1 = load i32 %add10_3241"   --->   Operation 955 'load' 'add10_3241_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 956 [1/1] (0.00ns)   --->   "%add10_3342_load_1 = load i32 %add10_3342"   --->   Operation 956 'load' 'add10_3342_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 957 [1/1] (0.00ns)   --->   "%add10_3443_load_1 = load i32 %add10_3443"   --->   Operation 957 'load' 'add10_3443_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 958 [1/1] (0.00ns)   --->   "%add10_3544_load_1 = load i32 %add10_3544"   --->   Operation 958 'load' 'add10_3544_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 959 [1/1] (0.00ns)   --->   "%add10_3645_load_1 = load i32 %add10_3645"   --->   Operation 959 'load' 'add10_3645_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 960 [1/1] (0.00ns)   --->   "%add10_3746_load_1 = load i32 %add10_3746"   --->   Operation 960 'load' 'add10_3746_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 961 [1/1] (0.00ns)   --->   "%add10_3847_load_1 = load i32 %add10_3847"   --->   Operation 961 'load' 'add10_3847_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%add10_3948_load_1 = load i32 %add10_3948"   --->   Operation 962 'load' 'add10_3948_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.00ns)   --->   "%add10_4049_load_1 = load i32 %add10_4049"   --->   Operation 963 'load' 'add10_4049_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 964 [1/1] (0.00ns)   --->   "%add10_4150_load_1 = load i32 %add10_4150"   --->   Operation 964 'load' 'add10_4150_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%add10_4251_load_1 = load i32 %add10_4251"   --->   Operation 965 'load' 'add10_4251_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 966 [1/1] (0.00ns)   --->   "%add10_4352_load_1 = load i32 %add10_4352"   --->   Operation 966 'load' 'add10_4352_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 967 [1/1] (0.00ns)   --->   "%add10_4453_load_1 = load i32 %add10_4453"   --->   Operation 967 'load' 'add10_4453_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 968 [1/1] (0.00ns)   --->   "%add10_4554_load_1 = load i32 %add10_4554"   --->   Operation 968 'load' 'add10_4554_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 969 [1/1] (0.00ns)   --->   "%add10_4655_load_1 = load i32 %add10_4655"   --->   Operation 969 'load' 'add10_4655_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 970 [1/1] (0.00ns)   --->   "%add10_4756_load_1 = load i32 %add10_4756"   --->   Operation 970 'load' 'add10_4756_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 971 [1/1] (0.00ns)   --->   "%add10_4857_load_1 = load i32 %add10_4857"   --->   Operation 971 'load' 'add10_4857_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%add10_4958_load_1 = load i32 %add10_4958"   --->   Operation 972 'load' 'add10_4958_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 973 [1/1] (0.00ns)   --->   "%add10_5059_load_1 = load i32 %add10_5059"   --->   Operation 973 'load' 'add10_5059_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 974 [1/1] (0.00ns)   --->   "%add10_5160_load_1 = load i32 %add10_5160"   --->   Operation 974 'load' 'add10_5160_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 975 [1/1] (0.00ns)   --->   "%add10_5261_load_1 = load i32 %add10_5261"   --->   Operation 975 'load' 'add10_5261_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 976 [1/1] (0.00ns)   --->   "%add10_5362_load_1 = load i32 %add10_5362"   --->   Operation 976 'load' 'add10_5362_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 977 [1/1] (0.00ns)   --->   "%add10_5463_load_1 = load i32 %add10_5463"   --->   Operation 977 'load' 'add10_5463_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 978 [1/1] (0.00ns)   --->   "%add10_5564_load_1 = load i32 %add10_5564"   --->   Operation 978 'load' 'add10_5564_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 979 [1/1] (0.00ns)   --->   "%add10_5665_load_1 = load i32 %add10_5665"   --->   Operation 979 'load' 'add10_5665_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 980 [1/1] (0.00ns)   --->   "%add10_5766_load_1 = load i32 %add10_5766"   --->   Operation 980 'load' 'add10_5766_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 981 [1/1] (0.00ns)   --->   "%add10_5867_load_1 = load i32 %add10_5867"   --->   Operation 981 'load' 'add10_5867_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 982 [1/1] (0.00ns)   --->   "%add10_5968_load_1 = load i32 %add10_5968"   --->   Operation 982 'load' 'add10_5968_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 983 [1/1] (0.00ns)   --->   "%add10_6069_load_1 = load i32 %add10_6069"   --->   Operation 983 'load' 'add10_6069_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 984 [1/1] (0.00ns)   --->   "%add10_6170_load_1 = load i32 %add10_6170"   --->   Operation 984 'load' 'add10_6170_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 985 [1/1] (0.00ns)   --->   "%add10_6271_load_1 = load i32 %add10_6271"   --->   Operation 985 'load' 'add10_6271_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%add10_6372_load_1 = load i32 %add10_6372"   --->   Operation 986 'load' 'add10_6372_load_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 987 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_6372_out, i32 %add10_6372_load_1"   --->   Operation 987 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 988 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_6271_out, i32 %add10_6271_load_1"   --->   Operation 988 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 989 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_6170_out, i32 %add10_6170_load_1"   --->   Operation 989 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 990 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_6069_out, i32 %add10_6069_load_1"   --->   Operation 990 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 991 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5968_out, i32 %add10_5968_load_1"   --->   Operation 991 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 992 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5867_out, i32 %add10_5867_load_1"   --->   Operation 992 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 993 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5766_out, i32 %add10_5766_load_1"   --->   Operation 993 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 994 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5665_out, i32 %add10_5665_load_1"   --->   Operation 994 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 995 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5564_out, i32 %add10_5564_load_1"   --->   Operation 995 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 996 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5463_out, i32 %add10_5463_load_1"   --->   Operation 996 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 997 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5362_out, i32 %add10_5362_load_1"   --->   Operation 997 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5261_out, i32 %add10_5261_load_1"   --->   Operation 998 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 999 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5160_out, i32 %add10_5160_load_1"   --->   Operation 999 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_5059_out, i32 %add10_5059_load_1"   --->   Operation 1000 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1001 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4958_out, i32 %add10_4958_load_1"   --->   Operation 1001 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1002 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4857_out, i32 %add10_4857_load_1"   --->   Operation 1002 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1003 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4756_out, i32 %add10_4756_load_1"   --->   Operation 1003 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1004 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4655_out, i32 %add10_4655_load_1"   --->   Operation 1004 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4554_out, i32 %add10_4554_load_1"   --->   Operation 1005 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1006 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4453_out, i32 %add10_4453_load_1"   --->   Operation 1006 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4352_out, i32 %add10_4352_load_1"   --->   Operation 1007 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4251_out, i32 %add10_4251_load_1"   --->   Operation 1008 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1009 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4150_out, i32 %add10_4150_load_1"   --->   Operation 1009 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_4049_out, i32 %add10_4049_load_1"   --->   Operation 1010 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3948_out, i32 %add10_3948_load_1"   --->   Operation 1011 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1012 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3847_out, i32 %add10_3847_load_1"   --->   Operation 1012 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1013 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3746_out, i32 %add10_3746_load_1"   --->   Operation 1013 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1014 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3645_out, i32 %add10_3645_load_1"   --->   Operation 1014 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1015 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3544_out, i32 %add10_3544_load_1"   --->   Operation 1015 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1016 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3443_out, i32 %add10_3443_load_1"   --->   Operation 1016 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3342_out, i32 %add10_3342_load_1"   --->   Operation 1017 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3241_out, i32 %add10_3241_load_1"   --->   Operation 1018 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3140_out, i32 %add10_3140_load_1"   --->   Operation 1019 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_3039_out, i32 %add10_3039_load_1"   --->   Operation 1020 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1021 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2938_out, i32 %add10_2938_load_1"   --->   Operation 1021 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2837_out, i32 %add10_2837_load_1"   --->   Operation 1022 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2736_out, i32 %add10_2736_load_1"   --->   Operation 1023 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1024 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2635_out, i32 %add10_2635_load_1"   --->   Operation 1024 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1025 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2534_out, i32 %add10_2534_load_1"   --->   Operation 1025 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1026 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2433_out, i32 %add10_2433_load_1"   --->   Operation 1026 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1027 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2332_out, i32 %add10_2332_load_1"   --->   Operation 1027 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1028 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2231_out, i32 %add10_2231_load_1"   --->   Operation 1028 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2130_out, i32 %add10_2130_load_1"   --->   Operation 1029 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_2029_out, i32 %add10_2029_load_1"   --->   Operation 1030 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1928_out, i32 %add10_1928_load_1"   --->   Operation 1031 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1827_out, i32 %add10_1827_load_1"   --->   Operation 1032 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1033 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1726_out, i32 %add10_1726_load_1"   --->   Operation 1033 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1034 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1625_out, i32 %add10_1625_load_1"   --->   Operation 1034 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1035 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1524_out, i32 %add10_1524_load_1"   --->   Operation 1035 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1036 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1423_out, i32 %add10_1423_load_1"   --->   Operation 1036 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1037 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1322_out, i32 %add10_1322_load_1"   --->   Operation 1037 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1038 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1221_out, i32 %add10_1221_load_1"   --->   Operation 1038 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1039 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1120_out, i32 %add10_1120_load_1"   --->   Operation 1039 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_1019_out, i32 %add10_1019_load_1"   --->   Operation 1040 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1041 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_918_out, i32 %add10_918_load_1"   --->   Operation 1041 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1042 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_817_out, i32 %add10_817_load_1"   --->   Operation 1042 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1043 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_716_out, i32 %add10_716_load_1"   --->   Operation 1043 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1044 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_615_out, i32 %add10_615_load_1"   --->   Operation 1044 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1045 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_514_out, i32 %add10_514_load_1"   --->   Operation 1045 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1046 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_413_out, i32 %add10_413_load_1"   --->   Operation 1046 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1047 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_312_out, i32 %add10_312_load_1"   --->   Operation 1047 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1048 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_211_out, i32 %add10_211_load_1"   --->   Operation 1048 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1049 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_110_out, i32 %add10_110_load_1"   --->   Operation 1049 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1050 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load66"   --->   Operation 1050 'write' 'write_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_8 : Operation 1051 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1051 'ret' 'ret_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 731 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul7" [./bf16_accl.h:374]   --->   Operation 731 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [1/4] (6.43ns)   --->   "%add10_1 = fadd i32 %add10_110_load, i32 %mul7_1" [./bf16_accl.h:374]   --->   Operation 732 'fadd' 'add10_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/4] (6.43ns)   --->   "%add10_2 = fadd i32 %add10_211_load, i32 %mul7_2" [./bf16_accl.h:374]   --->   Operation 733 'fadd' 'add10_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/4] (6.43ns)   --->   "%add10_3 = fadd i32 %add10_312_load, i32 %mul7_3" [./bf16_accl.h:374]   --->   Operation 734 'fadd' 'add10_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/4] (6.43ns)   --->   "%add10_4 = fadd i32 %add10_413_load, i32 %mul7_4" [./bf16_accl.h:374]   --->   Operation 735 'fadd' 'add10_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/4] (6.43ns)   --->   "%add10_5 = fadd i32 %add10_514_load, i32 %mul7_5" [./bf16_accl.h:374]   --->   Operation 736 'fadd' 'add10_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [1/4] (6.43ns)   --->   "%add10_6 = fadd i32 %add10_615_load, i32 %mul7_6" [./bf16_accl.h:374]   --->   Operation 737 'fadd' 'add10_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [1/4] (6.43ns)   --->   "%add10_7 = fadd i32 %add10_716_load, i32 %mul7_7" [./bf16_accl.h:374]   --->   Operation 738 'fadd' 'add10_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [1/4] (6.43ns)   --->   "%add10_8 = fadd i32 %add10_817_load, i32 %mul7_8" [./bf16_accl.h:374]   --->   Operation 739 'fadd' 'add10_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [1/4] (6.43ns)   --->   "%add10_9 = fadd i32 %add10_918_load, i32 %mul7_9" [./bf16_accl.h:374]   --->   Operation 740 'fadd' 'add10_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/4] (6.43ns)   --->   "%add10_s = fadd i32 %add10_1019_load, i32 %mul7_s" [./bf16_accl.h:374]   --->   Operation 741 'fadd' 'add10_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [1/4] (6.43ns)   --->   "%add10_10 = fadd i32 %add10_1120_load, i32 %mul7_10" [./bf16_accl.h:374]   --->   Operation 742 'fadd' 'add10_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/4] (6.43ns)   --->   "%add10_11 = fadd i32 %add10_1221_load, i32 %mul7_11" [./bf16_accl.h:374]   --->   Operation 743 'fadd' 'add10_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 744 [1/4] (6.43ns)   --->   "%add10_12 = fadd i32 %add10_1322_load, i32 %mul7_12" [./bf16_accl.h:374]   --->   Operation 744 'fadd' 'add10_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [1/4] (6.43ns)   --->   "%add10_13 = fadd i32 %add10_1423_load, i32 %mul7_13" [./bf16_accl.h:374]   --->   Operation 745 'fadd' 'add10_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/4] (6.43ns)   --->   "%add10_14 = fadd i32 %add10_1524_load, i32 %mul7_14" [./bf16_accl.h:374]   --->   Operation 746 'fadd' 'add10_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/4] (6.43ns)   --->   "%add10_15 = fadd i32 %add10_1625_load, i32 %mul7_15" [./bf16_accl.h:374]   --->   Operation 747 'fadd' 'add10_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/4] (6.43ns)   --->   "%add10_16 = fadd i32 %add10_1726_load, i32 %mul7_16" [./bf16_accl.h:374]   --->   Operation 748 'fadd' 'add10_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [1/4] (6.43ns)   --->   "%add10_17 = fadd i32 %add10_1827_load, i32 %mul7_17" [./bf16_accl.h:374]   --->   Operation 749 'fadd' 'add10_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [1/4] (6.43ns)   --->   "%add10_18 = fadd i32 %add10_1928_load, i32 %mul7_18" [./bf16_accl.h:374]   --->   Operation 750 'fadd' 'add10_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [1/4] (6.43ns)   --->   "%add10_19 = fadd i32 %add10_2029_load, i32 %mul7_19" [./bf16_accl.h:374]   --->   Operation 751 'fadd' 'add10_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [1/4] (6.43ns)   --->   "%add10_20 = fadd i32 %add10_2130_load, i32 %mul7_20" [./bf16_accl.h:374]   --->   Operation 752 'fadd' 'add10_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [2/4] (6.43ns)   --->   "%add10_21 = fadd i32 %add10_2231_load, i32 %mul7_21" [./bf16_accl.h:374]   --->   Operation 753 'fadd' 'add10_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 754 [2/4] (6.43ns)   --->   "%add10_22 = fadd i32 %add10_2332_load, i32 %mul7_22" [./bf16_accl.h:374]   --->   Operation 754 'fadd' 'add10_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [2/4] (6.43ns)   --->   "%add10_23 = fadd i32 %add10_2433_load, i32 %mul7_23" [./bf16_accl.h:374]   --->   Operation 755 'fadd' 'add10_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [2/4] (6.43ns)   --->   "%add10_24 = fadd i32 %add10_2534_load, i32 %mul7_24" [./bf16_accl.h:374]   --->   Operation 756 'fadd' 'add10_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 757 [2/4] (6.43ns)   --->   "%add10_25 = fadd i32 %add10_2635_load, i32 %mul7_25" [./bf16_accl.h:374]   --->   Operation 757 'fadd' 'add10_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 758 [2/4] (6.43ns)   --->   "%add10_26 = fadd i32 %add10_2736_load, i32 %mul7_26" [./bf16_accl.h:374]   --->   Operation 758 'fadd' 'add10_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [2/4] (6.43ns)   --->   "%add10_27 = fadd i32 %add10_2837_load, i32 %mul7_27" [./bf16_accl.h:374]   --->   Operation 759 'fadd' 'add10_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 760 [2/4] (6.43ns)   --->   "%add10_28 = fadd i32 %add10_2938_load, i32 %mul7_28" [./bf16_accl.h:374]   --->   Operation 760 'fadd' 'add10_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 761 [2/4] (6.43ns)   --->   "%add10_29 = fadd i32 %add10_3039_load, i32 %mul7_29" [./bf16_accl.h:374]   --->   Operation 761 'fadd' 'add10_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [2/4] (6.43ns)   --->   "%add10_30 = fadd i32 %add10_3140_load, i32 %mul7_30" [./bf16_accl.h:374]   --->   Operation 762 'fadd' 'add10_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 763 [2/4] (6.43ns)   --->   "%add10_31 = fadd i32 %add10_3241_load, i32 %mul7_31" [./bf16_accl.h:374]   --->   Operation 763 'fadd' 'add10_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [2/4] (6.43ns)   --->   "%add10_32 = fadd i32 %add10_3342_load, i32 %mul7_32" [./bf16_accl.h:374]   --->   Operation 764 'fadd' 'add10_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 765 [2/4] (6.43ns)   --->   "%add10_33 = fadd i32 %add10_3443_load, i32 %mul7_33" [./bf16_accl.h:374]   --->   Operation 765 'fadd' 'add10_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [2/4] (6.43ns)   --->   "%add10_34 = fadd i32 %add10_3544_load, i32 %mul7_34" [./bf16_accl.h:374]   --->   Operation 766 'fadd' 'add10_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [2/4] (6.43ns)   --->   "%add10_35 = fadd i32 %add10_3645_load, i32 %mul7_35" [./bf16_accl.h:374]   --->   Operation 767 'fadd' 'add10_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [2/4] (6.43ns)   --->   "%add10_36 = fadd i32 %add10_3746_load, i32 %mul7_36" [./bf16_accl.h:374]   --->   Operation 768 'fadd' 'add10_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [2/4] (6.43ns)   --->   "%add10_37 = fadd i32 %add10_3847_load, i32 %mul7_37" [./bf16_accl.h:374]   --->   Operation 769 'fadd' 'add10_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [2/4] (6.43ns)   --->   "%add10_38 = fadd i32 %add10_3948_load, i32 %mul7_38" [./bf16_accl.h:374]   --->   Operation 770 'fadd' 'add10_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [2/4] (6.43ns)   --->   "%add10_39 = fadd i32 %add10_4049_load, i32 %mul7_39" [./bf16_accl.h:374]   --->   Operation 771 'fadd' 'add10_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [2/4] (6.43ns)   --->   "%add10_40 = fadd i32 %add10_4150_load, i32 %mul7_40" [./bf16_accl.h:374]   --->   Operation 772 'fadd' 'add10_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [2/4] (6.43ns)   --->   "%add10_41 = fadd i32 %add10_4251_load, i32 %mul7_41" [./bf16_accl.h:374]   --->   Operation 773 'fadd' 'add10_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [2/4] (6.43ns)   --->   "%add10_42 = fadd i32 %add10_4352_load, i32 %mul7_42" [./bf16_accl.h:374]   --->   Operation 774 'fadd' 'add10_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [3/4] (6.43ns)   --->   "%add10_43 = fadd i32 %add10_4453_load, i32 %mul7_43" [./bf16_accl.h:374]   --->   Operation 775 'fadd' 'add10_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [3/4] (6.43ns)   --->   "%add10_44 = fadd i32 %add10_4554_load, i32 %mul7_44" [./bf16_accl.h:374]   --->   Operation 776 'fadd' 'add10_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 777 [3/4] (6.43ns)   --->   "%add10_45 = fadd i32 %add10_4655_load, i32 %mul7_45" [./bf16_accl.h:374]   --->   Operation 777 'fadd' 'add10_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 778 [3/4] (6.43ns)   --->   "%add10_46 = fadd i32 %add10_4756_load, i32 %mul7_46" [./bf16_accl.h:374]   --->   Operation 778 'fadd' 'add10_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 779 [3/4] (6.43ns)   --->   "%add10_47 = fadd i32 %add10_4857_load, i32 %mul7_47" [./bf16_accl.h:374]   --->   Operation 779 'fadd' 'add10_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 780 [3/4] (6.43ns)   --->   "%add10_48 = fadd i32 %add10_4958_load, i32 %mul7_48" [./bf16_accl.h:374]   --->   Operation 780 'fadd' 'add10_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 781 [3/4] (6.43ns)   --->   "%add10_49 = fadd i32 %add10_5059_load, i32 %mul7_49" [./bf16_accl.h:374]   --->   Operation 781 'fadd' 'add10_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [3/4] (6.43ns)   --->   "%add10_50 = fadd i32 %add10_5160_load, i32 %mul7_50" [./bf16_accl.h:374]   --->   Operation 782 'fadd' 'add10_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 783 [3/4] (6.43ns)   --->   "%add10_51 = fadd i32 %add10_5261_load, i32 %mul7_51" [./bf16_accl.h:374]   --->   Operation 783 'fadd' 'add10_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [3/4] (6.43ns)   --->   "%add10_52 = fadd i32 %add10_5362_load, i32 %mul7_52" [./bf16_accl.h:374]   --->   Operation 784 'fadd' 'add10_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 785 [3/4] (6.43ns)   --->   "%add10_53 = fadd i32 %add10_5463_load, i32 %mul7_53" [./bf16_accl.h:374]   --->   Operation 785 'fadd' 'add10_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 786 [3/4] (6.43ns)   --->   "%add10_54 = fadd i32 %add10_5564_load, i32 %mul7_54" [./bf16_accl.h:374]   --->   Operation 786 'fadd' 'add10_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 787 [3/4] (6.43ns)   --->   "%add10_55 = fadd i32 %add10_5665_load, i32 %mul7_55" [./bf16_accl.h:374]   --->   Operation 787 'fadd' 'add10_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [3/4] (6.43ns)   --->   "%add10_56 = fadd i32 %add10_5766_load, i32 %mul7_56" [./bf16_accl.h:374]   --->   Operation 788 'fadd' 'add10_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 789 [3/4] (6.43ns)   --->   "%add10_57 = fadd i32 %add10_5867_load, i32 %mul7_57" [./bf16_accl.h:374]   --->   Operation 789 'fadd' 'add10_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [3/4] (6.43ns)   --->   "%add10_58 = fadd i32 %add10_5968_load, i32 %mul7_58" [./bf16_accl.h:374]   --->   Operation 790 'fadd' 'add10_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 791 [3/4] (6.43ns)   --->   "%add10_59 = fadd i32 %add10_6069_load, i32 %mul7_59" [./bf16_accl.h:374]   --->   Operation 791 'fadd' 'add10_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [3/4] (6.43ns)   --->   "%add10_60 = fadd i32 %add10_6170_load, i32 %mul7_60" [./bf16_accl.h:374]   --->   Operation 792 'fadd' 'add10_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [3/4] (6.43ns)   --->   "%add10_61 = fadd i32 %add10_6271_load, i32 %mul7_61" [./bf16_accl.h:374]   --->   Operation 793 'fadd' 'add10_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 794 [3/4] (6.43ns)   --->   "%add10_62 = fadd i32 %add10_6372_load, i32 %mul7_62" [./bf16_accl.h:374]   --->   Operation 794 'fadd' 'add10_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_20, i32 %add10_2130" [./bf16_accl.h:368]   --->   Operation 795 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 796 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_19, i32 %add10_2029" [./bf16_accl.h:368]   --->   Operation 796 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 797 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_18, i32 %add10_1928" [./bf16_accl.h:368]   --->   Operation 797 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 798 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_17, i32 %add10_1827" [./bf16_accl.h:368]   --->   Operation 798 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 799 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_16, i32 %add10_1726" [./bf16_accl.h:368]   --->   Operation 799 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 800 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_15, i32 %add10_1625" [./bf16_accl.h:368]   --->   Operation 800 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 801 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_14, i32 %add10_1524" [./bf16_accl.h:368]   --->   Operation 801 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 802 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_13, i32 %add10_1423" [./bf16_accl.h:368]   --->   Operation 802 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 803 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_12, i32 %add10_1322" [./bf16_accl.h:368]   --->   Operation 803 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 804 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_11, i32 %add10_1221" [./bf16_accl.h:368]   --->   Operation 804 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 805 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_10, i32 %add10_1120" [./bf16_accl.h:368]   --->   Operation 805 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 806 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_s, i32 %add10_1019" [./bf16_accl.h:368]   --->   Operation 806 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 807 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_9, i32 %add10_918" [./bf16_accl.h:368]   --->   Operation 807 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 808 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_8, i32 %add10_817" [./bf16_accl.h:368]   --->   Operation 808 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 809 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_7, i32 %add10_716" [./bf16_accl.h:368]   --->   Operation 809 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 810 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_6, i32 %add10_615" [./bf16_accl.h:368]   --->   Operation 810 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 811 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_5, i32 %add10_514" [./bf16_accl.h:368]   --->   Operation 811 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 812 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_4, i32 %add10_413" [./bf16_accl.h:368]   --->   Operation 812 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 813 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_3, i32 %add10_312" [./bf16_accl.h:368]   --->   Operation 813 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 814 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_2, i32 %add10_211" [./bf16_accl.h:368]   --->   Operation 814 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 815 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_1, i32 %add10_110" [./bf16_accl.h:368]   --->   Operation 815 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 816 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add, i32 %empty" [./bf16_accl.h:368]   --->   Operation 816 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 817 [1/4] (6.43ns)   --->   "%add10_21 = fadd i32 %add10_2231_load, i32 %mul7_21" [./bf16_accl.h:374]   --->   Operation 817 'fadd' 'add10_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/4] (6.43ns)   --->   "%add10_22 = fadd i32 %add10_2332_load, i32 %mul7_22" [./bf16_accl.h:374]   --->   Operation 818 'fadd' 'add10_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/4] (6.43ns)   --->   "%add10_23 = fadd i32 %add10_2433_load, i32 %mul7_23" [./bf16_accl.h:374]   --->   Operation 819 'fadd' 'add10_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/4] (6.43ns)   --->   "%add10_24 = fadd i32 %add10_2534_load, i32 %mul7_24" [./bf16_accl.h:374]   --->   Operation 820 'fadd' 'add10_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/4] (6.43ns)   --->   "%add10_25 = fadd i32 %add10_2635_load, i32 %mul7_25" [./bf16_accl.h:374]   --->   Operation 821 'fadd' 'add10_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/4] (6.43ns)   --->   "%add10_26 = fadd i32 %add10_2736_load, i32 %mul7_26" [./bf16_accl.h:374]   --->   Operation 822 'fadd' 'add10_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/4] (6.43ns)   --->   "%add10_27 = fadd i32 %add10_2837_load, i32 %mul7_27" [./bf16_accl.h:374]   --->   Operation 823 'fadd' 'add10_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/4] (6.43ns)   --->   "%add10_28 = fadd i32 %add10_2938_load, i32 %mul7_28" [./bf16_accl.h:374]   --->   Operation 824 'fadd' 'add10_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [1/4] (6.43ns)   --->   "%add10_29 = fadd i32 %add10_3039_load, i32 %mul7_29" [./bf16_accl.h:374]   --->   Operation 825 'fadd' 'add10_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/4] (6.43ns)   --->   "%add10_30 = fadd i32 %add10_3140_load, i32 %mul7_30" [./bf16_accl.h:374]   --->   Operation 826 'fadd' 'add10_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [1/4] (6.43ns)   --->   "%add10_31 = fadd i32 %add10_3241_load, i32 %mul7_31" [./bf16_accl.h:374]   --->   Operation 827 'fadd' 'add10_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 828 [1/4] (6.43ns)   --->   "%add10_32 = fadd i32 %add10_3342_load, i32 %mul7_32" [./bf16_accl.h:374]   --->   Operation 828 'fadd' 'add10_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 829 [1/4] (6.43ns)   --->   "%add10_33 = fadd i32 %add10_3443_load, i32 %mul7_33" [./bf16_accl.h:374]   --->   Operation 829 'fadd' 'add10_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 830 [1/4] (6.43ns)   --->   "%add10_34 = fadd i32 %add10_3544_load, i32 %mul7_34" [./bf16_accl.h:374]   --->   Operation 830 'fadd' 'add10_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 831 [1/4] (6.43ns)   --->   "%add10_35 = fadd i32 %add10_3645_load, i32 %mul7_35" [./bf16_accl.h:374]   --->   Operation 831 'fadd' 'add10_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [1/4] (6.43ns)   --->   "%add10_36 = fadd i32 %add10_3746_load, i32 %mul7_36" [./bf16_accl.h:374]   --->   Operation 832 'fadd' 'add10_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [1/4] (6.43ns)   --->   "%add10_37 = fadd i32 %add10_3847_load, i32 %mul7_37" [./bf16_accl.h:374]   --->   Operation 833 'fadd' 'add10_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 834 [1/4] (6.43ns)   --->   "%add10_38 = fadd i32 %add10_3948_load, i32 %mul7_38" [./bf16_accl.h:374]   --->   Operation 834 'fadd' 'add10_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [1/4] (6.43ns)   --->   "%add10_39 = fadd i32 %add10_4049_load, i32 %mul7_39" [./bf16_accl.h:374]   --->   Operation 835 'fadd' 'add10_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 836 [1/4] (6.43ns)   --->   "%add10_40 = fadd i32 %add10_4150_load, i32 %mul7_40" [./bf16_accl.h:374]   --->   Operation 836 'fadd' 'add10_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [1/4] (6.43ns)   --->   "%add10_41 = fadd i32 %add10_4251_load, i32 %mul7_41" [./bf16_accl.h:374]   --->   Operation 837 'fadd' 'add10_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [1/4] (6.43ns)   --->   "%add10_42 = fadd i32 %add10_4352_load, i32 %mul7_42" [./bf16_accl.h:374]   --->   Operation 838 'fadd' 'add10_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [2/4] (6.43ns)   --->   "%add10_43 = fadd i32 %add10_4453_load, i32 %mul7_43" [./bf16_accl.h:374]   --->   Operation 839 'fadd' 'add10_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [2/4] (6.43ns)   --->   "%add10_44 = fadd i32 %add10_4554_load, i32 %mul7_44" [./bf16_accl.h:374]   --->   Operation 840 'fadd' 'add10_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [2/4] (6.43ns)   --->   "%add10_45 = fadd i32 %add10_4655_load, i32 %mul7_45" [./bf16_accl.h:374]   --->   Operation 841 'fadd' 'add10_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 842 [2/4] (6.43ns)   --->   "%add10_46 = fadd i32 %add10_4756_load, i32 %mul7_46" [./bf16_accl.h:374]   --->   Operation 842 'fadd' 'add10_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [2/4] (6.43ns)   --->   "%add10_47 = fadd i32 %add10_4857_load, i32 %mul7_47" [./bf16_accl.h:374]   --->   Operation 843 'fadd' 'add10_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [2/4] (6.43ns)   --->   "%add10_48 = fadd i32 %add10_4958_load, i32 %mul7_48" [./bf16_accl.h:374]   --->   Operation 844 'fadd' 'add10_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [2/4] (6.43ns)   --->   "%add10_49 = fadd i32 %add10_5059_load, i32 %mul7_49" [./bf16_accl.h:374]   --->   Operation 845 'fadd' 'add10_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [2/4] (6.43ns)   --->   "%add10_50 = fadd i32 %add10_5160_load, i32 %mul7_50" [./bf16_accl.h:374]   --->   Operation 846 'fadd' 'add10_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [2/4] (6.43ns)   --->   "%add10_51 = fadd i32 %add10_5261_load, i32 %mul7_51" [./bf16_accl.h:374]   --->   Operation 847 'fadd' 'add10_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [2/4] (6.43ns)   --->   "%add10_52 = fadd i32 %add10_5362_load, i32 %mul7_52" [./bf16_accl.h:374]   --->   Operation 848 'fadd' 'add10_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [2/4] (6.43ns)   --->   "%add10_53 = fadd i32 %add10_5463_load, i32 %mul7_53" [./bf16_accl.h:374]   --->   Operation 849 'fadd' 'add10_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [2/4] (6.43ns)   --->   "%add10_54 = fadd i32 %add10_5564_load, i32 %mul7_54" [./bf16_accl.h:374]   --->   Operation 850 'fadd' 'add10_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [2/4] (6.43ns)   --->   "%add10_55 = fadd i32 %add10_5665_load, i32 %mul7_55" [./bf16_accl.h:374]   --->   Operation 851 'fadd' 'add10_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [2/4] (6.43ns)   --->   "%add10_56 = fadd i32 %add10_5766_load, i32 %mul7_56" [./bf16_accl.h:374]   --->   Operation 852 'fadd' 'add10_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [2/4] (6.43ns)   --->   "%add10_57 = fadd i32 %add10_5867_load, i32 %mul7_57" [./bf16_accl.h:374]   --->   Operation 853 'fadd' 'add10_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 854 [2/4] (6.43ns)   --->   "%add10_58 = fadd i32 %add10_5968_load, i32 %mul7_58" [./bf16_accl.h:374]   --->   Operation 854 'fadd' 'add10_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 855 [2/4] (6.43ns)   --->   "%add10_59 = fadd i32 %add10_6069_load, i32 %mul7_59" [./bf16_accl.h:374]   --->   Operation 855 'fadd' 'add10_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 856 [2/4] (6.43ns)   --->   "%add10_60 = fadd i32 %add10_6170_load, i32 %mul7_60" [./bf16_accl.h:374]   --->   Operation 856 'fadd' 'add10_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 857 [2/4] (6.43ns)   --->   "%add10_61 = fadd i32 %add10_6271_load, i32 %mul7_61" [./bf16_accl.h:374]   --->   Operation 857 'fadd' 'add10_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [2/4] (6.43ns)   --->   "%add10_62 = fadd i32 %add10_6372_load, i32 %mul7_62" [./bf16_accl.h:374]   --->   Operation 858 'fadd' 'add10_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 859 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_42, i32 %add10_4352" [./bf16_accl.h:368]   --->   Operation 859 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 860 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_41, i32 %add10_4251" [./bf16_accl.h:368]   --->   Operation 860 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 861 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_40, i32 %add10_4150" [./bf16_accl.h:368]   --->   Operation 861 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 862 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_39, i32 %add10_4049" [./bf16_accl.h:368]   --->   Operation 862 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 863 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_38, i32 %add10_3948" [./bf16_accl.h:368]   --->   Operation 863 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 864 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_37, i32 %add10_3847" [./bf16_accl.h:368]   --->   Operation 864 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 865 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_36, i32 %add10_3746" [./bf16_accl.h:368]   --->   Operation 865 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 866 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_35, i32 %add10_3645" [./bf16_accl.h:368]   --->   Operation 866 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 867 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_34, i32 %add10_3544" [./bf16_accl.h:368]   --->   Operation 867 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 868 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_33, i32 %add10_3443" [./bf16_accl.h:368]   --->   Operation 868 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 869 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_32, i32 %add10_3342" [./bf16_accl.h:368]   --->   Operation 869 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 870 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_31, i32 %add10_3241" [./bf16_accl.h:368]   --->   Operation 870 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 871 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_30, i32 %add10_3140" [./bf16_accl.h:368]   --->   Operation 871 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 872 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_29, i32 %add10_3039" [./bf16_accl.h:368]   --->   Operation 872 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 873 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_28, i32 %add10_2938" [./bf16_accl.h:368]   --->   Operation 873 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 874 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_27, i32 %add10_2837" [./bf16_accl.h:368]   --->   Operation 874 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 875 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_26, i32 %add10_2736" [./bf16_accl.h:368]   --->   Operation 875 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 876 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_25, i32 %add10_2635" [./bf16_accl.h:368]   --->   Operation 876 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 877 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_24, i32 %add10_2534" [./bf16_accl.h:368]   --->   Operation 877 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 878 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_23, i32 %add10_2433" [./bf16_accl.h:368]   --->   Operation 878 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 879 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_22, i32 %add10_2332" [./bf16_accl.h:368]   --->   Operation 879 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 880 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_21, i32 %add10_2231" [./bf16_accl.h:368]   --->   Operation 880 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 881 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./bf16_accl.h:368]   --->   Operation 881 'specloopname' 'specloopname_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 882 [1/4] (6.43ns)   --->   "%add10_43 = fadd i32 %add10_4453_load, i32 %mul7_43" [./bf16_accl.h:374]   --->   Operation 882 'fadd' 'add10_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 883 [1/4] (6.43ns)   --->   "%add10_44 = fadd i32 %add10_4554_load, i32 %mul7_44" [./bf16_accl.h:374]   --->   Operation 883 'fadd' 'add10_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 884 [1/4] (6.43ns)   --->   "%add10_45 = fadd i32 %add10_4655_load, i32 %mul7_45" [./bf16_accl.h:374]   --->   Operation 884 'fadd' 'add10_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 885 [1/4] (6.43ns)   --->   "%add10_46 = fadd i32 %add10_4756_load, i32 %mul7_46" [./bf16_accl.h:374]   --->   Operation 885 'fadd' 'add10_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 886 [1/4] (6.43ns)   --->   "%add10_47 = fadd i32 %add10_4857_load, i32 %mul7_47" [./bf16_accl.h:374]   --->   Operation 886 'fadd' 'add10_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 887 [1/4] (6.43ns)   --->   "%add10_48 = fadd i32 %add10_4958_load, i32 %mul7_48" [./bf16_accl.h:374]   --->   Operation 887 'fadd' 'add10_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [1/4] (6.43ns)   --->   "%add10_49 = fadd i32 %add10_5059_load, i32 %mul7_49" [./bf16_accl.h:374]   --->   Operation 888 'fadd' 'add10_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 889 [1/4] (6.43ns)   --->   "%add10_50 = fadd i32 %add10_5160_load, i32 %mul7_50" [./bf16_accl.h:374]   --->   Operation 889 'fadd' 'add10_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 890 [1/4] (6.43ns)   --->   "%add10_51 = fadd i32 %add10_5261_load, i32 %mul7_51" [./bf16_accl.h:374]   --->   Operation 890 'fadd' 'add10_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 891 [1/4] (6.43ns)   --->   "%add10_52 = fadd i32 %add10_5362_load, i32 %mul7_52" [./bf16_accl.h:374]   --->   Operation 891 'fadd' 'add10_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 892 [1/4] (6.43ns)   --->   "%add10_53 = fadd i32 %add10_5463_load, i32 %mul7_53" [./bf16_accl.h:374]   --->   Operation 892 'fadd' 'add10_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 893 [1/4] (6.43ns)   --->   "%add10_54 = fadd i32 %add10_5564_load, i32 %mul7_54" [./bf16_accl.h:374]   --->   Operation 893 'fadd' 'add10_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 894 [1/4] (6.43ns)   --->   "%add10_55 = fadd i32 %add10_5665_load, i32 %mul7_55" [./bf16_accl.h:374]   --->   Operation 894 'fadd' 'add10_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 895 [1/4] (6.43ns)   --->   "%add10_56 = fadd i32 %add10_5766_load, i32 %mul7_56" [./bf16_accl.h:374]   --->   Operation 895 'fadd' 'add10_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 896 [1/4] (6.43ns)   --->   "%add10_57 = fadd i32 %add10_5867_load, i32 %mul7_57" [./bf16_accl.h:374]   --->   Operation 896 'fadd' 'add10_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 897 [1/4] (6.43ns)   --->   "%add10_58 = fadd i32 %add10_5968_load, i32 %mul7_58" [./bf16_accl.h:374]   --->   Operation 897 'fadd' 'add10_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 898 [1/4] (6.43ns)   --->   "%add10_59 = fadd i32 %add10_6069_load, i32 %mul7_59" [./bf16_accl.h:374]   --->   Operation 898 'fadd' 'add10_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 899 [1/4] (6.43ns)   --->   "%add10_60 = fadd i32 %add10_6170_load, i32 %mul7_60" [./bf16_accl.h:374]   --->   Operation 899 'fadd' 'add10_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [1/4] (6.43ns)   --->   "%add10_61 = fadd i32 %add10_6271_load, i32 %mul7_61" [./bf16_accl.h:374]   --->   Operation 900 'fadd' 'add10_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 901 [1/4] (6.43ns)   --->   "%add10_62 = fadd i32 %add10_6372_load, i32 %mul7_62" [./bf16_accl.h:374]   --->   Operation 901 'fadd' 'add10_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 902 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_62, i32 %add10_6372" [./bf16_accl.h:368]   --->   Operation 902 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 903 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_61, i32 %add10_6271" [./bf16_accl.h:368]   --->   Operation 903 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 904 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_60, i32 %add10_6170" [./bf16_accl.h:368]   --->   Operation 904 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 905 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_59, i32 %add10_6069" [./bf16_accl.h:368]   --->   Operation 905 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 906 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_58, i32 %add10_5968" [./bf16_accl.h:368]   --->   Operation 906 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 907 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_57, i32 %add10_5867" [./bf16_accl.h:368]   --->   Operation 907 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 908 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_56, i32 %add10_5766" [./bf16_accl.h:368]   --->   Operation 908 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 909 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_55, i32 %add10_5665" [./bf16_accl.h:368]   --->   Operation 909 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 910 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_54, i32 %add10_5564" [./bf16_accl.h:368]   --->   Operation 910 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 911 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_53, i32 %add10_5463" [./bf16_accl.h:368]   --->   Operation 911 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 912 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_52, i32 %add10_5362" [./bf16_accl.h:368]   --->   Operation 912 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 913 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_51, i32 %add10_5261" [./bf16_accl.h:368]   --->   Operation 913 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 914 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_50, i32 %add10_5160" [./bf16_accl.h:368]   --->   Operation 914 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 915 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_49, i32 %add10_5059" [./bf16_accl.h:368]   --->   Operation 915 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 916 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_48, i32 %add10_4958" [./bf16_accl.h:368]   --->   Operation 916 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 917 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_47, i32 %add10_4857" [./bf16_accl.h:368]   --->   Operation 917 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 918 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_46, i32 %add10_4756" [./bf16_accl.h:368]   --->   Operation 918 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 919 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_45, i32 %add10_4655" [./bf16_accl.h:368]   --->   Operation 919 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 920 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_44, i32 %add10_4554" [./bf16_accl.h:368]   --->   Operation 920 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 921 [1/1] (0.42ns)   --->   "%store_ln368 = store i32 %add10_43, i32 %add10_4453" [./bf16_accl.h:368]   --->   Operation 921 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln368 = br void %for.inc" [./bf16_accl.h:368]   --->   Operation 922 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('idx') [193]  (0 ns)
	'load' operation ('i', ./bf16_accl.h:368) on local variable 'idx' [261]  (0 ns)
	'getelementptr' operation ('x_0_addr', ./bf16_accl.h:374) [334]  (0 ns)
	'load' operation ('x_0_load', ./bf16_accl.h:374) on array 'x_0' [335]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', ./bf16_accl.h:374) on array 'x_0' [335]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7', ./bf16_accl.h:374) [336]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7', ./bf16_accl.h:374) [336]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7', ./bf16_accl.h:374) [336]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7_21', ./bf16_accl.h:374) [424]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7_43', ./bf16_accl.h:374) [512]  (7.02 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', ./bf16_accl.h:374) [337]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add10_20', ./bf16_accl.h:374) [421]  (6.44 ns)
	'store' operation ('store_ln368', ./bf16_accl.h:368) of variable 'add10_20', ./bf16_accl.h:374 on local variable 'add10_2130' [633]  (0.427 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add10_42', ./bf16_accl.h:374) [509]  (6.44 ns)
	'store' operation ('store_ln368', ./bf16_accl.h:368) of variable 'add10_42', ./bf16_accl.h:374 on local variable 'add10_4352' [611]  (0.427 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add10_62', ./bf16_accl.h:374) [589]  (6.44 ns)
	'store' operation ('store_ln368', ./bf16_accl.h:368) of variable 'add10_62', ./bf16_accl.h:374 on local variable 'add10_6372' [591]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
