<module name="UART4_UART4" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="UART4_DLL" acronym="UART4_DLL" offset="0x0" width="8" description="">
		<bitfield id="CLOCK_LSB" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit LSB divisor value" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_RHR" acronym="UART4_RHR" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RHR" width="8" begin="7" end="0" resetval="0x0" description="Receive holding register" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_THR" acronym="UART4_THR" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="THR" width="8" begin="7" end="0" resetval="0x0" description="TRANSMIT HOLDING REGISTER" range="7 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_DLH" acronym="UART4_DLH" offset="0x4" width="8" description="">
		<bitfield id="CLOCK_MSB" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit MSB divisor value" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_IER_CIR" acronym="UART4_IER_CIR" offset="0x4" width="8" description="">
		<bitfield id="NOT_USED2" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RW"/> 
		<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   TX_STATUS_IT_VALUE_0Disables the TX status interrupt.      1   |   TX_STATUS_IT_VALUE_1Enables the TX status interrupt.  " range="5" rwaccess="RW"/> 
		<bitfield id="NOT_USED1" width="1" begin="4" end="4" resetval="0x0" description="Not Defined" range="4" rwaccess="RW"/> 
		<bitfield id="RX_OVERRUN_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   RX_OVERRUN_IT_VALUE_0Disables the RX overrun interrupt.      1   |   RX_OVERRUN_IT_VALUE_1Enables the RX overrun interrupt.  " range="3" rwaccess="RW"/> 
		<bitfield id="RX_STOP_IT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    0   |   RX_STOP_IT_VALUE_0Disables the receive stop interrupt.      1   |   RX_STOP_IT_VALUE_1Enables the receive stop interrupt.  " range="2" rwaccess="RW"/> 
		<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    0   |   THR_IT_VALUE_0Disables the THR interrupt.      1   |   THR_IT_VALUE_1Enables the THR interrupt.  " range="1" rwaccess="RW"/> 
		<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    0   |   RHR_IT_VALUE_0Disables the RHR interrupt.      1   |   RHR_IT_VALUE_1Enables the RHR interrupt.  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_IER_IRDA" acronym="UART4_IER_IRDA" offset="0x4" width="8" description="">
		<bitfield id="EOF_IT" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    0   |   EOF_IT_VALUE_0Disables the received EOF interrupt.      1   |   EOF_IT_VALUE_1Enables the received EOF interrupt.  " range="7" rwaccess="RW"/> 
		<bitfield id="LINE_STS_IT" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    0   |   LINE_STS_IT_VALUE_0Disables the receiver line status interrupt.      1   |   LINE_STS_IT_VALUE_1Enables the receiver line status interrupt.  " range="6" rwaccess="RW"/> 
		<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   TX_STATUS_IT_VALUE_0Disables the TX status interrupt.      1   |   TX_STATUS_IT_VALUE_1Enables the TX status interrupt.  " range="5" rwaccess="RW"/> 
		<bitfield id="STS_FIFO_TRIG_IT" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    0   |   STS_FIFO_TRIG_IT_VALUE_0Disables the status FIFO trigger level interrupt.      1   |   STS_FIFO_TRIG_IT_VALUE_1Enables the status FIFO trigger level interrupt.  " range="4" rwaccess="RW"/> 
		<bitfield id="RX_OVERRUN_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   RX_OVERRUN_IT_VALUE_0Disables the RX overrun interrupt.      1   |   RX_OVERRUN_IT_VALUE_1Enables the RX overrun interrupt.  " range="3" rwaccess="RW"/> 
		<bitfield id="LAST_RX_BYTE_IT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    0   |   LAST_RX_BYTE_IT_VALUE_0Disables the last byte of frame in RX FIFO interrupt.      1   |   LAST_RX_BYTE_IT_VALUE_1Enables the last byte of frame in RX FIFO interrupt.  " range="2" rwaccess="RW"/> 
		<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    0   |   THR_IT_VALUE_0Disables the THR interrupt.      1   |   THR_IT_VALUE_1Enables the THR interrupt.  " range="1" rwaccess="RW"/> 
		<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    0   |   RHR_IT_VALUE_0Disables the RHR interrupt.      1   |   RHR_IT_VALUE_1Enables the RHR interrupt.  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_IER_UART" acronym="UART4_IER_UART" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="CTS_IT" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    0   |   CTS_IT_VALUE_0Disables the CTS* interrupt      1   |   CTS_IT_VALUE_1Enables the CTS* interrupt  " range="7" rwaccess="RW"/> 
		<bitfield id="RTS_IT" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    0   |   RTS_IT_VALUE_0Disables the RTS* interrupt      1   |   RTS_IT_VALUE_1Enables the RTS* interrupt  " range="6" rwaccess="RW"/> 
		<bitfield id="XOFF_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   XOFF_IT_VALUE_0Disables the XOFF interrupt      1   |   XOFF_IT_VALUE_1Enables the XOFF interrupt  " range="5" rwaccess="RW"/> 
		<bitfield id="SLEEP_MODE" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    0   |   SLEEP_MODE_VALUE_0Disables sleep mode      1   |   SLEEP_MODE_VALUE_1Enables sleep mode (stop baud rate clock when the module is inactive)  " range="4" rwaccess="RW"/> 
		<bitfield id="MODEM_STS_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   MODEM_STS_IT_VALUE_0Disables the modem status register interrupt      1   |   MODEM_STS_IT_VALUE_1Enables the modem status register interrupt  " range="3" rwaccess="RW"/> 
		<bitfield id="LINE_STS_IT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    0   |   LINE_STS_IT_U_VALUE_0Disables the receiver line status interrupt      1   |   LINE_STS_IT_U_VALUE_1Enables the receiver line status interrupt  " range="2" rwaccess="RW"/> 
		<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    0   |   THR_IT_VALUE_0Disables the THR interrupt      1   |   THR_IT_VALUE_1Enables the THR interrupt  " range="1" rwaccess="RW"/> 
		<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    0   |   RHR_IT_VALUE_0Disables the RHR interrupt and time out interrupt.      1   |   RHR_IT_VALUE_1Enables the RHR interrupt and time out interrupt.  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_EFR" acronym="UART4_EFR" offset="0x8" width="8" description="">
		<bitfield id="AUTO_CTS_EN" width="1" begin="7" end="7" resetval="0x0" description="Auto-CTS enable bit. 0: Normal operation. 1: Auto-CTS flow control is enabled i.e. transmission is halted when the CTS* pin is high (inactive)." range="7" rwaccess="RW"/> 
		<bitfield id="AUTO_RTS_EN" width="1" begin="6" end="6" resetval="0x0" description="Auto-RTS enable bit. 0: Normal operation. 1: Auto- RTS flow control is enabled i.e. RTS* pin goes high (inactive) when the receiver FIFO HALT trigger level, TCR[3:0], is reached, and goes low (active) when the receiver FIFO RESTORE transmission trigger level is reached." range="6" rwaccess="RW"/> 
		<bitfield id="SPECIAL_CHAR_DETECT" width="1" begin="5" end="5" resetval="0x0" description="0: Normal operation. 1: Special character detect enable. Received data is compared with XOFF2 data. If a match occurs the received data is transferred to RX FIFO and IIR bit 4 is set to 1 to indicate a special character has been detected." range="5" rwaccess="RW"/> 
		<bitfield id="ENHANCED_EN" width="1" begin="4" end="4" resetval="0x0" description="Enhanced functions write enable bit. 0: Disables writing to IER bits 4-7, FCR bits 4-5, and MCR bits 5-7. 1: Enables writing to IER bits 4-7, FCR bits 4-5, and MCR bits 5-7." range="4" rwaccess="RW"/> 
		<bitfield id="SW_FLOW_CONTROL" width="4" begin="3" end="0" resetval="0x0" description="Combinations of Software flow control can be selected by programming bit 3 - bit 0. See Software Flow Control Options" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_FCR" acronym="UART4_FCR" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_TRIG" width="2" begin="7" end="6" resetval="0x0" description="Sets the trigger level for the RX FIFO:If SCR[7] = 0 and TLR[7:4] = 0000:00:   8 characters01: 16 characters10: 56 characters11: 60 charactersIf SCR[7] = 0 and TLR[7:4] != 0000, RX_FIFO_TRIG is not considered.If SCR[7]=1, RX_FIFO_TRIG is 2 LSB of the trigger level [1-63 on 6 bits] with the granularity 1." range="7 - 6" rwaccess="WO"/> 
		<bitfield id="TX_FIFO_TRIG" width="2" begin="5" end="4" resetval="0x0" description="Sets the trigger level for the TX FIFO:If SCR[6] = 0 and TLR[3:0] = 0000:00:   8 spaces01: 16 spaces10: 32 spaces11: 56 spacesIf SCR[6] = 0 and TLR[3:0] != 0000, TX_FIFO_TRIG is not considered.If SCR[6]=1, TX_FIFO_TRIG is 2 LSB of the trigger level [1-63 on 6 bits] with the granularity 1" range="5 - 4" rwaccess="WO"/> 
		<bitfield id="DMA_MODE" width="1" begin="3" end="3" resetval="0x0" description="This register is considered if SCR[0] = 0.    Write0   |   DMA_MODE_VALUE_0DMA_MODE 0 (No DMA)      Write1   |   DMA_MODE_VALUE_1DMA_MODE 1 (UART_nDMA_REQ[0] in TX, UART_nDMA_REQ[1] in RX)  " range="3" rwaccess="WO"/> 
		<bitfield id="TX_FIFO_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Write0   |   TX_FIFO_CLEAR_VALUE_0No change      Write1   |   TX_FIFO_CLEAR_VALUE_1Clears the transmit FIFO and resets its counter logic to zero. Returns to zero after clearing FIFO.  " range="2" rwaccess="WO"/> 
		<bitfield id="RX_FIFO_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Write0   |   RX_FIFO_CLEAR_VALUE_0No change      Write1   |   RX_FIFO_CLEAR_VALUE_1Clears the receive FIFO and resets its counter logic to zero. Returns to zero after clearing FIFO.  " range="1" rwaccess="WO"/> 
		<bitfield id="FIFO_EN" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Write0   |   FIFO_EN_VALUE_0Disables the transmit and receive FIFOs. The transmit and receive holding registers are one byte FIFOs.      Write1   |   FIFO_EN_VALUE_1: Enables the transmit and receive FIFOs.The transmit and receive holding registers are 64-bytes FIFOs.  " range="0" rwaccess="WO"/>
	</register>
	<register id="UART4_IIR_CIR" acronym="UART4_IIR_CIR" offset="0x8" width="8" description="">
		<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    Read0   |   TX_STATUS_IT_VALUE_0TX status interrupt inactive      Read1   |   TX_STATUS_IT_VALUE_1TX status interrupt active  " range="5" rwaccess="RO"/> 
		<bitfield id="RX_OE_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    Read0   |   RX_OE_IT_VALUE_0RX overrun interrupt inactive      Read1   |   RX_OE_IT_VALUE_1RX overrun interrupt active  " range="3" rwaccess="RO"/> 
		<bitfield id="RX_STOP_IT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Read0   |   RX_STOP_IT_VALUE_0Receive stop interrupt inactive      Read1   |   RX_STOP_IT_VALUE_1Receive stop interrupt active  " range="2" rwaccess="RO"/> 
		<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read0   |   THR_IT_VALUE_0THR interrupt inactive      Read1   |   THR_IT_VALUE_1THR interrupt active  " range="1" rwaccess="RO"/> 
		<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Read0   |   RHR_IT_VALUE_0RHR interrupt inactive      Read1   |   RHR_IT_VALUE_1RHR interrupt active  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_IIR_IRDA" acronym="UART4_IIR_IRDA" offset="0x8" width="8" description="">
		<bitfield id="EOF_IT" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    Read0   |   EOF_IT_VALUE_0Received EOF interrupt inactive      Read1   |   EOF_IT_VALUE_1Received EOF interrupt active  " range="7" rwaccess="RO"/> 
		<bitfield id="LINE_STS_IT" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    Read0   |   LINE_STS_IT_VALUE_0Receiver line status interrupt inactive      Read1   |   LINE_STS_IT_VALUE_1Receiver line status interrupt active  " range="6" rwaccess="RO"/> 
		<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    Read0   |   TX_STATUS_IT_VALUE_0TX status interrupt inactive      Read1   |   TX_STATUS_IT_VALUE_1TX status interrupt active  " range="5" rwaccess="RO"/> 
		<bitfield id="STS_FIFO_IT" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    Read0   |   STS_FIFO_IT_VALUE_0Status FIFO trigger level interrupt inactive      Read1   |   STS_FIFO_IT_VALUE_1Status FIFO trigger level interrupt active  " range="4" rwaccess="RO"/> 
		<bitfield id="RX_OE_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    Read0   |   RX_OE_IT_VALUE_0RX overrun interrupt inactive      Read1   |   RX_OE_IT_VALUE_1RX overrun interrupt active  " range="3" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_LAST_BYTE_IT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Read0   |   RX_FIFO_LAST_BYTE_IT_VALUE_0Last byte of frame in RX FIFO interrupt inactive      Read1   |   RX_FIFO_LAST_BYTE_IT_VALUE_1Last byte of frame in RX FIFO interrupt active  " range="2" rwaccess="RO"/> 
		<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read0   |   THR_IT_VALUE_0THR interrupt inactive      Read1   |   THR_IT_VALUE_1THR interrupt active  " range="1" rwaccess="RO"/> 
		<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Read0   |   RHR_IT_VALUE_0RHR interrupt inactive      Read1   |   RHR_IT_VALUE_1RHR interrupt active  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_IIR_UART" acronym="UART4_IIR_UART" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="FCR_MIRROR" width="2" begin="7" end="6" resetval="0x0" description="Mirror the contents of FCR[0] on both bits." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="IT_TYPE" width="5" begin="5" end="1" resetval="0x0" description="Not Defined    Read0x00   |   IT_TYPE_VALUE_0Modem Interrupt. Priority=4      Read0x01   |   IT_TYPE_VALUE_1THR interrupt.  Priority=3      Read0x02   |   IT_TYPE_VALUE_2RHR interrupt.  Priority=2      Read0x03   |   IT_TYPE_VALUE_3Receiver line status error.  Priority=3      Read0x06   |   IT_TYPE_VALUE_6Rx timeout.  Priority=2      Read0x08   |   IT_TYPE_VALUE_8Xoff/Special character.  Priority=5      Read0x10   |   IT_TYPE_VALUE_10CTS, RTS, DSR change state from active (low) to inactive (high). Priority=6  " range="5 - 1" rwaccess="RO"/> 
		<bitfield id="IT_PENDING" width="1" begin="0" end="0" resetval="0x1" description="Not Defined    Read0   |   IT_PENDING_VALUE_0An interrupt is pending      Read1   |   IT_PENDING_VALUE_1No interrupt is pending  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_LCR" acronym="UART4_LCR" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DIV_EN" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    0   |   DIV_EN_VALUE_0Normal operating condition      1   |   DIV_EN_VALUE_1Divisor latch enable. Allows to access to DLL, DLH and other registers (refer to the registers mapping)  " range="7" rwaccess="RW"/> 
		<bitfield id="BREAK_EN" width="1" begin="6" end="6" resetval="0x0" description="Break control bit.    0   |   BREAK_EN_VALUE_0Normal operating condition.      1   |   BREAK_EN_VALUE_1Forces the transmitter output to go low to alert the communication terminal  " range="6" rwaccess="RW"/> 
		<bitfield id="PARITY_TYPE2" width="1" begin="5" end="5" resetval="0x0" description="Selects the forced parity format [if LCR[3] = 1]. If LCR[5] = 1 and LCR[4] = 0, the parity bit is forced to 1 in the transmitted and received data. If LCR[5] = 1 and LCR[4] = 1, the parity bit is forced to 0 in the transmitted and received data." range="5" rwaccess="RW"/> 
		<bitfield id="PARITY_TYPE1" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    0   |   PARITY_TYPE1_VALUE_0Odd parity is generated (if LCR[3] = 1)      1   |   PARITY_TYPE1_VALUE_1Even parity is generated (if LCR[3] = 1)  " range="4" rwaccess="RW"/> 
		<bitfield id="PARITY_EN" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   PARITY_EN_VALUE_0No parity      1   |   PARITY_EN_VALUE_1A parity bit is generated during transmission and the receiver checks for received parity.  " range="3" rwaccess="RW"/> 
		<bitfield id="NB_STOP" width="1" begin="2" end="2" resetval="0x0" description="Specifies the number of stop bits:    0   |   NB_STOP_VALUE_01 stop bits (word length = 5, 6, 7, 8)      1   |   NB_STOP_VALUE_11.5 stop bits (word length = 5) in USART mode. 2 stop bits (word length = 6, 7, 8)  " range="2" rwaccess="RW"/> 
		<bitfield id="CHAR_LENGTH" width="2" begin="1" end="0" resetval="0x0" description="Specifies the word length to be transmitted or received.    0x0   |   CHAR_LENGTH_VALUE_05 bits      0x1   |   CHAR_LENGTH_VALUE_16 bits      0x2   |   CHAR_LENGTH_VALUE_27 bits      0x3   |   CHAR_LENGTH_VALUE_38 bits  " range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_XON1_ADDR1" acronym="UART4_XON1_ADDR1" offset="0x10" width="8" description="">
		<bitfield id="XON_WORD1" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit XON1 character in UART modes and ADDR1 address 1 for IrDA modes." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MCR" acronym="UART4_MCR" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Not Defined" range="7" rwaccess="RO"/> 
		<bitfield id="TCR_TLR" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    0   |   TCR_TLR_VALUE_0No action      1   |   TCR_TLR_VALUE_1Enables access to the TCR and TLR registers.  " range="6" rwaccess="RW"/> 
		<bitfield id="XON_EN" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   XON_EN_VALUE_0Disable 'XON any' function      1   |   XON_EN_VALUE_1Enable 'XON any' function  " range="5" rwaccess="RW"/> 
		<bitfield id="LOOPBACK_EN" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    0   |   LOOPBACK_EN_VALUE_0Normal operating mode      1   |   LOOPBACK_EN_VALUE_1Enable local loopback mode (internal). In this mode the MCR[3:0] signals are looped back into MSR[7:4]. The transmit output is looped back to the receive input internally  " range="4" rwaccess="RW"/> 
		<bitfield id="CD_STS_CH" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   CD_STS_CH_VALUE_0In loopback forces DCD* input high and IRQ outputs to inactive state.      1   |   CD_STS_CH_VALUE_1In loopback forces DCD* input low and IRQ outputs to inactive state.  " range="3" rwaccess="RW"/> 
		<bitfield id="RI_STS_CH" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    0   |   RI_STS_CH_VALUE_0In loopback forces RI* input high.      1   |   RI_STS_CH_VALUE_1In loopback forces RI* input low.  " range="2" rwaccess="RW"/> 
		<bitfield id="RTS" width="1" begin="1" end="1" resetval="0x0" description="In loop back controls MSR[4].If auto-RTS is enabled the RTS* output is controlled by hardware flow control.    0   |   RTS_VALUE_0Force RTS* output to inactive (high).      1   |   RTS_VALUE_1Force RTS* output to active (low).  " range="1" rwaccess="RW"/> 
		<bitfield id="DTR" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    0   |   DTR_VALUE_0Force DTR* output to inactive (high).      1   |   DTR_VALUE_1Force DTR* output to active (low).  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_XON2_ADDR2" acronym="UART4_XON2_ADDR2" offset="0x14" width="8" description="">
		<bitfield id="XON_WORD2" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit XON2 character in UART modes and ADDR2 address 2 for IrDA modes." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_LSR_CIR" acronym="UART4_LSR_CIR" offset="0x14" width="8" description="">
		<bitfield id="THR_EMPTY" width="1" begin="7" end="7" resetval="0x1" description="Not Defined    Read0   |   THR_EMPTY_VALUE_0Transmit holding register (TX FIFO) is not empty      Read1   |   THR_EMPTY_VALUE_1Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed  " range="7" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Not Defined" range="6" rwaccess="RO"/> 
		<bitfield id="RX_STOP" width="1" begin="5" end="5" resetval="0x0" description="The RX_STOP is generated based on the value set in the BOF Length register (EBLR). It is cleared on a single read of the LSR register    Read0   |   RX_STOP_VALUE_0Reception is on going or waiting for a new frame      Read1   |   RX_STOP_VALUE_1Reception is completed  " range="5" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_E" width="1" begin="0" end="0" resetval="0x1" description="Not Defined    Read0   |   RX_FIFO_E_VALUE_0No data in the receive FIFO      Read1   |   RX_FIFO_E_VALUE_1At least one data character in the RX FIFO  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_LSR_IRDA" acronym="UART4_LSR_IRDA" offset="0x14" width="8" description="">
		<bitfield id="THR_EMPTY" width="1" begin="7" end="7" resetval="0x1" description="Not Defined    Read0   |   THR_EMPTY_VALUE_0Transmit holding register (TX FIFO) is not empty      Read1   |   THR_EMPTY_VALUE_1Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed  " range="7" rwaccess="RO"/> 
		<bitfield id="STS_FIFO_FULL" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    Read0   |   STS_FIFO_FULL_VALUE_0Status FIFO not full      Read1   |   STS_FIFO_FULL_VALUE_1Status FIFO full  " range="6" rwaccess="RO"/> 
		<bitfield id="RX_LAST_BYTE" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    Read0   |   RX_LAST_BYTE_VALUE_0The RX FIFO (RHR) does not contain the last byte of the frame to be read      Read1   |   RX_LAST_BYTE_VALUE_1The RX FIFO (RHR) contains the last byte of the frame to be read.This bit is only set when the last byte of a frame is available to be read. It is used to determine the frame boundary. It is cleared on a single read of the LSR register  " range="5" rwaccess="RO"/> 
		<bitfield id="FRAME_TOO_LONG" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    Read0   |   FRAME_TOO_LONG_VALUE_0No frame-too-long error in frame      Read1   |   FRAME_TOO_LONG_VALUE_1Frame-too-long error in the frame at the top of the STATUS FIFO, [next character to be read]. This bit is set to 1 when a frame exceeding the maximum length (set by RXFLH and RXFLL registers) has been received. When this error is detected, current frame reception is terminated. Reception is stopped until the next START flag is detected  " range="4" rwaccess="RO"/> 
		<bitfield id="ABORT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    Read0   |   ABORT_VALUE_0No abort pattern error in frame      Read1   |   ABORT_VALUE_1Abort pattern is received. SIR , MIR: Abort pattern. FIR: Illegal symbol  " range="3" rwaccess="RO"/> 
		<bitfield id="CRC" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Read0   |   CRC_VALUE_0No CRC error in frame      Read1   |   CRC_VALUE_1CRC error in the frame at the top of the STATUS FIFO (next character to be read)  " range="2" rwaccess="RO"/> 
		<bitfield id="STS_FIFO_E" width="1" begin="1" end="1" resetval="0x1" description="Not Defined    Read0   |   STS_FIFO_E_VALUE_0Status FIFO not empty      Read1   |   STS_FIFO_E_VALUE_1Status FIFO empty  " range="1" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_E" width="1" begin="0" end="0" resetval="0x1" description="Not Defined    Read0   |   RX_FIFO_E_VALUE_0No data in the receive FIFO      Read1   |   RX_FIFO_E_VALUE_1At least one data character in the RX FIFO  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_LSR_UART" acronym="UART4_LSR_UART" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_STS" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    Read0   |   RX_FIFO_STS_VALUE_0Normal operation      Read1   |   RX_FIFO_STS_VALUE_1At least one parity error, framing error or break indication in the RX FIFO. Bit 7 is cleared when no more errors are present in the RX FIFO.  " range="7" rwaccess="RO"/> 
		<bitfield id="TX_SR_E" width="1" begin="6" end="6" resetval="0x1" description="Not Defined    Read0   |   TX_SR_E_VALUE_0Transmitter hold (TX FIFO) and shift registers are not empty.      Read1   |   TX_SR_E_VALUE_1Transmitter hold (TX FIFO) and shift registers are empty  " range="6" rwaccess="RO"/> 
		<bitfield id="TX_FIFO_E" width="1" begin="5" end="5" resetval="0x1" description="Not Defined    Read0   |   TX_FIFO_E_VALUE_0Transmit hold register (TX FIFO) is not empty      Read1   |   TX_FIFO_E_VALUE_1Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed.  " range="5" rwaccess="RO"/> 
		<bitfield id="RX_BI" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    Read0   |   RX_BI_VALUE_0No break condition      Read1   |   RX_BI_VALUE_1A break was detected while the data being read from the RX FIFO was being received. (i.e. RX input was low for one character + 1 bit time frame).  " range="4" rwaccess="RO"/> 
		<bitfield id="RX_FE" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    Read0   |   RX_FE_VALUE_0No framing error in data being read from RX FIFO.      Read1   |   RX_FE_VALUE_1Framing error occurred in data being read from RX FIFO.(received data did not have a valid stop bit)  " range="3" rwaccess="RO"/> 
		<bitfield id="RX_PE" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Read0   |   RX_PE_VALUE_0No parity error in data being read from RX FIFO.      Read1   |   RX_PE_VALUE_1Parity error in data being read from RX FIFO  " range="2" rwaccess="RO"/> 
		<bitfield id="RX_OE" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read0   |   RX_OE_VALUE_0No overrun error      Read1   |   RX_OE_VALUE_1Overrun error has occurred. Set when the character held in the receive shift register is not transferred to the RX FIFO. This case can occurs only when receive FIFO is full.  " range="1" rwaccess="RO"/> 
		<bitfield id="RX_FIFO_E" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Read0   |   RX_FIFO_E_VALUE_0No data in the receive FIFO      Read1   |   RX_FIFO_E_VALUE_1At least one data character in the RX FIFO  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_TCR" acronym="UART4_TCR" offset="0x18" width="8" description="">
		<bitfield id="RX_FIFO_TRIG_START" width="4" begin="7" end="4" resetval="0x0" description="RX FIFO trigger level to RESTORE transmission (0 - 60)" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="RX_FIFO_TRIG_HALT" width="4" begin="3" end="0" resetval="0x15" description="RX FIFO trigger level to HALT transmission (0 - 60)" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_XOFF1" acronym="UART4_XOFF1" offset="0x18" width="8" description="">
		<bitfield id="XOFF_WORD1" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit XOFF1 character in used in UART modes." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MSR" acronym="UART4_MSR" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="NCD_STS" width="1" begin="7" end="7" resetval="0x0" description="This bit is the complement of the DCD* input. In loop-back mode it is equivalent to MCR[3]" range="7" rwaccess="RO"/> 
		<bitfield id="NRI_STS" width="1" begin="6" end="6" resetval="0x0" description="This bit is the complement of the RI* input. In loop-back mode it is equivalent to MCR[2]" range="6" rwaccess="RO"/> 
		<bitfield id="NDSR_STS" width="1" begin="5" end="5" resetval="0x0" description="This bit is the complement of the DSR* input. In loop-back mode, it is equivalent to MCR[0]" range="5" rwaccess="RO"/> 
		<bitfield id="NCTS_STS" width="1" begin="4" end="4" resetval="0x0" description="This bit is the complement of the CTS* input. In loop-back mode it is equivalent to MCR[1]" range="4" rwaccess="RO"/> 
		<bitfield id="DCD_STS" width="1" begin="3" end="3" resetval="0x0" description="Indicates that DCD* input [or MCR[3] in loop back] has changed. Cleared on a read." range="3" rwaccess="RO"/> 
		<bitfield id="RI_STS" width="1" begin="2" end="2" resetval="0x0" description="Indicates that RI* input [or MCR[2] in loop back] has changed state from low to high. Cleared on a read." range="2" rwaccess="RO"/> 
		<bitfield id="DSR_STS" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read1   |   DSR_STS_VALUE_1Indicates that DSR* input (or MCR[0] in loop back) has changed state. Cleared on a read  " range="1" rwaccess="RO"/> 
		<bitfield id="CTS_STS" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Read1   |   CTS_STS_VALUE_1Indicates that CTS* input (or MCR[1] in loop back) has changed state. Cleared on a read.  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_TLR" acronym="UART4_TLR" offset="0x1C" width="8" description="">
		<bitfield id="RX_FIFO_TRIG_DMA" width="4" begin="7" end="4" resetval="0x0" description="Receive FIFO trigger level" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="TX_FIFO_TRIG_DMA" width="4" begin="3" end="0" resetval="0x0" description="Transmit FIFO trigger level" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_XOFF2" acronym="UART4_XOFF2" offset="0x1C" width="8" description="">
		<bitfield id="XOFF_WORD2" width="8" begin="7" end="0" resetval="0x0" description="Used to store the 8-bit XOFF2 character in used in UART modes." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_SPR" acronym="UART4_SPR" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="SPR_WORD" width="8" begin="7" end="0" resetval="0x0" description="Scratchpad register" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MDR1" acronym="UART4_MDR1" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="FRAME_END_MODE" width="1" begin="7" end="7" resetval="0x0" description="IrDA mode only.    0   |   FRAME_END_MODE_VALUE_0Frame-length method      1   |   FRAME_END_MODE_VALUE_1Set EOT bit method  " range="7" rwaccess="RW"/> 
		<bitfield id="SIP_MODE" width="1" begin="6" end="6" resetval="0x0" description="MIR/FIR modes only.    0   |   SIP_MODE_VALUE_0Manual SIP mode: SIP is generated with the control of ACREG[3]      1   |   SIP_MODE_VALUE_1Automatic SIP mode: SIP is generated after each transmission.  " range="6" rwaccess="RW"/> 
		<bitfield id="SCT" width="1" begin="5" end="5" resetval="0x0" description="Store and control the transmission    0   |   SCT_VALUE_0Starts the Infrared transmission as soon as a value is written to THR      1   |   SCT_VALUE_1Starts the Infrared transmission with the control of ACREG[2]. Note: before starting any transmission, there must be no reception on going.  " range="5" rwaccess="RW"/> 
		<bitfield id="SET_TXIR" width="1" begin="4" end="4" resetval="0x0" description="Used to configure the infrared transceiver.    0   |   SET_TXIR_VALUE_0No action if MDR2[7]=0. TXIR pin output is forced low if MDR2[7]=1      1   |   SET_TXIR_VALUE_1TXIR pin output is forced high (not dependant of MDR2[7] value).  " range="4" rwaccess="RW"/> 
		<bitfield id="IR_SLEEP" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   IR_SLEEP_VALUE_0IrDA/CIR sleep mode disabled      1   |   IR_SLEEP_VALUE_1IrDA/CIR sleep mode enabled  " range="3" rwaccess="RW"/> 
		<bitfield id="MODE_SELECT" width="3" begin="2" end="0" resetval="0x7" description="Not Defined    0x0   |   MODE_SELECT_VALUE_0UART 16x mode      0x1   |   MODE_SELECT_VALUE_1SIR mode      0x2   |   MODE_SELECT_VALUE_2UART 16x auto-baud      0x3   |   MODE_SELECT_VALUE_3UART 13x mode      0x4   |   MODE_SELECT_VALUE_4MIR mode      0x5   |   MODE_SELECT_VALUE_5FIR mode      0x6   |   MODE_SELECT_VALUE_6CIR mode      0x7   |   MODE_SELECT_VALUE_7Disable (default state)  " range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MDR2" acronym="UART4_MDR2" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="SET_TXIR_ALT" width="1" begin="7" end="7" resetval="0x0" description="Provide alternate functionnality for MDR1[4] [SET_TXIR]    0   |   SET_TXIR_ALT_VALUE_0Normal mode      1   |   SET_TXIR_ALT_VALUE_1Alternate mode for SET_TXIR  " range="7" rwaccess="RW"/> 
		<bitfield id="IRRXINVERT" width="1" begin="6" end="6" resetval="0x0" description="Only for IR mode [IRDA &#38; CIR]Invert RX pin inside the module before the voting or sampling system logic of the infra red block. This will not affect the RX path in UART Modem modes.    0   |   IRRXINVERT_VALUE_0inversion is performed      1   |   IRRXINVERT_VALUE_1No inversion is performed  " range="6" rwaccess="RW"/> 
		<bitfield id="CIR_PULSE_MODE" width="2" begin="5" end="4" resetval="0x0" description="CIR Pulse modulation definition. It defines high level of the pulse width associated with a digit:    0x0   |   CIR_PULSE_MODE_VALUE_0Pulse width of 3 from 12 cycles      0x1   |   CIR_PULSE_MODE_VALUE_1Pulse width of 4 from 12 cycles      0x2   |   CIR_PULSE_MODE_VALUE_2Pulse width of 5 from 12 cycles      0x3   |   CIR_PULSE_MODE_VALUE_3Pulse width of 6 from 12 cycles  " range="5 - 4" rwaccess="RW"/> 
		<bitfield id="UART_PULSE" width="1" begin="3" end="3" resetval="0x0" description="UART mode only. Used to allow pulse shaping in UART mode.    0   |   UART_PULSE_VALUE_0normal UART mode      1   |   UART_PULSE_VALUE_1UART mode with a pulse shaping  " range="3" rwaccess="RW"/> 
		<bitfield id="STS_FIFO_TRIG" width="2" begin="2" end="1" resetval="0x0" description="Only for IR-IRDA mode.Frame Status FIFO Threshold select:    0x0   |   STS_FIFO_TRIG_VALUE_01 entry      0x1   |   STS_FIFO_TRIG_VALUE_14 entries      0x2   |   STS_FIFO_TRIG_VALUE_27 entries      0x3   |   STS_FIFO_TRIG_VALUE_38 entries  " range="2 - 1" rwaccess="RW"/> 
		<bitfield id="IRTX_UNDERRUN" width="1" begin="0" end="0" resetval="0x0" description="IRDA Transmission status interrupt.When the IIR[5] interrupt occurs, the meaning of the interrupt is :    Read0   |   IRTX_UNDERRUN_VALUE_0the last bit of the frame has been transmitted successfully without error.      Read1   |   IRTX_UNDERRUN_VALUE_1an underrun has occurred. The last bit of the frame has been transmitted but with an underrun error present. The bit is reset to '0' when the RESUME register is read.  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_TXFLL" acronym="UART4_TXFLL" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="TXFLL" width="8" begin="7" end="0" resetval="0x0" description="LSB register used to specify the frame length" range="7 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_SFLSR" acronym="UART4_SFLSR" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED5" width="3" begin="7" end="5" resetval="0x0" description="Not Defined" range="7 - 5" rwaccess="RO"/> 
		<bitfield id="OE_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    Read1   |   OE_ERROR_VALUE_1Overrun error in RX FIFO when frame at top of RX FIFO was received.  " range="4" rwaccess="RO"/> 
		<bitfield id="FRAME_TOO_LONG_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    Read1   |   FRAME_TOO_LONG_ERROR_VALUE_1Frame-length too long error in frame at top of RX FIFO.  " range="3" rwaccess="RO"/> 
		<bitfield id="ABORT_DETECT" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    Read1   |   ABORT_DETECT_VALUE_1Abort pattern detected in frame at top of RX FIFO  " range="2" rwaccess="RO"/> 
		<bitfield id="CRC_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read1   |   CRC_ERROR_VALUE_1CRC error in frame at top of RX FIFO. top of RX FIFO = Next frame to be read from RX FIFO  " range="1" rwaccess="RO"/> 
		<bitfield id="RESERVED0" width="1" begin="0" end="0" resetval="0x0" description="Not Defined" range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_TXFLH" acronym="UART4_TXFLH" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Not Defined" range="7 - 5" rwaccess="RO"/> 
		<bitfield id="TXFLH" width="5" begin="4" end="0" resetval="0x0" description="MSB register used to specify the frame length" range="4 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_RESUME" acronym="UART4_RESUME" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESUME" width="8" begin="7" end="0" resetval="0x0" description="Dummy read to restart the TX or RX" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_RXFLL" acronym="UART4_RXFLL" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RXFLL" width="8" begin="7" end="0" resetval="0x0" description="LSB register used to specify the frame length in reception" range="7 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_SFREGL" acronym="UART4_SFREGL" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="SFREGL" width="8" begin="7" end="0" resetval="0x0" description="LSB part of the frame length" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_RXFLH" acronym="UART4_RXFLH" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Not Defined" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="RXFLH" width="4" begin="3" end="0" resetval="0x0" description="MSB register used to specify the frame length in reception" range="3 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_SFREGH" acronym="UART4_SFREGH" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Not Defined" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="SFREGH" width="4" begin="3" end="0" resetval="0x0" description="MSB part of the frame length" range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_UASR" acronym="UART4_UASR" offset="0x38" width="8" description="">
		<bitfield id="PARITY_TYPE" width="2" begin="7" end="6" resetval="0x0" description="00 => No Parity identified. 01 => Parity space. 10 => Even Parity. 11 => Odd Parity" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="BIT_BY_CHAR" width="1" begin="5" end="5" resetval="0x0" description="0 => 7 bits character identified. 1 => 8 bits character identified" range="5" rwaccess="RO"/> 
		<bitfield id="SPEED" width="5" begin="4" end="0" resetval="0x0" description="Used to report the speed identified. 00000 => No speed identified. 00001 => 115200 bauds. 00010 => 57600 bauds. 00011 => 38400 bauds. 00100 => 28800 bauds. 00101 => 19200 bauds. 00110 => 14400 bauds. 00111 => 9600 bauds. 01000 => 4800 bauds. 01001 => 2400 bauds. 01010 => 1200 bauds" range="4 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_BLR" acronym="UART4_BLR" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="STS_FIFO_RESET" width="1" begin="7" end="7" resetval="0x0" description="Status FIFO reset. This bit is self-clearing" range="7" rwaccess="RW"/> 
		<bitfield id="XBOF_TYPE" width="1" begin="6" end="6" resetval="0x1" description="SIR xBOF select.    0   |   XBOF_TYPE_VALUE_00xFF      1   |   XBOF_TYPE_VALUE_10xC0  " range="6" rwaccess="RW"/> 
		<bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_ACREG" acronym="UART4_ACREG" offset="0x3C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="PULSE_TYPE" width="1" begin="7" end="7" resetval="0x0" description="SIR pulse width select:    0   |   PULSE_TYPE_VALUE_03/16 of baud-rate pulse width      1   |   PULSE_TYPE_VALUE_11.6us  " range="7" rwaccess="RW"/> 
		<bitfield id="SD_MOD" width="1" begin="6" end="6" resetval="0x0" description="Primary output used to configure transceivers. Connected to the SD/MODE input pin of IrDA transceivers.    0   |   SD_MOD_VALUE_0SD pin is set to high      1   |   SD_MOD_VALUE_1SD pin is set to low  " range="6" rwaccess="RW"/> 
		<bitfield id="DIS_IR_RX" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   DIS_IR_RX_VALUE_0Normal operation (RX input automatically disabled during transmit but enabled outside of transmit operation).      1   |   DIS_IR_RX_VALUE_1Disables RX input (permanent state - independent of transmit).  " range="5" rwaccess="RW"/> 
		<bitfield id="DIS_TX_UNDERRUN" width="1" begin="4" end="4" resetval="0x0" description="It is recommended to disable TX FIFO underrun capability by masking corresponding underrun interrupt. When disabling underrun by setting ACREG[4]=1, garbage data is sent over TX line.    0   |   DIS_TX_UNDERRUN_VALUE_0Long stop bits cannot be transmitted, TX underrun is enabled      1   |   DIS_TX_UNDERRUN_VALUE_1Long stop bits can be transmitted, TX underrun is disabled  " range="4" rwaccess="RW"/> 
		<bitfield id="SEND_SIP" width="1" begin="3" end="3" resetval="0x0" description="MIR/FIR Modes only.Send Serial Infrared Interaction Pulse [SIP]If this bit is set during a MIR/FIR transmission, the SIP will be send at the end of it.This bit automatically gets cleared at the end of the SIP transmission.    0   |   SEND_SIP_VALUE_0No action      1   |   SEND_SIP_VALUE_1Send SIP pulse.  " range="3" rwaccess="RW"/> 
		<bitfield id="SCTX_EN" width="1" begin="2" end="2" resetval="0x0" description="Store and controlled TX start. When MDR1[5] = 1 and the LH writes 1 to this bit the TX state machine starts frame transmission. This bit is self-clearing." range="2" rwaccess="RW"/> 
		<bitfield id="ABORT_EN" width="1" begin="1" end="1" resetval="0x0" description="Frame Abort. The LH can intentionally abort transmission of a frame by writing 1 to this bit. Neither the end flag nor the CRC bits are appended to the frame.   If transmit FIFO is not empty and MDR1[5]=1, UART IrDA will start a new transfer with data of previous frame as soon as abort frame has been sent. Therefore, TX FIFO must be reset before sending an abort frame." range="1" rwaccess="RW"/> 
		<bitfield id="EOT_EN" width="1" begin="0" end="0" resetval="0x0" description="EOT [end of transmission] bit. The LH writes 1 to this bit just before it writes the last byte to the TX FIFO in set-EOT bit frame closing method. This bit automatically gets cleared when the LH writes to the THR [TX FIFO]." range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_SCR" acronym="UART4_SCR" offset="0x40" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RX_TRIG_GRANU1" width="1" begin="7" end="7" resetval="0x0" description="Not Defined    0   |   RX_TRIG_GRANU1_VALUE_0DISABLES THE GRANULARITY OF 1 FOR TRIGGER RX LEVEL.      1   |   RX_TRIG_GRANU1_VALUE_1ENABLES THE GRANULARITY OF 1 FOR TRIGGER RX LEVEL.  " range="7" rwaccess="RW"/> 
		<bitfield id="TX_TRIG_GRANU1" width="1" begin="6" end="6" resetval="0x0" description="Not Defined    0   |   TX_TRIG_GRANU1_VALUE_0DISABLES THE GRANULARITY OF 1 FOR TRIGGER TX LEVEL.      1   |   TX_TRIG_GRANU1_VALUE_1Enables the granularity of 1 for trigger TX level.  " range="6" rwaccess="RW"/> 
		<bitfield id="DSR_IT" width="1" begin="5" end="5" resetval="0x0" description="Not Defined    0   |   DSR_IT_VALUE_0DISABLES DSR* INTERRUPT.      1   |   DSR_IT_VALUE_1ENABLES DSR* INTERRUPT.  " range="5" rwaccess="RW"/> 
		<bitfield id="RX_CTS_DSR_WAKE_UP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Not Defined    0   |   RX_CTS_DSR_WAKE_UP_ENABLE_VALUE_0DISABLES THE WAKE UP INTERRUPT AND CLEARS SSR[1].      1   |   RX_CTS_DSR_WAKE_UP_ENABLE_VALUE_1Waits for a falling edge of pins RX, CTS* or DSR* to generate an interrupt  " range="4" rwaccess="RW"/> 
		<bitfield id="TX_EMPTY_CTL_IT" width="1" begin="3" end="3" resetval="0x0" description="Not Defined    0   |   TX_EMPTY_CTL_IT_VALUE_0Normal mode for THR interrupt (See UART mode interrupts table).      1   |   TX_EMPTY_CTL_IT_VALUE_1THE THR INTERRUPT IS GENERATED WHEN TX FIFO AND TX SHIFT REGISTER ARE EMPTY.  " range="3" rwaccess="RW"/> 
		<bitfield id="DMA_MODE_2" width="2" begin="2" end="1" resetval="0x0" description="Used to specify the DMA mode valid if SCR[0] = 1    0x0   |   DMA_MODE_2_VALUE_0DMA mode 0 (no DMA)      0x1   |   DMA_MODE_2_VALUE_1DMA mode 1 (UART_nDMA_REQ[0] in TX, UART_nDMA_REQ[1] in RX)      0x2   |   DMA_MODE_2_VALUE_2DMA mode 2 (UART_nDMA_REQ[0] in RX)      0x3   |   DMA_MODE_2_VALUE_3DMA mode 3 (UART_nDMA_REQ[0] in TX)  " range="2 - 1" rwaccess="RW"/> 
		<bitfield id="DMA_MODE_CTL" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    0   |   DMA_MODE_CTL_VALUE_0The DMA_MODE is set with FCR[3]      1   |   DMA_MODE_CTL_VALUE_1The DMA_MODE is set with SCR[2:1]  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_SSR" acronym="UART4_SSR" offset="0x44" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Not Defined" range="7 - 3" rwaccess="RO"/> 
		<bitfield id="DMA_COUNTER_RST" width="1" begin="2" end="2" resetval="0x1" description="Not Defined    0   |   DMA_COUNTER_RST_VALUE_0The DMA counter will not be reset if the corresponding FIFO is reset (via FCR[1] or FCR[2])      1   |   DMA_COUNTER_RST_VALUE_1The DMA counter will be reset if corresponding FIFO is reset (via FCR[1] or FCR[2])  " range="2" rwaccess="RW"/> 
		<bitfield id="RX_CTS_DSR_WAKE_UP_STS" width="1" begin="1" end="1" resetval="0x0" description="Not Defined    Read0   |   RX_CTS_DSR_WAKE_UP_STS_VALUE_0No falling edge event on RX, CTS* and DSR*      Read1   |   RX_CTS_DSR_WAKE_UP_STS_VALUE_1A falling edge occurred on RX, CTS* or DSR*  " range="1" rwaccess="RO"/> 
		<bitfield id="TX_FIFO_FULL" width="1" begin="0" end="0" resetval="0x0" description="Not Defined    Read0   |   TX_FIFO_FULL_VALUE_0TX FIFO is not full      Read1   |   TX_FIFO_FULL_VALUE_1TX FIFO is full.  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_EBLR" acronym="UART4_EBLR" offset="0x48" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="EBLR" width="8" begin="7" end="0" resetval="0x0" description="IR-IRDA mode: This register allows to define up to 176 xBOFs, the maximum required by IrDA specification.IR-CIR mode: This register specifies the number of consecutive zeros to be received before generating the RX_STOP interrupt [IIR[2]].0x00: feature disabled.0x01: generate RX_STOP interrupt after receiving one zero bit....0xFF: generate RX_STOP interrupt after receiving 255 zero bits." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MVR" acronym="UART4_MVR" offset="0x50" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme revision number of module" range="31 - 30" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Not Defined" range="29 - 28" rwaccess="RO"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1858" description="Function revision number of module" range="27 - 16" rwaccess="RO"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x8" description="Rtl revision number of module" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x6" description="Major revision number of the module." range="10 - 8" rwaccess="RO"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number of the module." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x3" description="Minor revision number of the module." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_SYSC" acronym="UART4_SYSC" offset="0x54" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Not Defined" range="7 - 5" rwaccess="RO"/> 
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="POWER MANAGEMENT REQ/ACK CONTROLREF: OCP DESIGN GUIDELINES VERSION 1.1    0x0   |   IDLEMODE_VALUE_0Force idle. An idle request is acknowledged unconditionally      0x1   |   IDLEMODE_VALUE_1No-idle. An idle request is never acknowledged.      0x2   |   IDLEMODE_VALUE_2Smart idle. Acknowledgement to an idle request is given based in the internal activity of the module.      0x3   |   IDLEMODE_VALUE_3reserved  " range="4 - 3" rwaccess="RW"/> 
		<bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="WAKE UP FEATURE CONTROL    0   |   ENAWAKEUP_VALUE_0Wake up is disabled      1   |   ENAWAKEUP_VALUE_1Wake up capability is enabled  " range="2" rwaccess="RW"/> 
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Set this bit to 1 to trigger a module reset. This bit is automatically reset by the hardware. During reads it always returns a 0.    Write0   |   SOFTRESET_VALUE_0Normal mode      Write1   |   SOFTRESET_VALUE_1The module is reset  " range="1" rwaccess="WO"/> 
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x0" description="Internal OCP clock gating strategy    0   |   AUTOIDLE_VALUE_0Clock is running      1   |   AUTOIDLE_VALUE_1Automatic OCP clock gating strategy is applied, based on the OCP interface activity  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_SYSS" acronym="UART4_SYSS" offset="0x58" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Not Defined" range="7 - 1" rwaccess="RO"/> 
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Internal Reset Monitoring    Read0   |   RESETDONE_VALUE_0Internal Module Reset is ongoing      Read1   |   RESETDONE_VALUE_1Reset completed  " range="0" rwaccess="RO"/>
	</register>
	<register id="UART4_WER" acronym="UART4_WER" offset="0x5C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="EVENT_7_TX_WAKEUP_EN" width="1" begin="7" end="7" resetval="0x1" description="Not Defined    0   |   EVENT_7_TX_WAKEUP_EN_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_7_TX_WAKEUP_EN_VALUE_1EVENT CAN WAKE UP THE SYSTEM: Event can be: THR_IT or TX_DMA request and/or TX_SATUS_IT  " range="7" rwaccess="RW"/> 
		<bitfield id="EVENT_6_RECEIVER_LINE_STATUS_INTERRUPT" width="1" begin="6" end="6" resetval="0x1" description="Not Defined    0   |   EVENT_6_RECEIVER_LINE_STATUS_INTERRUPT_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_6_RECEIVER_LINE_STATUS_INTERRUPT_VALUE_1Event can wake up the system  " range="6" rwaccess="RW"/> 
		<bitfield id="EVENT_5_RHR_INTERRUPT" width="1" begin="5" end="5" resetval="0x1" description="Not Defined    0   |   EVENT_5_RHR_INTERRUPT_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_5_RHR_INTERRUPT_VALUE_1Event can wake up the system  " range="5" rwaccess="RW"/> 
		<bitfield id="EVENT_4_RX_ACTIVITY" width="1" begin="4" end="4" resetval="0x1" description="Not Defined    0   |   EVENT_4_RX_ACTIVITY_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_4_RX_ACTIVITY_VALUE_1Event can wake up the system  " range="4" rwaccess="RW"/> 
		<bitfield id="EVENT_3_DCD_CD_ACTIVITY" width="1" begin="3" end="3" resetval="0x1" description="Not Defined    0   |   EVENT_3_DCD_CD_ACTIVITY_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_3_DCD_CD_ACTIVITY_VALUE_1Event can wake up the system  " range="3" rwaccess="RW"/> 
		<bitfield id="EVENT_2_RI_ACTIVITY" width="1" begin="2" end="2" resetval="0x1" description="Not Defined    0   |   EVENT_2_RI_ACTIVITY_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_2_RI_ACTIVITY_VALUE_1Event can wake up the system  " range="2" rwaccess="RW"/> 
		<bitfield id="EVENT_1_DSR_ACTIVITY" width="1" begin="1" end="1" resetval="0x1" description="Not Defined    0   |   EVENT_1_DSR_ACTIVITY_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_1_DSR_ACTIVITY_VALUE_1Event can wake up the system  " range="1" rwaccess="RW"/> 
		<bitfield id="EVENT_0_CTS_ACTIVITY" width="1" begin="0" end="0" resetval="0x1" description="Not Defined    0   |   EVENT_0_CTS_ACTIVITY_VALUE_0Event is not allowed to wake up the system      1   |   EVENT_0_CTS_ACTIVITY_VALUE_1Event can wake up the system  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_CFPS" acronym="UART4_CFPS" offset="0x60" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="CFPS" width="8" begin="7" end="0" resetval="0x105" description="System clock frequency prescaler at [12x multiple]. Examples for CFPS values are given in the table below.Target Freq [KHz] CFPS [decimal] Actual Freq[KHz] 30   133  30.08 32.75   122  32.79 36   111  36.04 36.7   109  36.69 38*   105  38.1 40   100  40 56.8   70  57.14* configured at reset to this valueNote: CFPS = 0 is not supported." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_RXFIFO_LVL" acronym="UART4_RXFIFO_LVL" offset="0x64" width="32" description="">
		<bitfield id="RESERVED24" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RXFIFO_LVL" width="8" begin="7" end="0" resetval="0x0" description="Not Defined" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_TXFIFO_LVL" acronym="UART4_TXFIFO_LVL" offset="0x68" width="32" description="">
		<bitfield id="RESERVED24" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="TXFIFO_LVL" width="8" begin="7" end="0" resetval="0x0" description="Not Defined" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_IER2" acronym="UART4_IER2" offset="0x6C" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Not Defined" range="7 - 3" rwaccess="RO"/> 
		<bitfield id="RHR_IT_DIS" width="1" begin="2" end="2" resetval="0x0" description="Not Defined    0   |   RHR_IT_DIS_VALUE_0Enables the RHR interrupt.      1   |   RHR_IT_DIS_VALUE_1Disables the RHR interrupt.  " range="2" rwaccess="RW"/> 
		<bitfield id="EN_TXFIFO_EMPTY" width="1" begin="1" end="1" resetval="0x0" description="Enables[1]/DISABLES[00 EN_TXFIFO_EMPTY interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="EN_RXFIFO_EMPTY" width="1" begin="0" end="0" resetval="0x0" description="Enables[1]/disables[0] EN_RXFIFO_EMPTY interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_ISR2" acronym="UART4_ISR2" offset="0x70" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Not Defined" range="7 - 2" rwaccess="RO"/> 
		<bitfield id="TXFIFO_EMPTY_STS" width="1" begin="1" end="1" resetval="0x1" description="TXFIFO interrupt pending    0   |   TXFIFO_EMPTY_STS_VALUE_0TXFIFO_EMPTY interrupt not pending.      1   |   TXFIFO_EMPTY_STS_VALUE_1TXFIFO_EMPTY interrupt pending.  " range="1" rwaccess="RW"/> 
		<bitfield id="RXFIFO_EMPTY_STS" width="1" begin="0" end="0" resetval="0x1" description="RXFIFO interrupt pending    0   |   RXFIFO_EMPTY_STS_VALUE_0RXFIFO_EMPTY interrupt not pending.      1   |   RXFIFO_EMPTY_STS_VALUE_1RXFIFO_EMPTY interrupt pending.  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_FREQ_SEL" acronym="UART4_FREQ_SEL" offset="0x74" width="32" description="">
		<bitfield id="FREQ_SEL" width="8" begin="7" end="0" resetval="0x26" description="Sets the sample per bit if non default frequency is used. MDR3[1] must be set to 1 after this value is set. Must be equal or higher then 6." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_ABAUD_1ST_CHAR" acronym="UART4_ABAUD_1ST_CHAR" offset="0x78" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_BAUD_2ND_CHAR" acronym="UART4_BAUD_2ND_CHAR" offset="0x7C" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_MDR3" acronym="UART4_MDR3" offset="0x80" width="32" description="">
		<bitfield id="RESERVED2" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DIR_EN" width="1" begin="4" end="4" resetval="0x0" description="RS-485 External Transceiver Direction Enable" range="4" rwaccess="RW"/> 
		<bitfield id="DIR_POL" width="1" begin="3" end="3" resetval="0x0" description="RS-485 External Transceiver Direction Polarity. 0 => TX: RTS=0, RX: RTS=1. 1 => TX: RTS=1, RX: RTS=0" range="3" rwaccess="RW"/> 
		<bitfield id="SET_DMA_TX_THRESHOLD" width="1" begin="2" end="2" resetval="0x0" description="Enable to set different TX DMA threshold then 64-trigger [usage of new register TX_DNA_THRESHOLD]" range="2" rwaccess="RW"/> 
		<bitfield id="NONDEFAULT_FREQ" width="1" begin="1" end="1" resetval="0x0" description="Enables[1]/Disables[0] using NONDEFAULT  fclk frequencies" range="1" rwaccess="RW"/> 
		<bitfield id="DISABLE_CIR_RX_DEMOD" width="1" begin="0" end="0" resetval="0x0" description="Disables[1]/Enables[0] CIR RX demodulation    0   |   DISABLE_CIR_RX_DEMOD_VALUE_0Enables CIR RX demodulation      1   |   DISABLE_CIR_RX_DEMOD_VALUE_1Disables CIR RX demodulation  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_TX_DMA_THRESHOLD" acronym="UART4_TX_DMA_THRESHOLD" offset="0x84" width="32" description="">
		<bitfield id="TX_DMA_THRESHOLD" width="6" begin="5" end="0" resetval="0x0" description="Use to manually set the TX DMA threshold level." range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MDR4" acronym="UART4_MDR4" offset="0x88" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Not Defined" range="7" rwaccess="RO"/> 
		<bitfield id="MODE9" width="1" begin="6" end="6" resetval="0x0" description="9-bit character length. When '1', overrides character length setting in LCR" range="6" rwaccess="RW"/> 
		<bitfield id="FREQ_SEL_H" width="3" begin="5" end="3" resetval="0x0" description="Upper 3 bits of FREQ_SEL register for higher division values, as required for example for FI/Di in ISO7816 mode" range="5 - 3" rwaccess="RW"/> 
		<bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="New modes [when set, overrides MDR1 modes]    0x0   |   DISABLEDdisabled (no override)      0x1   |   RESERVEDreserved      0x2   |   SYNCH_EXTSynchronous mode with external clock      0x3   |   SYNCH_GENSynchronous mode with generated clock      0x4   |   ISO7816_0ISO 7816 mode T=0      0x5   |   ISO7816_1ISO 7816 mode T=1      0x6   |   RESERVED1reserved      0x7   |   RESERVED2reserved  " range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_EFR2" acronym="UART4_EFR2" offset="0x8C" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="BROADCAST" width="1" begin="7" end="7" resetval="0x0" description="Enables broadcast address matching in multi-drop address match mode" range="7" rwaccess="RW"/> 
		<bitfield id="TIMEOUT_BEHAVE" width="1" begin="6" end="6" resetval="0x0" description="Specifies how timeout is measured    0   |   _0timeout after at least one character has been received      1   |   _1periodic timeout even when no character has been received  " range="6" rwaccess="RW"/> 
		<bitfield id="C8" width="1" begin="5" end="5" resetval="0x0" description="Value for ISO 7816 C8 pin for software control" range="5" rwaccess="RW"/> 
		<bitfield id="C4" width="1" begin="4" end="4" resetval="0x0" description="Value for ISO 7816 C4 pin for software control" range="4" rwaccess="RW"/> 
		<bitfield id="C2" width="1" begin="3" end="3" resetval="0x0" description="Value for ISO 7816 reset pin [software controllable]" range="3" rwaccess="RW"/> 
		<bitfield id="MULTIDROP" width="1" begin="2" end="2" resetval="0x0" description="Enables parity Multi-drop mode [overrides LCR[5..3]] when '1'" range="2" rwaccess="RW"/> 
		<bitfield id="RHR_OVERRUN" width="1" begin="1" end="1" resetval="0x0" description="RHR Overrun behaviour when buffer full    0   |   DEFAULTdata in RHR is not overwritten (standard)      1   |   ATMELdata in RHR is overwritten when buffer full (and FIFO disabled)  " range="1" rwaccess="RW"/> 
		<bitfield id="ENDIAN" width="1" begin="0" end="0" resetval="0x0" description="Endianness    0   |   LOW_ENDIANLittle Endian (LSB First)      1   |   BIG_ENDIANBig Endian (MSB First)  " range="0" rwaccess="RW"/>
	</register>
	<register id="UART4_ECR" acronym="UART4_ECR" offset="0x90" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="CLEAR_TX_PE" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear parity error from the Transmitter to allow it to continue to try sending data [ISO7816 transmit only]" range="5" rwaccess="WO"/> 
		<bitfield id="TX_EN" width="1" begin="4" end="4" resetval="0x1" description="Enables/Disables the transmitter    0   |   DISABLEDTransmitter is shut down      1   |   ENABLEDTransmitter is working  " range="4" rwaccess="RW"/> 
		<bitfield id="RX_EN" width="1" begin="3" end="3" resetval="0x1" description="Enables/Disables the receiver    0   |   DISABLEDReceiver is shut down      1   |   ENABLEDReceiver is operating  " range="3" rwaccess="RW"/> 
		<bitfield id="TX_RST" width="1" begin="2" end="2" resetval="0x0" description="Writing '1' resets the transmitter" range="2" rwaccess="WO"/> 
		<bitfield id="RX_RST" width="1" begin="1" end="1" resetval="0x0" description="Writing '1' resets the receiver" range="1" rwaccess="WO"/> 
		<bitfield id="A_MULTIDROP" width="1" begin="0" end="0" resetval="0x0" description="In multi-drop mode, when written with the value '1' causes the next byte written into THR to be transmitted with the parity bit set, signaling an address" range="0" rwaccess="WO"/>
	</register>
	<register id="UART4_TIMEGUARD" acronym="UART4_TIMEGUARD" offset="0x94" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="TIMEGUARD" width="8" begin="7" end="0" resetval="0x0" description="Specifies the amount of idle baud clocks [transmitter bit period] to  insert between  transmitted bytes, useful when comunicating with slower devices" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_TIMEOUTL" acronym="UART4_TIMEOUTL" offset="0x98" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="TIMEOUT_L" width="8" begin="7" end="0" resetval="0x0" description="Custom timeout period in baud clocks, to override the internal value, when different from 0. [Lower byte of the 16 bit value]" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_TIMEOUTH" acronym="UART4_TIMEOUTH" offset="0x9C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="TIMEOUT_H" width="8" begin="7" end="0" resetval="0x0" description="Custom timeout period in baud clocks, to override the internal value, when different from 0. [Higher byte of the 16 bit value]" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_SCCR" acronym="UART4_SCCR" offset="0xA0" width="32" description="">
		<bitfield id="RESERVED1" width="24" begin="31" end="8" resetval="0x0" description="Not Defined" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DSNACK" width="1" begin="7" end="7" resetval="0x0" description="Applies Max_Iteration to receiver aswell - when maximum number of NACKs  have been returned, the receiver will accept the data regardless of error. The data will be loaded into the receiver FIFO and PE will be set when reading it." range="7" rwaccess="RW"/> 
		<bitfield id="INACK" width="1" begin="6" end="6" resetval="0x0" description="Inhibit NACK when receiving, even if an error is received. The data will be loaded into the receiver FIFO and PE will be set when reading it." range="6" rwaccess="RW"/> 
		<bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="Not Defined" range="5 - 3" rwaccess="RO"/> 
		<bitfield id="MAX_ITERATION" width="3" begin="2" end="0" resetval="0x7" description="Number of times to repeat transmitted character, if the receiver did not acknowledge. If not acknowledged after the max value is reached, the USART transmitter will set parity error, stop and not continue until it is cleared." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_ETHR" acronym="UART4_ETHR" offset="0xA4" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Not Defined" range="31 - 9" rwaccess="RO"/> 
		<bitfield id="ETHR" width="9" begin="8" end="0" resetval="0x0" description="Extended Transmit Holding Register - allows writing the full 9bit RHR" range="8 - 0" rwaccess="WO"/>
	</register>
	<register id="UART4_ERHR" acronym="UART4_ERHR" offset="0xA4" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Not Defined" range="31 - 9" rwaccess="RO"/> 
		<bitfield id="ERHR" width="9" begin="8" end="0" resetval="0x0" description="Extended Receive Holding Register - allows accessing the full 9bit RHR" range="8 - 0" rwaccess="RO"/>
	</register>
	<register id="UART4_MAR" acronym="UART4_MAR" offset="0xA8" width="8" description="">
		<bitfield id="ADDRESS" width="8" begin="7" end="0" resetval="0x0" description="Multidrop match address value" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MMR" acronym="UART4_MMR" offset="0xAC" width="8" description="">
		<bitfield id="MASK" width="8" begin="7" end="0" resetval="0x0" description="Address match masking value ? writing a 0 to a bit means that the corresponding address bit will be ignored in matching" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="UART4_MBR" acronym="UART4_MBR" offset="0xB0" width="8" description="">
		<bitfield id="BROADCAST_ADDRESS" width="8" begin="7" end="0" resetval="0x0" description="Broadcast address for address matching" range="7 - 0" rwaccess="RW"/>
	</register>
</module>