# RAM_Class_Based_environment

A SystemVerilog Class-Based Testing Environment to test a Parametrized Memory Design

- RAM:
![Picture1](https://github.com/user-attachments/assets/27f6aecc-dd61-46b3-a618-2cf96c386dc8)


