# ğŸš¦ Traffic Light Controller Systems 

## ğŸ“Œ Project Overview  

The **Traffic Light Controller** is a **hardware-based system** designed using **Hardware Description Languages (HDL)** to manage traffic flow efficiently. This project ensures **optimized vehicle movement, pedestrian safety, and minimal congestion** by implementing a **finite state machine (FSM)**.  

The system is implemented using **Verilog/VHDL** and tested using simulation tools such as **ModelSim/Xilinx ISim**.  

---

## ğŸ“‹ Table of Contents  

- [Project Overview](#-project-overview)  
- [Features](#-features)  
- [System Design](#-system-design)  
- [Implementation](#-implementation)  
- [Testing](#-testing)  
- [Results](#-results)  
- [Analysis](#-analysis)  
- [Future Enhancements](#-future-enhancements)  
- [License](#-license)  
- [Contribution](#-contribution)  
- [Contact](#-contact)  

---

## ğŸ› ï¸ Features  

âœ” **Time-based signal transitions** for optimized traffic flow.  
âœ” **FSM-based design** for better state management.  
âœ” **Clock divider** for timing regulation.  
âœ” **Synchronized pedestrian crossing signals**.  
âœ” **Simulation-based testing** to verify system accuracy.  
âœ” **Scalable architecture** for multiple intersections.  

---

## ğŸ—ï¸ System Design  

### **1ï¸âƒ£ State Diagram**  

The traffic light follows a **finite state machine (FSM)** approach:  

- **State 0:** ğŸš¦ **Main Road: Red | Side Road: Green**  
- **State 1:** ğŸš¦ **Main Road: Green | Side Road: Red**  
- **State 2:** ğŸš¦ **Both Roads: Yellow (Transition)**  

Each state has a **fixed duration**, managed by a **clock divider**.  

---

### **2ï¸âƒ£ Hardware Implementation**  

The design consists of the following **HDL modules**:  

- **Clock Divider:** Generates a slower clock signal for timing control.  
- **State Machine:** Controls the transitions between **RED, GREEN, and YELLOW** states.  
- **Output Logic:** Activates the appropriate **LED signals** based on the FSM state.  

---

## ğŸ“ Implementation  

### **1ï¸âƒ£ Project Structure**

ğŸ“‚ Traffic_Light_Controller â”‚â”€â”€ ğŸ“œ README.md                # Project documentation â”‚â”€â”€ ğŸ“‚ src                      # Source files â”‚   â”œâ”€â”€ traffic_light.v         # Main HDL module â”‚   â”œâ”€â”€ state_machine.v         # FSM implementation â”‚   â”œâ”€â”€ clock_divider.v         # Clock divider for signal timing â”‚â”€â”€ ğŸ“‚ testbench                # Testbench files â”‚   â”œâ”€â”€ traffic_light_tb.v      # Testbench for verification â”‚â”€â”€ ğŸ“‚ results                   # Simulation results â”‚   â”œâ”€â”€ waveform.png            # Output waveforms â”‚â”€â”€ ğŸ“œ LICENSE                   # License file (optional) â”‚â”€â”€ ğŸ“œ report.pdf                # Project report (optional)

---

### **2ï¸âƒ£ HDL Code - Traffic Light Controller (Verilog)**  

```verilog
module traffic_light(
    input clk, rst,
    output reg [2:0] main_signal,  // {Red, Yellow, Green}
    output reg [2:0] sec_signal    // {Red, Yellow, Green}
);
    reg [1:0] state; // 0: Red, 1: Green, 2: Yellow

    always @(posedge clk or posedge rst) begin
        if (rst) 
            state <= 0;
        else 
            case (state)
                0: state <= 1; // Red â†’ Green
                1: state <= 2; // Green â†’ Yellow
                2: state <= 0; // Yellow â†’ Red
            endcase
    end

    always @(*) begin
        case (state)
            0: begin main_signal = 3'b100; sec_signal = 3'b001; end  // Main Red, Sec Green
            1: begin main_signal = 3'b001; sec_signal = 3'b100; end  // Main Green, Sec Red
            2: begin main_signal = 3'b010; sec_signal = 3'b010; end  // Both Yellow
        endcase
    end
endmodule


---

âœ… Testing

1ï¸âƒ£ Testbench Code (Verilog)

module traffic_light_tb();
    reg clk, rst;
    wire [2:0] main_signal, sec_signal;

    // Instantiate Traffic Light Controller
    traffic_light uut (.clk(clk), .rst(rst), .main_signal(main_signal), .sec_signal(sec_signal));

    initial begin
        $dumpfile("traffic_light.vcd");
        $dumpvars(0, traffic_light_tb);
        
        clk = 0;
        rst = 1; #5;
        rst = 0;
        
        #100; // Run simulation
        $finish;
    end

    always #5 clk = ~clk; // Generate clock signal
endmodule


---

ğŸ“Š Results

1ï¸âƒ£ Simulation Waveforms

The project was tested using ModelSim/Xilinx ISim, and the results confirm:

âœ… Correct state transitions (Red â†’ Green â†’ Yellow â†’ Red).
âœ… Pedestrian light synchronization.
âœ… Stable clock-driven changes ensuring smooth operation.

Output Screenshot:




---

ğŸ” Analysis

âœ” Efficiency: The FSM-based approach ensures smooth and predictable traffic management.
âœ” Scalability: The design can be extended for multiple intersections.
âœ” Reliability: The HDL-based implementation ensures hardware-level efficiency and real-world applicability.


---

ğŸš€ Future Enhancements

ğŸ”¹ Sensor-Based Traffic Control: Real-time detection of traffic conditions using IR sensors.
ğŸ”¹ Emergency Vehicle Override: Automatic priority handling for ambulances and fire trucks.
ğŸ”¹ IoT Integration: Cloud-based monitoring and real-time traffic optimization.


---

ğŸ“œ License

This project is released under the MIT License, allowing modifications and contributions while crediting the original work.


---

ğŸ¤ Contribution

Want to improve this project? Follow these steps:

1ï¸âƒ£ Fork the repository.
2ï¸âƒ£ Create a new branch (feature-xyz).
3ï¸âƒ£ Commit your changes.
4ï¸âƒ£ Submit a pull request (PR).


---

ğŸ“§ Contact

For any queries or improvements, feel free to reach out:

ğŸ“© Email: fshroff1@hawk.iit.edu
ğŸŒ GitHub: www.github.com/fardeenshroff

---
