{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540177215351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540177215351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 11:00:15 2018 " "Processing started: Mon Oct 22 11:00:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540177215351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540177215351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540177215351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540177215969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx7to7 " "Found entity 1: my_uart_rx7to7" {  } { { "uart_rx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_rx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top7to7 " "Found entity 1: uart_top7to7" {  } { { "uart_top7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_top7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx7to7 " "Found entity 1: my_uart_tx7to7" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/data_deal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(184) " "Verilog HDL Implicit Net warning at top.v(184): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(186) " "Verilog HDL Implicit Net warning at top.v(186): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(187) " "Verilog HDL Implicit Net warning at top.v(187): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(190) " "Verilog HDL Implicit Net warning at top.v(190): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540177216210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540177216279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(103) " "Verilog HDL or VHDL warning at top.v(103): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540177216279 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_uart7bit top.v(118) " "Verilog HDL or VHDL warning at top.v(118): object \"enable_uart7bit\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540177216279 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(228) " "Verilog HDL Case Statement information at top.v(228): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 228 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1540177216279 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(275) " "Verilog HDL assignment warning at top.v(275): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540177216279 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216300 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540177216303 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top7to7 uart_top7to7:uart_top7to7 " "Elaborating entity \"uart_top7to7\" for hierarchy \"uart_top7to7:uart_top7to7\"" {  } { { "top.v" "uart_top7to7" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx7to7 uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst " "Elaborating entity \"my_uart_tx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst\"" {  } { { "uart_top7to7.v" "tx_inst" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_top7to7.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(68) " "Verilog HDL assignment warning at uart_tx7to7.v(68): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216309 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(69) " "Verilog HDL assignment warning at uart_tx7to7.v(69): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216309 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(70) " "Verilog HDL assignment warning at uart_tx7to7.v(70): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216309 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(71) " "Verilog HDL assignment warning at uart_tx7to7.v(71): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216309 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(72) " "Verilog HDL assignment warning at uart_tx7to7.v(72): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216310 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(73) " "Verilog HDL assignment warning at uart_tx7to7.v(73): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216310 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(74) " "Verilog HDL assignment warning at uart_tx7to7.v(74): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_tx7to7.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540177216310 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst " "Elaborating entity \"my_uart_rx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\"" {  } { { "uart_top7to7.v" "rx_inst" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_top7to7.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal uart_top7to7:uart_top7to7\|data_deal:data_deal " "Elaborating entity \"data_deal\" for hierarchy \"uart_top7to7:uart_top7to7\|data_deal:data_deal\"" {  } { { "uart_top7to7.v" "data_deal" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/uart_top7to7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540177216317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540177217302 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "Bidir \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[18\] " "Bidir \"BusA\[18\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[41\] " "Bidir \"BusB\[41\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[47\] " "Bidir \"BusB\[47\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[49\] " "Bidir \"BusB\[49\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[55\] " "Bidir \"BusB\[55\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[67\] " "Bidir \"BusC\[67\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[83\] " "Bidir \"BusD\[83\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[85\] " "Bidir \"BusD\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[4\] " "Bidir \"BusA\[4\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[5\] " "Bidir \"BusA\[5\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[6\] " "Bidir \"BusA\[6\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[7\] " "Bidir \"BusA\[7\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "Bidir \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "Bidir \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "Bidir \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "Bidir \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "Bidir \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[14\] " "Bidir \"BusA\[14\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[44\] " "Bidir \"BusB\[44\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[45\] " "Bidir \"BusB\[45\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[46\] " "Bidir \"BusB\[46\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[48\] " "Bidir \"BusB\[48\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[50\] " "Bidir \"BusB\[50\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[51\] " "Bidir \"BusB\[51\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[52\] " "Bidir \"BusB\[52\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[53\] " "Bidir \"BusB\[53\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[54\] " "Bidir \"BusB\[54\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[65\] " "Bidir \"BusC\[65\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[66\] " "Bidir \"BusC\[66\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[82\] " "Bidir \"BusD\[82\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[84\] " "Bidir \"BusD\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[86\] " "Bidir \"BusD\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[87\] " "Bidir \"BusD\[87\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[88\] " "Bidir \"BusD\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[90\] " "Bidir \"BusD\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[91\] " "Bidir \"BusD\[91\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[92\] " "Bidir \"BusD\[92\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[93\] " "Bidir \"BusD\[93\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[94\] " "Bidir \"BusD\[94\]\" has no driver" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540177217318 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1540177217318 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs232_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state " "Converted the fan-out from the tri-state buffer \"rs232_rx7to7\" to the node \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state\" into an OR gate" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 88 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1540177217318 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1540177217318 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BusA\[17\] conflicting nodes \"BusA\[17\]\" and \"BusA\[17\]\" " "The pin \"BusA\[17\]\" has multiple drivers due to the conflicting nodes \"BusA\[17\]\" and \"BusA\[17\]\"" {  } { { "top.v" "" { Text "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.v" 13 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1540177217318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.map.smsg " "Generated suppressed messages file C:/code/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmke16/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540177217371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 73 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540177217418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 22 11:00:17 2018 " "Processing ended: Mon Oct 22 11:00:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540177217418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540177217418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540177217418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540177217418 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 73 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 73 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540177218333 ""}
